I 000053 55 1852          1492043708296 Start_Behave
(_unit VHDL (start_generator 0 54(start_behave 0 64))
	(_version vd0)
	(_time 1492043708297 2017.04.12 19:35:08)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters dbg tan)
	(_code a6f2f4f0a4f1f3b1a0f5b2ffa1a0a1a0a3a0f3a0a3)
	(_ent
		(_time 1492043708292)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in))))
		(_port (_int Start_Enable -1 0 57(_ent(_in))))
		(_port (_int SCL -2 0 58(_ent(_in))))
		(_port (_int SDA -2 0 59(_ent(_in))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Gen_State 0 0 66(_arch(_uni))))
		(_sig (_int Next_Start_Gen_State 0 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 68(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Gen_State 1 0 68(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_1 2 0 69(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_2 3 0 70(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_3 4 0 71(_arch(_string \"11"\))))
		(_prcs
			(I2C_Start_Gen_States(_arch 0 0 76(_prcs (_simple)(_trgt(6))(_sens(0)(1))(_read(7)))))
			(Start_Gen_State_Machine(_arch 1 0 85(_prcs (_simple)(_trgt(7)(5))(_sens(6)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Behave 2 -1)
)
I 000057 55 1601          1492043708314 Start_Det_Behave
(_unit VHDL (start_detect 0 138(start_det_behave 0 147))
	(_version vd0)
	(_time 1492043708315 2017.04.12 19:35:08)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters dbg tan)
	(_code b6e2e4e3b4e1e3a1b0b6a2efb1b0b2b0b3b1b2b0b3)
	(_ent
		(_time 1492043708312)
	)
	(_object
		(_port (_int MPU_CLK -1 0 139(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 140(_ent(_in))))
		(_port (_int SCL -2 0 141(_ent(_in))))
		(_port (_int SDA -2 0 142(_ent(_in))))
		(_port (_int Start_Det -1 0 143(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 149(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Det_State 0 0 149(_arch(_uni))))
		(_sig (_int Next_Start_Det_State 0 0 150(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 151(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Det_State 1 0 151(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 152(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Det_State_1 2 0 152(_arch(_string \"01"\))))
		(_prcs
			(I2C_Start_Det_States(_arch 0 0 156(_prcs (_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(Start_Det_Reg(_arch 1 0 165(_prcs (_simple)(_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Start_Det_State_Machine(_arch 2 0 182(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Det_Behave 3 -1)
)
I 000052 55 1858          1492043708321 Stop_Behave
(_unit VHDL (stop_generator 0 213(stop_behave 0 223))
	(_version vd0)
	(_time 1492043708322 2017.04.12 19:35:08)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters dbg tan)
	(_code c5919791c492c7d2c194839f93c3c0c390c3c0c2c7)
	(_ent
		(_time 1492043708319)
	)
	(_object
		(_port (_int MPU_CLK -1 0 214(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 215(_ent(_in))))
		(_port (_int Stop_Enable -1 0 216(_ent(_in))))
		(_port (_int SCL -2 0 217(_ent(_in))))
		(_port (_int SDA -2 0 218(_ent(_in))))
		(_port (_int SDA_EN3 -1 0 219(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 225(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Gen_State 0 0 225(_arch(_uni))))
		(_sig (_int Next_Stop_Gen_State 0 0 226(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 227(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Gen_State 1 0 227(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 228(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_1 2 0 228(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 229(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_2 3 0 229(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 230(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_3 4 0 230(_arch(_string \"11"\))))
		(_prcs
			(I2C_Stop_Gen_States(_arch 0 0 234(_prcs (_simple)(_trgt(6))(_sens(0)(1))(_read(7)))))
			(Stop_Gen_State_Machine(_arch 1 0 244(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Behave 2 -1)
)
I 000056 55 1590          1492043708327 Stop_Det_Behave
(_unit VHDL (stop_detect 0 297(stop_det_behave 0 306))
	(_version vd0)
	(_time 1492043708328 2017.04.12 19:35:08)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters dbg tan)
	(_code c5919791c492c7d2c1c7839f90c3c0c2c1c3c0c3c6)
	(_ent
		(_time 1492043708325)
	)
	(_object
		(_port (_int MPU_CLK -1 0 298(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 299(_ent(_in))))
		(_port (_int SCL -2 0 300(_ent(_in))))
		(_port (_int SDA -2 0 301(_ent(_in))))
		(_port (_int Stop_Det -1 0 302(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 308(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Det_State 0 0 308(_arch(_uni))))
		(_sig (_int Next_Stop_Det_State 0 0 309(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 310(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Det_State 1 0 310(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 311(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Det_State_1 2 0 311(_arch(_string \"01"\))))
		(_prcs
			(I2C_Stop_Det_States(_arch 0 0 315(_prcs (_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(Stop_Det_Reg(_arch 1 0 324(_prcs (_simple)(_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Stop_Det_State_Machine(_arch 2 0 341(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Det_Behave 3 -1)
)
I 000051 55 1485          1492043708588 Int_Behave
(_unit VHDL (int_ctrl_block 0 52(int_behave 0 66))
	(_version vd0)
	(_time 1492043708589 2017.04.12 19:35:08)
	(_source (\./../../i2c_int_blk.vhd\))
	(_parameters dbg tan)
	(_code cf9a949acc999fda9b9ddc949ac8cdc99cca99c9cd)
	(_ent
		(_time 1492043708586)
	)
	(_object
		(_port (_int MPU_CLK -1 0 53(_ent(_in)(_event))))
		(_port (_int RST_L -1 0 54(_ent(_in))))
		(_port (_int abort -1 0 55(_ent(_in))))
		(_port (_int Trans_IE -1 0 56(_ent(_in))))
		(_port (_int Recieve_IE -1 0 57(_ent(_in))))
		(_port (_int I2C_RW -1 0 58(_ent(_in))))
		(_port (_int Trans_Buffer_Empty -1 0 59(_ent(_in))))
		(_port (_int Recieve_Buffer_Full -1 0 60(_ent(_in))))
		(_port (_int Iack -1 0 61(_ent(_in))))
		(_port (_int Iack_Clear -1 0 62(_ent(_out))))
		(_port (_int INTR_L -1 0 63(_ent(_out))))
		(_sig (_int tbe_en -1 0 67(_arch(_uni))))
		(_sig (_int rbf_en -1 0 68(_arch(_uni))))
		(_sig (_int reset -1 0 69(_arch(_uni))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment (_trgt(11))(_sens(3)(5)(6)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(12))(_sens(4)(5)(7)))))
			(line__73(_arch 2 0 73(_assignment (_trgt(13))(_sens(1)(2)))))
			(line__75(_arch 3 0 75(_prcs (_simple)(_trgt(9)(10))(_sens(11)(12)(13)(0)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Int_Behave 4 -1)
)
I 000052 55 1974          1492043708861 Arch_Behave
(_unit VHDL (arbitrator 0 54(arch_behave 0 67))
	(_version vd0)
	(_time 1492043708862 2017.04.12 19:35:08)
	(_source (\./../../i2c_arb_blk.vhd\))
	(_parameters dbg tan)
	(_code d98c8b8ad28e8fcfd5dfcd828adfd8dedddf8fdedb)
	(_ent
		(_time 1492043708859)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in))))
		(_port (_int SCL -2 0 57(_ent(_in))))
		(_port (_int SDA -2 0 58(_ent(_in))))
		(_port (_int SDA_EN1 -1 0 59(_ent(_in))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_in))))
		(_port (_int SDA_EN3 -1 0 61(_ent(_in))))
		(_port (_int WCS_Ack -1 0 62(_ent(_in))))
		(_port (_int RCS_Ack -1 0 63(_ent(_in))))
		(_port (_int Lost_ARB -1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_State 0 0 68(_arch(_uni))))
		(_sig (_int Next_State 0 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle 1 0 70(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_1 2 0 71(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 72(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_2 3 0 72(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 73(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_3 4 0 73(_arch(_string \"11"\))))
		(_prcs
			(I2C_Arb_States(_arch 0 0 78(_prcs (_simple)(_trgt(10))(_sens(0)(1))(_read(11)))))
			(I2C_Arb_Register(_arch 1 0 87(_prcs (_simple)(_trgt(9))(_sens(10)(0)(1)(3)(4)(5)(6)(7))(_read(8)))))
			(I2C_Arb_Logic(_arch 2 0 107(_prcs (_simple)(_trgt(11))(_sens(10)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Arch_Behave 3 -1)
)
I 000053 55 2979          1492043709159 Count_Behave
(_unit VHDL (counter_block 0 57(count_behave 0 71))
	(_version vd0)
	(_time 1492043709160 2017.04.12 19:35:09)
	(_source (\./../../i2c_cnt_blk.vhd\))
	(_parameters dbg tan)
	(_code 01545707565750170557155b550603045707030752)
	(_ent
		(_time 1492043709146)
	)
	(_object
		(_port (_int MPU_CLK -1 0 58(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 59(_ent(_in))))
		(_port (_int SCL -2 0 60(_ent(_in))))
		(_port (_int Abort -1 0 61(_ent(_in))))
		(_port (_int Byte_Cnt_EN -1 0 62(_ent(_in))))
		(_port (_int Bit_Cnt_EN -1 0 63(_ent(_in))))
		(_port (_int go -1 0 64(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 65(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Byte_Count_Reg 0 0 65(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 66(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 1 0 66(_ent(_out))))
		(_port (_int Bit_Cnt_Flag -1 0 67(_ent(_out))))
		(_port (_int Byte_Cnt_Flag -1 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Bit_Counter 2 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Byte_Counter 3 0 73(_arch(_uni))))
		(_sig (_int Current_Bit_State -1 0 74(_arch(_uni))))
		(_sig (_int Next_Bit_State -1 0 75(_arch(_uni))))
		(_cnst (_int Idle_Bit_State -1 0 76(_arch((i 2)))))
		(_cnst (_int Count_Bit_State -1 0 77(_arch((i 3)))))
		(_sig (_int Current_Byte_State -1 0 78(_arch(_uni))))
		(_sig (_int Next_Byte_State -1 0 79(_arch(_uni))))
		(_cnst (_int Idle_Byte_State -1 0 80(_arch((i 2)))))
		(_cnst (_int Count_Byte_State -1 0 81(_arch((i 3)))))
		(_sig (_int reset -1 0 82(_arch(_uni))))
		(_sig (_int Byte_Cmpr -1 0 84(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment (_alias((Bit_Count)(Bit_Counter)))(_trgt(8))(_sens(11)))))
			(line__89(_arch 1 0 89(_assignment (_trgt(17))(_sens(1)(3)(6)))))
			(Bit_Count_States(_arch 2 0 91(_prcs (_simple)(_trgt(13))(_sens(17)(0))(_read(14)))))
			(Bit_Countp(_arch 3 0 100(_prcs (_simple)(_trgt(11)(9))(_sens(13)(17)(0)(2)(5))(_read(11)))))
			(Bit_Count_State_Machine(_arch 4 0 121(_prcs (_simple)(_trgt(14))(_sens(13)(2)(5)))))
			(Byte_Count_States(_arch 5 0 148(_prcs (_simple)(_trgt(15))(_sens(17)(0))(_read(16)))))
			(Byte_Countp(_arch 6 0 157(_prcs (_simple)(_trgt(12)(10))(_sens(15)(17)(18)(0)(2)(4))(_read(12)))))
			(Byte_Comparitor(_arch 7 0 182(_prcs (_simple)(_trgt(18))(_sens(12)(17)(0)(7)))))
			(Byte_Count_State_Machine(_arch 8 0 195(_prcs (_simple)(_trgt(16))(_sens(15)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197379)
		(33686018 33686018)
	)
	(_model . Count_Behave 9 -1)
)
I 000055 55 1443          1492043709418 Clk_Gen_Behave
(_unit VHDL (i2c_clock_generator 0 54(clk_gen_behave 0 67))
	(_version vd0)
	(_time 1492043709419 2017.04.12 19:35:09)
	(_source (\./../../i2c_clk_blk.vhd\))
	(_parameters dbg tan)
	(_code 0b5e54085b5c5c1e5e0a1851090d5d0d080d590e5d)
	(_ent
		(_time 1492043709416)
	)
	(_object
		(_gen (_int cnt_f_hi -1 0 55 \105\ (_ent((i 105)))))
		(_gen (_int cnt_s_hi -1 0 56 \417\ (_ent((i 417)))))
		(_gen (_int cnt_f_lo -1 0 57 \209\ (_ent gms((i 209)))))
		(_gen (_int cnt_s_lo -1 0 58 \834\ (_ent gms((i 834)))))
		(_port (_int MPU_CLK -2 0 59(_ent(_in)(_event))))
		(_port (_int Rst_L -2 0 60(_ent(_in))))
		(_port (_int Mode -2 0 61(_ent(_in))))
		(_port (_int Abort -2 0 62(_ent(_in))))
		(_port (_int SCL_CK -2 0 63(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~834~13 0 68(_scalar (_to i 0 i 834))))
		(_sig (_int count 0 0 68(_arch(_uni))))
		(_sig (_int reset -2 0 69(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(6))(_sens(1)(3)))))
			(counter(_arch 1 0 74(_prcs (_simple)(_trgt(5))(_sens(6)(0)(2))(_read(5)))))
			(std_fast(_arch 2 0 89(_prcs (_simple)(_trgt(4))(_sens(5)(6)(0)(2)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . Clk_Gen_Behave 3 -1)
)
I 000053 55 1031          1492043709590 Synch_Behave
(_unit VHDL (synch_block 0 62(synch_behave 0 71))
	(_version vd0)
	(_time 1492043709591 2017.04.12 19:35:09)
	(_source (\./../../i2c_sync_blk.vhd\))
	(_parameters dbg tan)
	(_code b7e3e2e2b9e0b6a1b6b5afeeb0b1b5b1e4b1e1b1b4)
	(_ent
		(_time 1492043709588)
	)
	(_object
		(_port (_int MPU_CLK -1 0 63(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 64(_ent(_in))))
		(_port (_int SCL -2 0 65(_ent(_in))))
		(_port (_int SDA -2 0 66(_ent(_in))))
		(_port (_int SCL_synch -2 0 67(_ent(_out))))
		(_port (_int SDA_synch -2 0 68(_ent(_out))))
		(_sig (_int t1 -2 0 72(_arch(_uni))))
		(_sig (_int t2 -2 0 73(_arch(_uni))))
		(_prcs
			(Sync(_arch 0 0 79(_prcs (_simple)(_trgt(6)(7)(4)(5))(_sens(0)(1)(2)(3))(_read(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Synch_Behave 1 -1)
)
I 000056 55 8579          1492043709802 I2C_Main_Behave
(_unit VHDL (i2c_main 0 56(i2c_main_behave 0 90))
	(_version vd0)
	(_time 1492043709803 2017.04.12 19:35:09)
	(_source (\./../../i2c_main_blk.vhd\))
	(_parameters dbg tan)
	(_code 82d08b8982d5d597d486d48493d8da84d7848b81808481)
	(_ent
		(_time 1492043709790)
	)
	(_object
		(_port (_int MPU_CLK -1 0 57(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 58(_ent(_in))))
		(_port (_int SCL -2 0 59(_ent(_in))))
		(_port (_int SDA -2 0 60(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 61(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 0 0 61(_ent(_in))))
		(_port (_int Bit_Cnt_Flag -1 0 62(_ent(_in))))
		(_port (_int Byte_Cnt_Flag -1 0 63(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 64(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Trans_Buffer 1 0 64(_ent(_in))))
		(_port (_int Low_Address_Reg 1 0 65(_ent(_in))))
		(_port (_int Lost_Arb -1 0 66(_ent(_in))))
		(_port (_int Start_Det -1 0 67(_ent(_in))))
		(_port (_int Stop_Det -1 0 68(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 69(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Command_Reg 2 0 69(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 72(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Status_Reg 3 0 72(_ent(_out))))
		(_port (_int Read_Buffer 1 0 76(_ent(_out))))
		(_port (_int Bit_Cnt_EN -1 0 77(_ent(_out))))
		(_port (_int Byte_Cnt_EN -1 0 78(_ent(_out))))
		(_port (_int Start_EN -1 0 79(_ent(_out))))
		(_port (_int Stop_EN -1 0 80(_ent(_out))))
		(_port (_int SDA_EN1 -1 0 81(_ent(_out))))
		(_port (_int TBE_Set -1 0 82(_ent(_out))))
		(_port (_int RBF_Set -1 0 83(_ent(_out))))
		(_port (_int Go_Clear -1 0 84(_ent(_out))))
		(_port (_int WCS_Ack -1 0 85(_ent(_out))))
		(_port (_int RCS_Ack -1 0 86(_ent(_out))))
		(_sig (_int go -1 0 91(_arch(_uni))))
		(_sig (_int abort -1 0 92(_arch(_uni))))
		(_sig (_int I2C_Bus_Busy -1 0 93(_arch(_uni))))
		(_sig (_int Error -1 0 94(_arch(_uni))))
		(_sig (_int Abort_Ack -1 0 95(_arch(_uni))))
		(_sig (_int Done -1 0 96(_arch(_uni))))
		(_sig (_int Reset -1 0 97(_arch(_uni))))
		(_sig (_int I2C_RW_Bit -1 0 99(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 100(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Read_SR 4 0 100(_arch(_uni))))
		(_sig (_int Trans_Buffer_SR 4 0 101(_arch(_uni))))
		(_sig (_int Value -1 0 103(_arch(_uni))))
		(_sig (_int det_low -1 0 105(_arch(_uni))))
		(_sig (_int det_high -1 0 106(_arch(_uni))))
		(_sig (_int MCS_Write_Flag -1 0 107(_arch(_uni))))
		(_sig (_int MCS_Read_Flag -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 109(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int load 5 0 109(_arch(_uni))))
		(_sig (_int shift -1 0 110(_arch(_uni))))
		(_sig (_int bit_cnt2 -1 0 111(_arch(_uni))))
		(_sig (_int b0 -1 0 114(_arch(_uni))))
		(_sig (_int b1 -1 0 115(_arch(_uni))))
		(_sig (_int s -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 120(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int MCS 6 0 120(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 121(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Idle_State 7 0 121(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 122(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Start_EN_State 8 0 122(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 123(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_Slv_Addr_State 9 0 123(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 124(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Write_State 10 0 124(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 125(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Read_State 11 0 125(_arch(_string \"10000"\))))
		(_sig (_int WCS 6 0 129(_arch(_uni))))
		(_sig (_int Next_WCS 6 0 130(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 131(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_State 12 0 131(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 132(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Write_State 13 0 132(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 133(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Ack_Write_State 14 0 133(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 134(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Ack_Write_State 15 0 134(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 135(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Error_Write_State 16 0 135(_arch(_string \"10000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 139(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int RCS 17 0 139(_arch(_uni))))
		(_sig (_int Next_RCS 17 0 140(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 141(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Read_State 18 0 141(_arch(_string \"000001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 142(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Read_State 19 0 142(_arch(_string \"000010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 143(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State 20 0 143(_arch(_string \"000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1328 0 144(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State2 21 0 144(_arch(_string \"001000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 145(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Ack_Read_State 22 0 145(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 146(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Error_Read_State 23 0 146(_arch(_string \"100000"\))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_alias((go)(Command_Reg(1))))(_simpleassign BUF)(_trgt(25))(_sens(12(1))))))
			(line__150(_arch 1 0 150(_assignment (_alias((abort)(Command_Reg(0))))(_simpleassign BUF)(_trgt(26))(_sens(12(0))))))
			(line__151(_arch 2 0 151(_assignment (_alias((I2C_RW_Bit)(Low_Address_Reg(0))))(_simpleassign BUF)(_trgt(32))(_sens(8(0))))))
			(line__153(_arch 3 0 153(_assignment (_alias((WCS_Ack)(WCS(3))))(_simpleassign BUF)(_trgt(23))(_sens(47(3))))))
			(line__154(_arch 4 0 154(_assignment (_alias((RCS_Ack)(RCS(4))))(_simpleassign BUF)(_trgt(24))(_sens(49(4))))))
			(line__156(_arch 5 0 156(_assignment (_alias((Status_Reg)(I2C_Bus_Busy)(Error)(Abort_Ack)(Done)))(_trgt(13))(_sens(27)(28)(29)(30)))))
			(line__158(_arch 6 0 158(_assignment (_trgt(31))(_sens(26)(1)))))
			(line__160(_arch 7 0 160(_assignment (_trgt(39))(_sens(32)(46(4))))))
			(line__162(_arch 8 0 162(_assignment (_trgt(38))(_sens(32)(46(3))(46(2))))))
			(output_proc(_arch 9 0 164(_prcs (_simple)(_trgt(27)(28)(29)(30)(42)(43)(44)(45)(14)(15)(16)(17)(18)(20)(21)(22))(_sens(31)(32)(36)(42)(46)(47)(0)(10)(11))(_read(26)(27)(33)(38)(39)(43)(44)(45)(49(2))(49(0))(49(4))(49(5))(4)(5)(6)))))
			(I2C_Det(_arch 10 0 281(_prcs (_simple)(_trgt(36)(37))(_sens(31)(0)(2)))))
			(I2C_Load_SR_Process(_arch 11 0 303(_prcs (_simple)(_trgt(34(d_7_0))(34)(35))(_sens(31)(40)(41)(0))(_read(34(7))(34(d_6_0))(34(d_7_0))(35)(7(7))(7(d_6_0))(8(7))(8(d_6_0))))))
			(I2C_drive_sda_Process(_arch 12 0 334(_prcs (_simple)(_trgt(19))(_sens(31)(35)(46(1))(46(0))(47(4))(47(3))(47(2))(0)(5))(_read(36)(49(4))))))
			(I2C_Write_Process(_arch 13 0 357(_prcs (_simple)(_trgt(40)(41))(_sens(31)(36)(46(3))(46(2))(47(0))(0)(4))(_read(40)))))
			(I2C_Read_Process(_arch 14 0 384(_prcs (_simple)(_trgt(33))(_sens(31)(37)(49)(0)(3)(4))(_read(33)(46(4))))))
			(I2C_WSM(_arch 15 0 410(_prcs (_simple)(_trgt(47))(_sens(31)(48)(0)))))
			(I2C_WSM_Process(_arch 16 0 419(_prcs (_simple)(_trgt(48))(_sens(36)(37)(38)(47)(3)(5)(9)))))
			(I2C_RSM(_arch 17 0 469(_prcs (_simple)(_trgt(49))(_sens(31)(50)(0)))))
			(I2C_RSM_Process(_arch 18 0 478(_prcs (_simple)(_trgt(50))(_sens(36)(37)(39)(49)(3)(5)(9)))))
			(I2C_MSM_Process(_arch 19 0 539(_prcs (_simple)(_trgt(46))(_sens(25)(31)(32)(46)(0)(2)(6)(10))(_read(27)(47(3))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018)
		(197122)
		(770)
		(515)
		(771)
		(131586)
		(33686018 131586)
	)
	(_model . I2C_Main_Behave 20 -1)
)
I 000058 55 5237          1492043710001 MPU_to_I2C_Behave
(_unit VHDL (mpu_to_i2c 0 55(mpu_to_i2c_behave 0 83))
	(_version vd0)
	(_time 1492043710002 2017.04.12 19:35:10)
	(_source (\./../../i2c_mpu_blk.vhd\))
	(_parameters dbg tan)
	(_code 4d1f184e191b1c58484e59174a481b4b444e4f4b4e)
	(_ent
		(_time 1492043709998)
	)
	(_object
		(_port (_int MPU_CLK -1 0 56(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 57(_ent(_in))))
		(_port (_int CS_L -1 0 58(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 59(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Addr_Bits 0 0 59(_ent(_in))))
		(_port (_int RW_L -1 0 60(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 61(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Read_Buffer 1 0 61(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 62(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Status_Reg 2 0 62(_ent(_in))))
		(_port (_int TBE_Set -1 0 66(_ent(_in))))
		(_port (_int RBF_Set -1 0 67(_ent(_in))))
		(_port (_int Iack_Clear -1 0 68(_ent(_in))))
		(_port (_int Go_Clear -1 0 69(_ent(_in))))
		(_port (_int Low_Address_Reg 1 0 70(_ent(_out))))
		(_port (_int Upper_Address_Reg 0 0 71(_ent(_out))))
		(_port (_int Byte_Count_Reg 1 0 72(_ent(_out))))
		(_port (_int Command_Reg 1 0 73(_ent(_out))))
		(_port (_int Trans_Buffer 1 0 76(_ent(_out))))
		(_port (_int Trans_Buffer_Empty -1 0 77(_ent(_out))))
		(_port (_int Read_Buffer_Full -1 0 78(_ent(_out))))
		(_port (_int Iack -1 0 79(_ent(_out))))
		(_port (_int DATA 1 0 80(_ent(_inout))))
		(_sig (_int tbe -1 0 84(_arch(_uni))))
		(_sig (_int rbf -1 0 85(_arch(_uni))))
		(_sig (_int write_pulse -1 0 87(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ns 3 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int transb 4 0 90(_arch(_uni))))
		(_sig (_int laddr 4 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 92(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int upaddr 5 0 92(_arch(_uni))))
		(_sig (_int bcnt 4 0 93(_arch(_uni))))
		(_sig (_int cmd 4 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 96(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int write 6 0 96(_arch(_string \"000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 97(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int low_addr 7 0 97(_arch(_string \"001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 98(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int up_addr 8 0 98(_arch(_string \"010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 99(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int command 9 0 99(_arch(_string \"100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 100(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int byte_cnt 10 0 100(_arch(_string \"101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 101(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int iack_st 11 0 101(_arch(_string \"110"\))))
		(_sig (_int temp_data 4 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1315 0 171(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int idle 12 0 171(_prcs 10(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1317 0 172(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int one 13 0 172(_prcs 10(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1319 0 173(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int two 14 0 173(_prcs 10(_string \"10"\))))
		(_prcs
			(line__108(_arch 0 0 108(_assignment (_alias((Trans_Buffer_Empty)(tbe)))(_simpleassign BUF)(_trgt(16))(_sens(20)))))
			(line__109(_arch 1 0 109(_assignment (_alias((Read_Buffer_Full)(rbf)))(_simpleassign BUF)(_trgt(17))(_sens(21)))))
			(line__110(_arch 2 0 110(_assignment (_trgt(19))(_sens(29)(2)(4)))))
			(line__111(_arch 3 0 111(_assignment (_alias((Trans_Buffer)(transb)))(_trgt(15))(_sens(24)))))
			(line__112(_arch 4 0 112(_assignment (_alias((Low_Address_Reg)(laddr)))(_trgt(11))(_sens(25)))))
			(line__113(_arch 5 0 113(_assignment (_alias((Upper_Address_Reg)(upaddr)))(_trgt(12))(_sens(26)))))
			(line__114(_arch 6 0 114(_assignment (_alias((Command_Reg)(cmd)))(_trgt(14))(_sens(28)))))
			(line__115(_arch 7 0 115(_assignment (_alias((Byte_Count_Reg)(bcnt)))(_trgt(13))(_sens(27)))))
			(tdata(_arch 8 0 117(_prcs (_simple)(_trgt(29))(_sens(20)(21)(3(2))(5)(6)))))
			(MPU(_arch 9 0 127(_prcs (_simple)(_trgt(24)(25)(26)(27)(28(7))(28))(_sens(22)(0)(1)(3)(10)(19))(_read(24)(25)(26)(27)(28)))))
			(pulse_write(_arch 10 0 169(_prcs (_simple)(_trgt(22)(23))(_sens(0)(1)(2)(4))(_read(23)))))
			(iack_set(_arch 11 0 208(_prcs (_simple)(_trgt(18))(_sens(0)(1)(9))(_read(2)(3)(4)))))
			(trans_buf_empty(_arch 12 0 221(_prcs (_simple)(_trgt(20))(_sens(0)(1)(7))(_read(2)(3)(4)))))
			(read_buf_full(_arch 13 0 234(_prcs (_simple)(_trgt(21))(_sens(0)(1)(8))(_read(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036)
		(2)
		(131586)
		(33686018 33686018)
		(131843)
	)
	(_model . MPU_to_I2C_Behave 14 -1)
)
I 000062 55 312           1492043710615 $root 0000000000444 3
™U    ™U	     º  ˜áÑ∆@ﬁxeqy≈&¨˜∫˜è«‹˜„R≥7Õ¸‡}8a`xmã5 ôã Ò#–A⁄^Í‰Ú˝(q–„'‡≤=∑àæC8E á∆Ÿ"∑ˆ;*j’∫7#†Ô:Öùó–c≈Çï”´îê!¸%ç“≠÷ù•Ë{ˆö√÷ämB˝¸Fd@˘€ìP¨ÙŒ»^oò˚∂∂{vÃ<Ê≤#˝s`ã÷}):üK"ÈË9t5ì…⁄∂ˆ^É)<Jﬂ—LâØdƒŒCΩ¥À≠}<U9à\ﬁ£±zñˇß»◊ÿjªC!“Ï˚ûõÁ˚]Dè8b>∆¥∑Ü,Ÿe¸Í‹'†ª≈“$M–
îƒw(õGÏ¶PoÇù=sx47°k‰“<∆<sIÈEU™U™I 000048 55 10342         1492043710618 I2C_Top
(_unit VERILOG 6.3365.6.764 (I2C_Top 0 55(I2C_Top 0 55))
	(_version vd0)
	(_time 1492043710381 2017.04.12 19:35:10)
	(_source (\./../../i2c_top.v\ VERILOG (\./../../i2c_top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_code d484df83d28183c182d0d186928f85d0ddd7d6d0d7d182)
	(_ent
		(_time 1492043710000)
	)
	(_parameters  dbg      accs         )
	(_object
		(_port (_int SDA ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int Clock ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset_L ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CS_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RW_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int INTR_L ~wire 0 58 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int A0 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A1 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A2 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 60 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int DATA ~[7:0]wire~ 0 60 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int Start_Enable ~wire 0 78 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Enable ~wire 0 79 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Start_Det_Bit ~wire 0 80 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Det_Bit ~wire 0 81 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1 ~wire 0 83 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_2 ~wire 0 84 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_3 ~wire 0 85 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1_out ~wire 0 87 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_2_out ~wire 0 88 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_3_out ~wire 0 89 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SCL_CK ~wire 0 91 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL_synch ~wire 0 93 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_synch ~wire 0 94 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[2:0]wire~ 0 95 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int Bit_Count ~[2:0]wire~ 0 95 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Enable ~wire 0 96 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Enable ~wire 0 97 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Flag ~wire 0 98 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Flag ~wire 0 99 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buf_Empty_Set ~wire 0 100 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buf_Full_Set ~wire 0 101 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Iack_Clear ~wire 0 102 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Go_Clear ~wire 0 103 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer_Empty ~wire 0 104 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer_Full ~wire 0 105 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int abits ~[2:0]wire~ 0 106 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA1 ~wire 0 108 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL1 ~wire 0 109 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wcsack ~wire 0 110 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rcsack ~wire 0 111 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Command_Reg ~[7:0]wire~ 0 113 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Status_Reg ~[7:0]wire~ 0 116 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer ~[7:0]wire~ 0 121 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer ~[7:0]wire~ 0 122 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Low_Address_Reg ~[7:0]wire~ 0 123 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Reg ~[7:0]wire~ 0 125 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_GO ~wire 0 128 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort ~wire 0 129 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Iack ~wire 0 130 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Mode ~wire 0 131 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Addr_Size ~wire 0 132 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int I2C_Recieve_IE ~wire 0 133 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Trans_IE ~wire 0 134 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Bus_Busy ~wire 0 137 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort_Ack ~wire 0 138 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Error ~wire 0 139 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Lost_Arb ~wire 0 140 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Done ~wire 0 141 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_RW_Bit ~wire 0 144 (_arch (_uni)))(_net)(_flags1))
		(_sig (_virtual \3 \ 0 223 (_uni ((41(d_7_5))(41(3))))))
		(_sig (_virtual \2 \ 0 220 (_uni ((46)(47)))))
		(_sig (_virtual \1 \ 0 187 (_uni ((53)(55)(54)(56)(57)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#151_0@ (_arch 0 0 151 (_prcs 0(_simple)(_trgt(46))(_sens(40(7)))
			)))
			(@ASSIGN#152_1@ (_arch 1 0 152 (_prcs 1(_simple)(_trgt(47))(_sens(40(6)))
			)))
			(@ASSIGN#153_2@ (_arch 2 0 153 (_prcs 2(_simple)(_trgt(49))(_sens(40(4)))
			)))
			(@ASSIGN#154_3@ (_arch 3 0 154 (_prcs 3(_simple)(_trgt(50))(_sens(40(2)))
			)))
			(@ASSIGN#155_4@ (_arch 4 0 155 (_prcs 4(_simple)(_trgt(52))(_sens(40(1)))
			)))
			(@ASSIGN#156_5@ (_arch 5 0 156 (_prcs 5(_simple)(_trgt(51))(_sens(40(0)))
			)))
			(@ASSIGN#157_6@ (_arch 6 0 157 (_prcs 6(_simple)(_trgt(58))(_sens(44(0)))
			)))
			(@ASSIGN#160_7@ (_arch 7 0 160 (_prcs 7(_simple)(_trgt(53))(_sens(41(7)))
			)))
			(@ASSIGN#161_8@ (_arch 8 0 161 (_prcs 8(_simple)(_trgt(54))(_sens(41(6)))
			)))
			(@ASSIGN#162_9@ (_arch 9 0 162 (_prcs 9(_simple)(_trgt(55))(_sens(41(5)))
			)))
			(@ASSIGN#163_10@ (_arch 10 0 163 (_prcs 10(_simple)(_trgt(56))(_sens(41(4)))
			)))
			(@ASSIGN#164_11@ (_arch 11 0 164 (_prcs 11(_simple)(_trgt(57))(_sens(41(3)))
			)))
			(@ASSIGN#167_12@ (_arch 12 0 167 (_prcs 12(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#168_13@ (_arch 13 0 168 (_prcs 13(_simple)(_trgt(37))(_sens(1))
			)))
			(@ASSIGN#174_14@ (_arch 14 0 174 (_prcs 14(_simple)(_trgt(1))(_sens(21))
			)))
			(@ASSIGN#176_15@ (_arch 15 0 176 (_prcs 15(_simple)(_trgt(0))(_sens(15)(16)(17))
			)))
			(@ASSIGN#178_16@ (_arch 16 0 178 (_prcs 16(_simple)(_trgt(35))(_sens(9)(8)(7))
			)))
		)
	)
	
	
	(_scope
	)
	(_inst MPU_to_I2C_1 0 180 (_ent . MPU_to_I2C)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((CS_L) (CS_L))
			((Addr_Bits) (abits))
			((RW_L) (RW_L))
			((Read_Buffer) (Read_Buffer))
			((Status_Reg) (\1 \))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Iack_Clear) (Iack_Clear))
			((Go_Clear) (Go_Clear))
			((Low_Address_Reg) (Low_Address_Reg))
			((Upper_Address_Reg) (_open))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Command_Reg) (Command_Reg))
			((Trans_Buffer) (Trans_Buffer))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Read_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((DATA) (DATA))
		)
	)
	(_inst I2C_Main_1 0 207 (_ent . I2C_Main)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
			((Trans_Buffer) (Trans_Buffer))
			((Low_Address_Reg) (Low_Address_Reg))
			((Lost_Arb) (I2C_Lost_Arb))
			((Start_Det) (Start_Det_Bit))
			((Stop_Det) (Stop_Det_Bit))
			((Command_Reg) (\2 \))
			((Status_Reg) (\3 \))
			((Read_Buffer) (Read_Buffer))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Start_EN) (Start_Enable))
			((Stop_EN) (Stop_Enable))
			((SDA_EN1) (SDA_EN_1))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Go_Clear) (Go_Clear))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
		)
	)
	(_inst Synch_1 0 240 (_ent . Synch_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL1))
			((SDA) (SDA1))
			((SCL_synch) (SCL_synch))
			((SDA_synch) (SDA_synch))
		)
	)
	(_inst I2C_Clock_Gen_1 0 250 (_ent . I2C_Clock_Generator)
		(_gen
			((_cnst \7\))
			((_cnst \162\))
			((_cnst \14\))
			((_cnst \325\))
		)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Mode) (I2C_Mode))
			((Abort) (I2C_Abort))
			((SCL_CK) (SCL_CK))
		)
		(_delay (7.000000)(162.000000))
	)
	(_inst Counter_Blk_1 0 263 (_ent . Counter_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((Abort) (Command_Reg(6)))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Go) (I2C_GO))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
		)
	)
	(_inst Arb_1 0 277 (_ent . Arbitrator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN1) (SDA_EN_1))
			((SDA_EN2) (SDA_EN_2))
			((SDA_EN3) (SDA_EN_3))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
			((Lost_ARB) (Status_Reg(4)))
		)
	)
	(_inst Int_Ctrl_1 0 290 (_ent . Int_Ctrl_Block)
		(_port
			((MPU_CLK) (Clock))
			((RST_L) (Reset_L))
			((abort) (I2C_Abort))
			((Trans_IE) (I2C_Trans_IE))
			((Recieve_IE) (I2C_Recieve_IE))
			((I2C_RW) (I2C_RW_Bit))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Recieve_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((Iack_Clear) (Iack_Clear))
			((INTR_L) (INTR_L))
		)
	)
	(_inst Start_Gen_1 0 304 (_ent . Start_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Start_Enable) (Start_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN2) (SDA_EN_2))
		)
	)
	(_inst Start_Det_1 0 313 (_ent . Start_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Start_Det) (Start_Det_Bit))
		)
	)
	(_inst Stop_Gen_1 0 321 (_ent . Stop_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Stop_Enable) (Stop_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN3) (SDA_EN_3))
		)
	)
	(_inst Stop_Det_1 0 330 (_ent . Stop_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Stop_Det) (Stop_Det_Bit))
		)
	)
	(_model . I2C_Top 18 -1)

)
I 000062 55 328           1492043711933 $root 0000000000494 3
™U    ™U  0  Ó  ¨Áæì®˝eiàù}m˚È%©˘ÊÜ_ùtÖËsdêdˆ&Ω¯ó±–mÅ¸˚ìw˙÷≥‹v=ºëèU\^ñêí¨˚|“M¡º¯¥c˛C=\Os[”ë≤#nRäG«;Z≤)Ÿ¨PUiI‚ËuB∫œ"a'…ôÄâ¶R≤á¸ŒÛC∏ƒÏL¢^˙≥1v¯tïØ0oÇ∆SéW∏%Ø…Ë9T¿ÊúúÌH('[Ø)´ Ÿ©Îíπ8Îì.Õ£Ä\¢ÕŸöºQÊ¥‡;∞ˆ‹◊Kuâé%âT
Ïù]@¿úZ˜¡C2áf3`%P˚zdú§Óóïºp
/’&õ—¸åœDπ∂Ø†∞R» amT¸)Ê±X#ÿj[∂591	˙‡ÈdÛå”nÏF\∫JbU™U™I 000053 55 4328          1492043711936 beamforming2
(_unit VERILOG 6.3365.6.764 (beamforming2 0 1(beamforming2 0 1))
	(_version vd0)
	(_time 1492043710842 2017.04.12 19:35:10)
	(_source (\./../../beamforming2.v\ VERILOG (\./../../beamforming2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_code 99cb9f9695cecc8fc5cd8fc39e9e9b9fcd9f909fcc)
	(_ent
		(_time 1492043710000)
	)
	(_parameters  dbg      accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 13 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 13 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 14 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 14 \30\ (_ent -1 (_cnst \30\))))
		(_type (_int ~vector~2 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int idle ~vector~2 0 15 \3'd000\ (_ent -1 (_cnst \3'd0\))))
		(_type (_int ~vector~3 0 16 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int fill ~vector~3 0 16 \3'd1\ (_ent -1 (_cnst \3'd1\))))
		(_type (_int ~vector~4 0 17 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_diff ~vector~4 0 17 \3'd2\ (_ent -1 (_cnst \3'd2\))))
		(_type (_int ~vector~5 0 18 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_add ~vector~5 0 18 \3'd3\ (_ent -1 (_cnst \3'd3\))))
		(_type (_int ~vector~6 0 19 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int done ~vector~6 0 19 \3'd4\ (_ent -1 (_cnst \3'd4\))))
		(_port (_int compute_clk ~wire 0 2 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  5)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trigger ~wire 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 7 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 8 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 8 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 9 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[1:0]reg~ 0 31 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int state ~[1:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~[1:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 32 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int index ~[5:0]reg~ 0 32 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:89]~ 0 34 (_array ~reg ((_to i 0 i 89)(_dto i 15 i 0)))))
		(_sig (_int right_data_storage ~[15:0]reg~[0:89]~ 0 34 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int left_data_storage ~[15:0]reg~[0:89]~ 0 35 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[30:0]reg~[0:29]~ 0 36 (_array ~reg ((_to i 0 i 29)(_dto i 30 i 0)))))
		(_sig (_int difference ~[30:0]reg~[0:29]~ 0 36 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[50:0]reg~ 0 37 (_array ~reg ((_dto i 50 i 0)))))
		(_sig (_int sum ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sum_temp ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 39 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int inner_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int inner_loop2 ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int outer_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int i ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int j ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#42_0@ (_arch 0 0 42 (_prcs 0(_trgt(9))(_read)(_sens(8)(7)(4))
				(_need_init)
			)))
			(@ALWAYS#64_1@ (_arch 1 0 64 (_prcs 1(_trgt(8))(_read(1)(5)(9))
				(_need_init)
			)))
			(@ALWAYS#74_2@ (_arch 2 0 74 (_prcs 2(_trgt(6)(19)(12)(11)(12(0))(11(0)))(_read(1)(5)(8)(19)(2)(3)(12)(11))
				(_need_init)
			)))
			(@ALWAYS#102_3@ (_arch 3 0 102 (_prcs 3(_trgt(7)(10)(16)(18)(19)(13)(14)(15)(17))(_read(1)(5)(19)(8)(16)(12)(18)(11)(17)(13)(15)(14))
				(_need_init)
			)))
			(@INTERNAL#0_4@ (_int 4 0 0 0 (_prcs 4 (_virtual))))
		)
	)
	
	
	(_model . beamforming2 6 -1)

)
I 000062 55 344           1492043712591 $root 0000000000548 3
™U    ™U  @  $  dÈ)'.`âïj#∂Acc€u±|Y¥OóQÛ.∏™ùÁÃú≠÷ZÄYìä≠úüëÜ4“! ˝j#⁄—ÅI'k¥((ïÈ7ÀK4ƒ{∆Ï#„‰5\ªõ+ﬁ_†'iˇXZd0JbK§}ÉÜ)lØ⁄~ ◊xœ‰_¸;TÇ√¡ä∫ø&ÎÑfASÔ5∆éÊˆ	yÖrb'$¢∑4®ßøÌãPr√¨‹MË#p7∆ñ∂÷ëj}<Ü¸ˆ> D⁄jÕ∫$Ëû∏N»òΩ>Hê<∂ÓmqÁåŸ%ûÊÓö5Qµ6u˛ËÃ	ˆ‹ÉÏO#ñ;Æ[)ı¥ù¸ƒ∆t˘‡72Ú∂V‘‰sÀòb4†`v!˝Ò~j∂”˝5·x”w}]M–tˇd‹í\PÏh`oêE8)ßU™U™I 000055 55 2050          1492043712593 classification
(_unit VERILOG 6.3365.6.764 (classification 0 1(classification 0 1))
	(_version vd0)
	(_time 1492043712366 2017.04.12 19:35:12)
	(_source (\./../../clasification.v\ VERILOG (\./../../clasification.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code a4f6f6f3f3f3f1b3a6f2b7fefca2a2a2ada2a7a2a5)
	(_ent
		(_time 1492043712000)
	)
	(_parameters  dbg      accs         )
	(_object
		(_type (_int ~[5:0]wire~ 0 3 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int zcr_count_left ~[5:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int zcr_valid_left ~wire 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[30:0]wire~ 0 6 (_array ~wire ((_dto i 30 i 0)))))
		(_port (_int ste_left ~[30:0]wire~ 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ste_left_valid ~wire 0 7 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 9 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int subMean_left_out ~[15:0]wire~ 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int subMean_left_valid ~wire 0 10 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 12 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 13 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int zcr_active ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ste_active ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int submean_active ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#20_0@ (_arch 0 0 20 (_prcs 0(_simple)(_trgt(8))(_sens(0)(1))
			)))
			(@ASSIGN#21_1@ (_arch 1 0 21 (_prcs 1(_simple)(_trgt(9))(_sens(2)(3))
			)))
			(@ASSIGN#22_2@ (_arch 2 0 22 (_prcs 2(_simple)(_trgt(10))(_sens(4)(5))
			)))
			(@ASSIGN#23_3@ (_arch 3 0 23 (_prcs 3(_alias ((glass)(zcr_active)(ste_active)(submean_active)))(_simple)(_trgt(6))(_sens(8)(9)(10))
			)))
			(@ASSIGN#24_4@ (_arch 4 0 24 (_prcs 4(_alias ((shout)(glass)))(_simple)(_trgt(7))(_sens(6))
			)))
		)
	)
	
	
	(_model . classification 6 -1)

)
I 000062 55 360           1492043712923 $root 0000000000604 3
™U    ™U  P  \  È7ôX	"∫¸®ŸÔŸñ¸∑ãŒl¶eÃmp¢…{Á«zîKä{‹EI´h›°≤*w ÔY\	áè3&w‹5ì◊Ã˙∑¬ò©oîOJ[{¸Dùﬁ2ºè:A÷◊+˚†¢]<mü¡¯◊€µt,ıu ±aé‘jh›5`£,JßÜÛ ±ìçÔ≤Í˜˜ˇO˙®ã8ê6l€"n˜µ
–öW>ßìÕÆãÓÅH›D"bÉä*&ÖpåKáµ¶a“‰WakøFÜIÛ¢uiÃ¢ëπ\ˆ±)‡µ2–rÚ
ÂåcÂNøÏ∂Ä˝Xv0ë/™\„˙ó∞] ∞¬ˆ◊UK uAkõÛ—óÍ-TBtÆ ⁄œ• π«iBùAUª0F5ÒVÈtå‚È>‡ÎÏ•ó;ÄP˘º≥)ìdñk®˛I òπRö`Ê~≈ı„ècØàVU™U™I 000056 55 1124          1492043712925 rising_edge_det
(_unit VERILOG 6.3365.6.764 (rising_edge_det 0 1(rising_edge_det 0 1))
	(_version vd0)
	(_time 1492043712828 2017.04.12 19:35:12)
	(_source (\./../../rising_edge_det.v\ VERILOG (\./../../rising_edge_det.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 693a3869693f3e7f616a2c333f6c3f6f6c6f6d6f6e)
	(_ent
		(_time 1492043712000)
	)
	(_parameters  dbg      accs         )
	(_attribute nb_assign )
	(_object
		(_port (_int clk ~wire 0 1 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 1 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int din ~wire 0 1 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pe ~reg 0 1 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int temp ~reg 0 6 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#8_0@ (_arch 0 0 8 (_prcs 0(_trgt(4))(_read(0)(1)(2))
				(_need_init)
			)))
			(@ALWAYS#15_1@ (_arch 1 0 15 (_prcs 1(_trgt(3))(_read(0)(1)(4)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_model . rising_edge_det 3 -1)

)
I 000062 55 376           1492043713217 $root 0000000000654 3
™U    ™U  `  é  e÷ÂmBÖÿf∏Y¶dH®N>˘¡—XÌﬁºf¢B⁄çMà∆¿TåÂUá¢fË1W√≥`d{äÌÚıf@¥∑ˆº6òöV~±ÇyhÇóîﬁÄŒfWÏjg‡ÓDdFò˜ ‡çAC7∂ÿ@´»©#¿\fg.ÿUAÌÿà∂ÈÓÕãÕ=L”‡˚s∑dx„ö"()Ø2);”°âb»ÊﬂUTl˚≠—©∞QâL‹™⁄œ,ãZx7†?[Òÿ'3ÆcqÚÀ#zDZ	g pÚ07˝NÜG.˙ÎLüÔ=q∫—∏OëÓÒÁ$çöéπ‹BÊuÒ5v5ßÈÊÄ¥Ê©‚œ|ˇW≈M˛ΩÂXåÇ¬®nGMòµi=ÊGg‘¥ëÈ%[™€I„ŒP∑ ‡Vò¶ø•o|Qn«ãÉ˘£%Á›˜Ç∞< …thÔ“RÄ7ÛMÔ˘S]U™U™I 000053 55 4400          1492043713219 fifo_submean
(_unit VERILOG 6.3365.6.764 (fifo_submean 0 8(fifo_submean 0 8))
	(_version vd0)
	(_time 1492043713128 2017.04.12 19:35:13)
	(_source (\./../../fifo_submean.v\ VERILOG (\./../../fifo_submean.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 82d0d08c89d5d094d7d5c4d9d08587848084d68487)
	(_ent
		(_time 1492043713000)
	)
	(_timescale 1ns 1ps)
	(_parameters  dbg      accs         )
	(_object
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Data ~[14:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[14:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_submean_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_submean_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_submean_0_0.AFPOINTER1 (_string \V"0b00000010010000"\) (_source 0 34))
		(_toward 0 fifo_submean_0_0.AFPOINTER (_string \V"0b00000010100000"\) (_source 0 35))
		(_toward 0 fifo_submean_0_0.AEPOINTER1 (_string \V"0b00000010110000"\) (_source 0 36))
		(_toward 0 fifo_submean_0_0.AEPOINTER (_string \V"0b00000010100000"\) (_source 0 37))
		(_toward 0 fifo_submean_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_submean_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_submean_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_submean_0_0.REGMODE (_string \V"OUTREG"\) (_source 0 41))
		(_toward 0 fifo_submean_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_submean_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_submean_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (scuba_vlo))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (_open))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_submean 3 -1)

)
I 000062 55 360           1492043713894 $root 0000000000590 3
™U    ™U  P  N  9’ìo®Ω’€Ùà¿˘§è=B±¸OXJaódÓì´‘˘®ÌiFæ∞8î&sè≈=‹ÿ Àzú#v©CâA©m	Üê1~˜‚	‰úOõIˇ	qb¢Ö2√4p·.5Å8´BãÌ`J2[ÁBv)Ï–R„)˛äﬂÌﬁñalıÓ\ﬁŸä û/„“´∫ÍZuzâ7iπalw¿RqÙ*ŸP\o‘≈R	}Xi⁄Y€ZKFªÜ±W\N@#ÑÆ≠@Ω/≠Ì‡ï®ı+\,d∆SrÒ·Äû
Ü◊…®òZÃ˝<∫ÍkÓâ·Únƒ{Q’ªì∑ˇ#™WE¡9]sªWı<ÄßéÈ÷≥F;Øı,¶ 5∏Z˛≈h8ÀÉí\GFä*0M¨∆££ë*Òµ¶ãª◊Q∏0kS^‘ﬂ”ﬂÁË~7ÃZL›ı9@q0>›~©U™U™I 000049 55 3354          1492043713896 submean2
(_unit VERILOG 6.3365.6.764 (submean2 0 1(submean2 0 1))
	(_version vd0)
	(_time 1492043713468 2017.04.12 19:35:13)
	(_source (\./../../submean2.v\ VERILOG (\./../../submean2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code da898c898e8d8ccc8ddbcf808adc8fd9d8ddd9dddf)
	(_ent
		(_time 1492043713000)
	)
	(_parameters  dbg      accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 10 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 11 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  3)))))
		(_port (_int data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 6 (_array ~reg ((_range  4)))))
		(_port (_int subMean_out ~[DATA_WIDTH-1:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int subMean_valid ~wire 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int Full ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Rd_En ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 21 (_array ~reg ((_range  5)(_dto i 15 i 0)))))
		(_sig (_int subMean_window ~[15:0]reg~[0:window_size-1]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[19:0]reg~ 0 22 (_array ~reg ((_dto i 19 i 0)))))
		(_sig (_int sum ~[19:0]reg~ 0 22 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~ 0 23 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int avg ~[15:0]reg~ 0 23 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[4:0]reg~ 0 24 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int window_init_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int window_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 25 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 25 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[14:0]wire~ 0 26 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int fifo_out ~[14:0]wire~ 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#33_0@ (_arch 0 0 33 (_prcs 0(_alias ((subMean_valid)(Rd_En)))(_simple)(_trgt(4))(_sens(6))
			)))
			(@ALWAYS#35_1@ (_arch 1 0 35 (_prcs 1(_trgt(8)(9)(3))(_read(0)(2)(6)(8)(1(d_14_0))(13)(9))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst f1 0 28 (_ent . fifo_submean)
		(_port
			((Data) (data_in(d_14_0)))
			((WrClock) (clk))
			((RdClock) (clk))
			((WrEn) (\1 \))
			((RdEn) (Rd_En))
			((Reset) (reset))
			((RPReset) (_open))
			((Q) (fifo_out))
			((Empty) (_open))
			((Full) (Full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst r1 0 31 (_ent . rising_edge_det)
		(_port
			((clk) (clk))
			((reset) (reset))
			((din) (Full))
			((pe) (Rd_En))
		)
	)
	(_model . submean2 6 -1)

)
I 000062 55 360           1492043714370 $root 0000000000630 3
™U    ™U  P  v  é%∏Âîë˜gm$m•«®u/sQn∏‡'ûûr`Çﬁ™¨"3Ãƒ#2ãÚN0hπ ™Àôë#WÜÇ÷Ñ‡Ë(*‰◊<≤‡(vHèΩÊº∑≤
6HhÑ†_∞ê·?ÚÓ≈o™∑ÁTã&úf´6?yNƒ˚œ¿ö∑0ù¿#tv˜ÊÔö‰’ÂYÑææ›¨∏≈€n3GEè®?·)∂î~`ös*Õù„ÃLÎzågü’–Ëëø≠7ç•}ÁÅ”A _¸˛|+Xâ*"˝x“â®Q8GºÑÑ®h/åç•ÇSó Ùàß—ﬂ‚wä&S£∂ˇ:)*({v«å›ËbM‚7<ÑﬂøÌZE⁄¶VrY®∑`*⁄yπFæPÒπ(õE*Y&-e√ËÄ‡⁄Hﬂò∂$™•ñ”ØTçSÿ\6Ì†«¬æ≤è#ˇ_U™U™I 000048 55 9628          1492043714372 squares
(_unit VERILOG 6.3365.6.764 (squares 0 8(squares 0 8))
	(_version vd0)
	(_time 1492043714276 2017.04.12 19:35:14)
	(_source (\./../../squares.v\ VERILOG (\./../../squares.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 06540701015057105502145c520105010501070103)
	(_ent
		(_time 1492043714000)
	)
	(_timescale 1ns 1ps)
	(_parameters  dbg      accs         )
	(_object
		(_type (_int ~[6:0]wire~ 0 8 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int Address ~[6:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClockEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Q ~[14:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int qdataout14_ffin ~wire 0 15 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout13_ffin ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout12_ffin ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout11_ffin ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout10_ffin ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout9_ffin ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout8_ffin ~wire 0 21 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout7_ffin ~wire 0 22 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout6_ffin ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout5_ffin ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout4_ffin ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout3_ffin ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout2_ffin ~wire 0 27 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout1_ffin ~wire 0 28 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout0_ffin ~wire 0 29 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
	)
	
	
	(_defparam
		(_toward 0 mem_0_14.initval (_cnst \128'h80000000000000000000000000000000\) (_source 0 91))
		(_toward 0 mem_0_13.initval (_cnst \128'h7FFFFFFFFC0000000000000000000000\) (_source 0 96))
		(_toward 0 mem_0_12.initval (_cnst \128'h7FFFC00003FFFFFF8000000000000000\) (_source 0 101))
		(_toward 0 mem_0_11.initval (_cnst \128'h7F803FE003FFC0007FFFE00000000000\) (_source 0 106))
		(_toward 0 mem_0_10.initval (_cnst \128'h78783C1F83F03F807F801FFF80000000\) (_source 0 111))
		(_toward 0 mem_0_9.initval (_cnst \128'h6666339C638E3878787C1F807FC00000\) (_source 0 116))
		(_toward 0 mem_0_8.initval (_cnst \128'h5555AB5A5A49B66666639C78783F8000\) (_source 0 121))
		(_toward 0 mem_0_7.initval (_cnst \128'h0F0E33336D2D55555A5B6666387800\) (_source 0 126))
		(_toward 0 mem_0_6.initval (_cnst \128'h0F332D555A6678000F332D555A66780\) (_source 0 131))
		(_toward 0 mem_0_5.initval (_cnst \128'h03355660033556600335566003355660\) (_source 0 136))
		(_toward 0 mem_0_4.initval (_cnst \128'h0D580D580D580D580D580D580D580D58\) (_source 0 141))
		(_toward 0 mem_0_3.initval (_cnst \128'h14141414141414141414141414141414\) (_source 0 146))
		(_toward 0 mem_0_2.initval (_cnst \128'h22222222222222222222222222222222\) (_source 0 151))
		(_toward 0 mem_0_1.initval (_cnst \128'h0\) (_source 0 156))
		(_toward 0 mem_0_0.initval (_cnst \128'h55555555555555555555555555555555\) (_source 0 161))
	)
	(_scope
	)
	(_inst FF_14 0 31 (_ent . FD1P3DX)
		(_port
			((D) (qdataout14_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(14)))
		)
	)
	(_inst FF_13 0 35 (_ent . FD1P3DX)
		(_port
			((D) (qdataout13_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(13)))
		)
	)
	(_inst FF_12 0 39 (_ent . FD1P3DX)
		(_port
			((D) (qdataout12_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(12)))
		)
	)
	(_inst FF_11 0 43 (_ent . FD1P3DX)
		(_port
			((D) (qdataout11_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(11)))
		)
	)
	(_inst FF_10 0 47 (_ent . FD1P3DX)
		(_port
			((D) (qdataout10_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(10)))
		)
	)
	(_inst FF_9 0 51 (_ent . FD1P3DX)
		(_port
			((D) (qdataout9_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(9)))
		)
	)
	(_inst FF_8 0 55 (_ent . FD1P3DX)
		(_port
			((D) (qdataout8_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(8)))
		)
	)
	(_inst FF_7 0 59 (_ent . FD1P3DX)
		(_port
			((D) (qdataout7_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(7)))
		)
	)
	(_inst FF_6 0 63 (_ent . FD1P3DX)
		(_port
			((D) (qdataout6_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(6)))
		)
	)
	(_inst FF_5 0 67 (_ent . FD1P3DX)
		(_port
			((D) (qdataout5_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(5)))
		)
	)
	(_inst FF_4 0 71 (_ent . FD1P3DX)
		(_port
			((D) (qdataout4_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(4)))
		)
	)
	(_inst FF_3 0 75 (_ent . FD1P3DX)
		(_port
			((D) (qdataout3_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(3)))
		)
	)
	(_inst FF_2 0 79 (_ent . FD1P3DX)
		(_port
			((D) (qdataout2_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(2)))
		)
	)
	(_inst FF_1 0 83 (_ent . FD1P3DX)
		(_port
			((D) (qdataout1_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(1)))
		)
	)
	(_inst FF_0 0 87 (_ent . FD1P3DX)
		(_port
			((D) (qdataout0_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(0)))
		)
	)
	(_inst mem_0_14 0 92 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout14_ffin))
		)
	)
	(_inst mem_0_13 0 97 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout13_ffin))
		)
	)
	(_inst mem_0_12 0 102 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout12_ffin))
		)
	)
	(_inst mem_0_11 0 107 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout11_ffin))
		)
	)
	(_inst mem_0_10 0 112 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout10_ffin))
		)
	)
	(_inst mem_0_9 0 117 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout9_ffin))
		)
	)
	(_inst mem_0_8 0 122 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout8_ffin))
		)
	)
	(_inst mem_0_7 0 127 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout7_ffin))
		)
	)
	(_inst mem_0_6 0 132 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout6_ffin))
		)
	)
	(_inst mem_0_5 0 137 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout5_ffin))
		)
	)
	(_inst mem_0_4 0 142 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout4_ffin))
		)
	)
	(_inst mem_0_3 0 147 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout3_ffin))
		)
	)
	(_inst mem_0_2 0 152 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout2_ffin))
		)
	)
	(_inst mem_0_1 0 157 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout1_ffin))
		)
	)
	(_inst mem_0_0 0 162 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout0_ffin))
		)
	)
	(_model . squares 1 -1)

)
I 000062 55 360           1492043714678 $root 0000000000622 3
™U    ™U  P  n  6Å4mHeSﬁ>˜Ëù´£ÚEC ÁÍ©üff$;Ì\è®”8k@Ursl”X[&~◊”ÖπåÀËp&Jı˘ã[0ãIT
≥¥„Stõﬁ+UƒÃ√ÆMè™›∑H& ë{ä¬ÛO;KS∑ùÍ≠‡®*¨\•¿u≥÷¡Ö˘≈”´zm∑¯ßmZ.ö˝Fß”Ä’z)ÃàÒÔÇ©…±O36˘,Ä3AfUƒboÚÄo::ú≥£])¡—ø‘√{G¥†°‹©x€4s„ûıÅØ	ê∫!äê%„ØD%L˛nTÙKŸsÙ.M∂ÿÇ<ˆ™VÊ-á
‰º4ºûÛ2çÓ∏øæœ∑ÍÔB™≤uÛ&&F‡òNΩ|W	Å“	–ãÃq>}°^‘–˛„-/—≠—…	=^∂Â¿áÊ∑~ÿ˛ÜZø≥∫ÍGñ^˜U™U™I 000044 55 2634          1492043714680 ste
(_unit VERILOG 6.3365.6.764 (ste 0 1(ste 0 1))
	(_version vd0)
	(_time 1492043714580 2017.04.12 19:35:14)
	(_source (\./../../ste.v\ VERILOG (\./../../ste.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 2f7d2f2a7d787e38282e3b757b282c282b292a282c)
	(_ent
		(_time 1492043714000)
	)
	(_parameters  dbg      accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 8 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 8 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 9 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  4)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[30:0]reg~ 0 5 (_array ~reg ((_dto i 30 i 0)))))
		(_port (_int ste ~[30:0]reg~ 0 5 (_arch (_out)))(_reg)(_flags2))
		(_port (_int ste_valid ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[14:0]wire~ 0 17 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int square ~[14:0]wire~ 0 17 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[6:0]reg~ 0 18 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 19 (_array ~reg ((_range  5)(_dto i 15 i 0)))))
		(_sig (_int ste_window ~[15:0]reg~[0:window_size-1]~ 0 19 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 20 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 20 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int sum ~[30:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#23_0@ (_arch 0 0 23 (_prcs 0(_trgt(6)(3)(4))(_read(0)(2)(6)(9))
				(_need_init)
			)))
			(@ALWAYS#48_1@ (_arch 1 0 48 (_prcs 1(_trgt(8)(7))(_read(0)(2)(6)(8)(1))
				(_need_init)
			)))
			(@ALWAYS#60_2@ (_arch 2 0 60 (_prcs 2(_trgt(9))(_read(0)(2)(6)(9)(5))
				(_need_init)
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst sq1 0 58 (_ent . squares)
		(_port
			((Address) (data(d_14_8)))
			((OutClock) (clk))
			((OutClockEn) (\1 \))
			((Reset) (reset))
			((Q) (square))
		)
	)
	(_model . ste 8 -1)

)
I 000062 55 376           1492043715014 $root 0000000000654 3
™U    ™U  `  é  
ﬂ¿PΩ˚ê[LÆI¡ΩkÖdE?≤ª¨3ü\§v∆¢ åªOÓ∫^•fâ&µpçqP∞ï÷‚-\,Z%çÀ~ürﬁ˛5K¿ ±µ3ì Ø⁄`˘À=õzÀ∑¿°á86å[,∆∂ÇnﬂÎı÷çû;Da|3xeı√Ç\4ªüüŸ.ä5™êe°	3˚#äµ≈=ñÑÊLh»j'IÎ§u“¡ãú£|–Õ®ªj_Jêﬁ◊/'"Ë´ÕTiÍÅ¥U˛	=˚é2*û®ÆòÂ[_J”Åz◊0€—>Lècîdê,éÄTAˆêyuá”èA©VˆÉ†JÜÅWªs¨¿¥¿z⁄πäÙ@èÙ \πd÷`πÚt¨’3¬hX˙]ÍßEòèAxnÏ˚ïÂfÃ•¸{‡míÙ{·¬`I¸=@£†Mî¶æÿõRÈk»@¨L4˛›dh¢˝õª”b<“Tiπo”U™U™I 000044 55 2456          1492043715016 zcr
(_unit VERILOG 6.3365.6.764 (zcr 0 1(zcr 0 1))
	(_version vd0)
	(_time 1492043714890 2017.04.12 19:35:14)
	(_source (\./../../zcr.v\ VERILOG (\./../../zcr.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 683a3d68633e3e7f3d3f7b333b6f396e6b6f6a6f39)
	(_ent
		(_time 1492043714000)
	)
	(_parameters  dbg      accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  4)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[5:0]reg~ 0 6 (_array ~reg ((_dto i 5 i 0)))))
		(_port (_int zcr_count ~[5:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int zcr_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int zcr_count_temp ~[5:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int current ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int not_previous ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 21 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 22 (_array ~reg ((_range  5)(_dto i 15 i 0)))))
		(_sig (_int zcr_window ~[15:0]reg~[0:window_size-1]~ 0 22 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int clear ~reg 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 24 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 24 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#26_0@ (_arch 0 0 26 (_prcs 0(_trgt(8)(4)(3))(_read(0)(2)(8)(5))
				(_need_init)
			)))
			(@ALWAYS#49_1@ (_arch 1 0 49 (_prcs 1(_trgt(11)(9))(_read(0)(2)(8)(11)(1))
				(_need_init)
			)))
			(@ALWAYS#61_2@ (_arch 2 0 61 (_prcs 2(_trgt(5)(6)(7))(_read(0)(2)(8)(9)(6)(7)(5))
				(_need_init)
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . zcr 8 -1)

)
I 000062 55 376           1492043715514 $root 0000000000698 3
™U    ™U  `  ∫  é%∏Âîë˜gm$mõ{‚[”–ˆº¡Û7TK,C∫‡ΩgÅ`Áj?Z»jÕ~QH˙¸¡o¨ã‡—rísΩÓŒ√KxÜ¢…›”vúŒ‚…F»ÿbÂS©î⁄>,˝“‰≤Ù÷6ëªƒã»Í»éxœ¡A‰ª è.Â~ø•
H—‘ÀPı[LmJ)ˆè^[5ºÑÜ3*xeR‹hì≥)	Ë≤"]µÀy·Öıò˛∏Èï‰≠U(]≈øùÄN∞—Ü_M£P6Fä©„U/¶_∆.O–Ú àà9;"0î˛Ë6±?Ä>ê[º«ß⁄~“´Î˚•SmTªK}ùuH©É”Êï	QÌû>»ıs’ËG*ka∂dvG∏«¸Ç∑u47–‰ck∏<ñŒÅQÁΩóÇ_ﬁò≤ﬁ⁄?Çb¥©¨Tÿb+ræû
Éõ’ëã ÉÉÄ’n°¨Æ<:‹Y9U™U™I 000050 55 4338          1492043715516 fifo_left
(_unit VERILOG 6.3365.6.764 (fifo_left 0 8(fifo_left 0 8))
	(_version vd0)
	(_time 1492043715417 2017.04.12 19:35:15)
	(_source (\./../../fifo_left.v\ VERILOG (\./../../fifo_left.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 7b287b7a202c296d2e2c3d21797d7e7d7d7c7f7d7d)
	(_ent
		(_time 1492043715000)
	)
	(_timescale 1ns 1ps)
	(_parameters  dbg      accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_left_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_left_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_left_0_0.AFPOINTER1 (_string \V"0b00000011010000"\) (_source 0 34))
		(_toward 0 fifo_left_0_0.AFPOINTER (_string \V"0b00000011100000"\) (_source 0 35))
		(_toward 0 fifo_left_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_left_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_left_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_left_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_left_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_left_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_left_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_left_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_left_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_left 3 -1)

)
I 000062 55 392           1492043716121 $root 0000000000744 3
™U    ™U  p  Ë  •Ã†∫Ö™C”Ge∏M∞)„ —ô•k ¿ÜÅ¿¬≥’+&ã	Ì	M`qŒ†Y€Àk∂O‡ß]≤'ÇÌ4[ñ¸ÙPÑÌÂFÈËsI|Fcê‡
P≥Ee=ä–*s@\ﬁÇ“Ã"k‡´0ÎLÊµfSˇ –ıﬁø8“5rS#Ô◊V©Î˝û•ﬂŸ
&VâˆE˚¿≠®ÄŒ:N)å®“|KÕ:J°¡ ÿ.À1úı‘mÍÜj"•Î∑ZÏ$˝L€gass1˛FÁd~π6TÄz¬<B5Ÿò!†´VHµÃÜ≠	2·=K,¸/†|ÃíGh T÷5}<ñ¯À¯ÇÏl±∏è+m*ü[ÂÜÇLÙÄ≠ìª_Áè@§Ü <!f$:”˛ÏÿcÑëœ<>+N'VÁ€¢^—ÿJâ¿Fïé*Ú‰¡ƒ∞∞‹R|‰Ë3ä2œìmï/›+eà∂À6‚<…∆7^d≤eo  ÈU™U™I 000051 55 4358          1492043716126 fifo_right
(_unit VERILOG 6.3365.6.764 (fifo_right 0 8(fifo_right 0 8))
	(_version vd0)
	(_time 1492043715978 2017.04.12 19:35:15)
	(_source (\./../../fifo_right.v\ VERILOG (\./../../fifo_right.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code aefda0f9f2f9fcb8fbf9e8f5fda8a7a8a9a8a6a9aa)
	(_ent
		(_time 1492043715000)
	)
	(_timescale 1ns 1ps)
	(_parameters  dbg      accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_right_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_right_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_right_0_0.AFPOINTER1 (_string \V"0b00000011110000"\) (_source 0 34))
		(_toward 0 fifo_right_0_0.AFPOINTER (_string \V"0b00000100000000"\) (_source 0 35))
		(_toward 0 fifo_right_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_right_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_right_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_right_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_right_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_right_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_right_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_right_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_right_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_right 3 -1)

)
I 000062 55 408           1492043716475 $root 0000000000800 3
™U    ™U  Ä     SúQâJæÒO¶}∂ÕrπúF/‘}6≠ÒYIQÒ“j‚ÄimÛu˘√èêâΩ CØ‘07Ÿñ”—ÀB+Ã‰±nWßú8¡I¬eVùƒÕg-;\V^|ƒ7e¢æ Å¬€8/Ìâ‚´¥ƒLDÓ÷h©R€>,˜‚DH~Ü(¬∞oÒı8#^XL˙VêUOT4„∫0ˇ'¬¶¯x™ ◊eØ>√Í·ıŸQ#”⁄sÌÕtE˘~W£^V*C
ˆ,#∆(C'#‘Ét‘5ow9F¡]f)íä“é¡g*¨Êœ‘BD\/-;≤ˇ˛Ù˙ÜÿÜ˚ÊÙ?dÄ…¸«∆2pNpí∫Ñe§NÓı0Œâ·VπÎ`ÒqUæ&GB[≈ ÇÙ,ﬁ≥à$É›‹¬¨„¨äıRõ+]C?{·$Üºﬂ-$Ω(ı·Ü/
M 0Iç∂-àE˛¶à;›UgóJQ5* ÑÑœtpÕ=‰ÎÖ.Æ[9Ë≈ôà&ÔLóéGdÀÜBΩ∏†éÃzU™U™I 000056 55 4458          1492043716477 fifo_horizontal
(_unit VERILOG 6.3365.6.764 (fifo_horizontal 0 8(fifo_horizontal 0 8))
	(_version vd0)
	(_time 1492043716378 2017.04.12 19:35:16)
	(_source (\./../../fifo_horizontal.v\ VERILOG (\./../../fifo_horizontal.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 34676331396366226163726e6d32623336323d3365)
	(_ent
		(_time 1492043716000)
	)
	(_timescale 1ns 1ps)
	(_parameters  dbg      accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER1 (_string \V"0b00000011100000"\) (_source 0 34))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER (_string \V"0b00000011110000"\) (_source 0 35))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_horizontal_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_horizontal_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_horizontal_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_horizontal_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_horizontal_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_horizontal 3 -1)

)
I 000062 55 408           1492043717019 $root 0000000000838 3
™U    ™U  Ä  F  db6E?ïÄ&NuÊ
ÓÎ,‚~Êö≠)ëÙ3≥…˜v⁄Ús>92∫·˙fÀí˜æ∫…ç†7éÀ‹ÙˆX~ÇïAøΩ+)¶A-fò%bj«kbﬂDC|ñ°Ñ¶ÛaÛlkÚ#I38ÊÈ¿BÛ >£<ôÿ”≤PN¶–ﬂL'Ωî¶€ nà\èYF'2ÔÆò/´ñzrpïf)z1¥J∫s!´˘≤bÃ√∞°ük%∑1„.a‘’-¬Çr¥ë
ﬂŒÓm^†√Ü–©üéﬁ§d'ˇÔ≤|Ú«Î√QgSY@kf¿Z‚~wÂUMKˇqë¯Ô-ø`t“?‰bÍ«∞¡î∫≈Ê–ãØétxÌ˘Î‘úµ© Œ‚Ø-õfπÈµFH3ïV,q(®èà¯Uc≈4&œ¬q‹≈∏›@aÓÈº?¥Ñ/6z"Nÿ;)ù0*©*ìÁﬁæÄ†ﬁ¿Í/¡<˝xTo¨í≤+'¿+ƒ¸D_”ÜÖC‰†4j U™U™I 000047 55 4796          1492043717021 i2s_rx
(_unit VERILOG 6.3365.6.764 (i2s_rx 0 9(i2s_rx 0 9))
	(_version vd0)
	(_time 1492043716910 2017.04.12 19:35:16)
	(_source (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_code 47141d40421110524013551c1e414e444540444211)
	(_ent
		(_time 1492043716000)
	)
	(_parameters  dbg      accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 11 \16\ (_ent -1 (_cnst \16\))))
		(_port (_int i_sys_rst ~wire 0 13 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sck ~wire 0 15 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_ws ~wire 0 16 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int i_sd ~wire 0 17 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 19 (_array ~wire ((_range  18)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 19 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 20 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_left_vld ~wire 0 21 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_vld ~wire 0 22 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int ws_i ~reg 0 39 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 40 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_vld_i ~reg 0 41 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_i ~reg 0 42 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 43 (_array ~reg ((_range  19)))))
		(_sig (_int left_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 43 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 44 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_vld_reg_i ~reg 0 45 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_reg_i ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_pulse_i ~wire 0 48 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_vld ~wire 0 49 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_vld ~wire 0 50 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int d1_right_vld ~reg 0 52 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_right_vld ~reg 0 53 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int d1_left_vld ~reg 0 54 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_left_vld ~reg 0 55 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 56 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 57 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 58 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 59 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_i ~reg 0 60 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#64_0@ (_arch 0 0 64 (_prcs 0(_trgt(8)(9)(27))(_read(1)(0)(2)(8)(3))
				(_need_init)
			)))
			(@ASSIGN#79_1@ (_arch 1 0 79 (_prcs 1(_simple)(_trgt(16))(_sens(8)(9))
			)))
			(@ALWAYS#82_2@ (_arch 2 0 82 (_prcs 2(_trgt(12)(13))(_read(1)(0)(9)(12(_range 20))(27)(13(_range 21)))
				(_need_init)
			)))
			(@ALWAYS#93_3@ (_arch 3 0 93 (_prcs 3(_trgt(10)(11))(_read(1)(0)(9)(16)(10)(11))
				(_need_init)
			)))
			(@ALWAYS#111_4@ (_arch 4 0 111 (_prcs 4(_trgt(14)(15))(_read(1)(0)(10)(11))
				(_need_init)
			)))
			(@ALWAYS#124_5@ (_arch 5 0 124 (_prcs 5(_trgt(23))(_read(1)(0)(12))
				(_need_init)
			)))
			(@ALWAYS#131_6@ (_arch 6 0 131 (_prcs 6(_trgt(25))(_read(1)(0)(23))
				(_need_init)
			)))
			(@ALWAYS#138_7@ (_arch 7 0 138 (_prcs 7(_trgt(24))(_read(1)(0)(13))
				(_need_init)
			)))
			(@ALWAYS#145_8@ (_arch 8 0 145 (_prcs 8(_trgt(26))(_read(1)(0)(24))
				(_need_init)
			)))
			(@ALWAYS#152_9@ (_arch 9 0 152 (_prcs 9(_trgt(21)(22))(_read(1)(0)(17)(21))
				(_need_init)
			)))
			(@ALWAYS#161_10@ (_arch 10 0 161 (_prcs 10(_trgt(19)(20))(_read(1)(0)(18)(19))
				(_need_init)
			)))
			(@ASSIGN#171_11@ (_arch 11 0 171 (_prcs 11(_simple)(_trgt(4))(_sens(25))
			)))
			(@ASSIGN#172_12@ (_arch 12 0 172 (_prcs 12(_simple)(_trgt(5))(_sens(26))
			)))
			(@ASSIGN#174_13@ (_arch 13 0 174 (_prcs 13(_alias ((o_left_vld)(d2_left_vld)))(_simple)(_trgt(6))(_sens(22))
			)))
			(@ASSIGN#175_14@ (_arch 14 0 175 (_prcs 14(_alias ((o_right_vld)(d2_right_vld)))(_simple)(_trgt(7))(_sens(20))
			)))
			(@ASSIGN#177_15@ (_arch 15 0 177 (_prcs 15(_simple)(_trgt(17))(_sens(10)(14))
			)))
			(@ASSIGN#178_16@ (_arch 16 0 178 (_prcs 16(_simple)(_trgt(18))(_sens(11)(15))
			)))
			(@INTERNAL#0_17@ (_int 17 0 0 0 (_prcs 17 (_virtual))))
		)
	)
	
	
	(_model . i2s_rx 29 -1)

)
I 000062 55 424           1492043717558 $root 0000000000854 3
™U    ™U  ê  V  $L9ua∆òéØÆ»7◊÷/∞–#bÒÛi=VqÃbÁ;œ£8ﬂÆßü-PÉ ìmè˛E¡Ú≤±˚íJàiHE}&m€∑˙Ú9'G’÷ê˜Æÿ/=ÿ»•∑ô<7ØUdvûª’⁄+Z∂±1ó‘e‡iW+swËòu WÿkÏ°Ê≥ßî\éôâ˘„$bª&°f! ¶#¡ÏT úπ8Û&æùmÎZ¿‚Pfrü$]”Ì\g?˘ìH∂eØø≥	2¬îDFó–÷„3'
ÖªÏK°¯|Rb˙≈t˙¯ò]>sºÍ7$ﬂÃ⁄B¶†ÔÔYCKù‰Üw\ÁwœÿO¿å0ÈñÁsG>Àı!É<ÁL¨îD2—a$Ç≈-_x•X¢1Írã◊‹Öd.Ñ`ár∫•ØõíËC∂*0≈í}ﬁ>ªÅù§T…5Ã„¶£©ìOJñ=JJèˇïi(<¨Ø’2m6–‰ å‹y-ª—ƒPÃú∂à](°⁄rÿm≈ÊU™U™I 000055 55 2094          1492043717560 I2S_Controller
(_unit VERILOG 6.3365.6.764 (I2S_Controller 0 1(I2S_Controller 0 1))
	(_version vd0)
	(_time 1492043717442 2017.04.12 19:35:17)
	(_source (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 6a3b366f393e3d7f396d79306d6c3f6d6e6d686c3c)
	(_ent
		(_time 1492043717000)
	)
	(_parameters  dbg      accs         )
	(_object
		(_type (_int ~vector~0 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 15 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int o_ws ~reg 0 5 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 6 (_array ~wire ((_range  2)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_left_vld ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_vld ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]reg~ 0 28 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int count ~[4:0]reg~ 0 28 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#48_0@ (_arch 0 0 48 (_prcs 0(_trgt(8)(3))(_read(2)(0)(8)(3))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 1 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst i2s_rx_inst 0 66 (_ent . i2s_rx)
		(_gen
			((DATA_WIDTH) (DATA_WIDTH))
		)
		(_port
			((i_sys_rst) (rst))
			((i_sck) (o_sck))
			((i_ws) (o_ws))
			((i_sd) (i_sd))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
		(_delay (_code  3))
	)
	(_model . I2S_Controller 4 -1)

)
I 000062 55 424           1492043718107 $root 0000000000888 3
™U    ™U  ê  x  Í<'∫tt=˜“5ﬁ∂‰(ÖÅò}iOX+5sfé¿r3ÒáîÒ©$»©ïÄ0/®@∂√ﬂÓØ+¥v“‡fTÙ."◊áBÛWnMdìƒ$iãœaƒÄy‡?ﬂKü(˜4Ó!¸úz∆
æÇùÒıQqºäõåCäL’§ÖiÃœ#\?‹«§=ﬂq«»4,^ói‰ÅA£!˜Æ≤¸ˆ´∑-Ôl" î_PQYHøﬂM bj±™%ïÆª¶õ•ÓÙVÃò3ﬁ§«UŒÚ:Ã÷¢.m$%T”Z÷ôπd¸ÑU≥@Ây¡ÃqKP {ﬁ§Ä.Äl3ã"¨—Œh;±¸FZ∏D&†·á(`∆ﬁ¿ˇ~œÃé¢?%(∑¨à&ﬂ”P3πk·&øı∂êHù˜©HÚw·éª@˝kg‰©CÄsx,∏‚’˚W=˛a }Ët˘†ºˆÕQÄ.‘†ö"rØ]…µ$„7=Ñ¨tã}≈çdL◊·ˆZ’·õä*@ã”õD|Å-’SsıÈgºÂDU™U™I 000045 55 6126          1492043718109 pll2
(_unit VERILOG 6.3365.6.764 (pll2 0 8(pll2 0 8))
	(_version vd0)
	(_time 1492043717990 2017.04.12 19:35:17)
	(_source (\./../../pll2.v\ VERILOG (\./../../pll2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 8ddc8d838ada8a9e898b9dd78f8bde8e8f8a8d8bde)
	(_ent
		(_time 1492043717000)
	)
	(_timescale 1ns 1ps)
	(_parameters  dbg      accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \15\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \95\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \15\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \16\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \96\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \16\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll2 4 -1)

)
I 000062 55 440           1492043719046 $root 0000000000928 3
™U    ™U	  †  †  0/¬ï-L‰*Fp°'ÎΩr{ˇÚJ"êeœ∂/ÁË'É⁄˚S˚u,kKáh‘äxÉ˛Ô´]üZØfdπóArî%ùÎ}⁄uìÅ∞1,zòX(‹√ÀU•©ª<ÂÈ÷ÉÙıóü˜ÇuH}H´,bIì°…ñBò—˚F®Üº§Å¨t€—œ’π√’ˇã®∞`ˆ_0”Îhîqı–⁄G‡&öˆ@„;'!O"Y"M¶©Ωé•÷Æøê<û5“§1˘≈´è¡U›Pi©[é¯üÁ√Ô>€√ˆÜs8àÙÔlˆ§»ÖxΩ∑
ÁCÈ>€^óÎÛñõêô«4Ë¸¡vqù≤˚4<Y≤ÿõºHtπ9+oª&+Mè…N»äöπ	d1®_ÅJ6Ø∆ ?(∂Äﬂ≥l*§<$¿ﬁ¿∫ﬂUHÏ@Õ∏¬~–qÖx¶≥»•÷óë0QS,WV	ÊÆc[ÆOÛAGﬂá€N∫ﬁRfù#˙{æ)‘ ∏Û˙⁄êé'ÎŒ¨π…˛ÅŸ\fïõÎ>h±∫˙îá¸òÀÈÏ±`Ê∞i˛üˇz@‘∆Ò6	n_ésÏU™U™I 000048 55 1718          1492043719049 clk_div
(_unit VERILOG 6.3365.6.764 (clk_div 0 1(clk_div 0 1))
	(_version vd0)
	(_time 1492043718790 2017.04.12 19:35:18)
	(_source (\./../../clkdiv.v\ VERILOG (\./../../clkdiv.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code aafaaafda8fdacbffea9bef0f2adacaca9acf9acf8)
	(_ent
		(_time 1492043718000)
	)
	(_parameters  dbg      accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 3 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WIDTH ~vector~0 0 3 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~1 0 5 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N ~vector~1 0 5 \4\ (_ent -1 (_cnst \4\))))
		(_port (_int clk ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int clk_out ~wire 0 6 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[WIDTH-1:0]reg~ 0 12 (_array ~reg ((_range  4)))))
		(_sig (_int r_reg ~[WIDTH-1:0]reg~ 0 12 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[WIDTH-1:0]wire~ 0 13 (_array ~wire ((_range  5)))))
		(_sig (_int r_nxt ~[WIDTH-1:0]wire~ 0 13 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int clk_track ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(3)(5))(_read(0)(1)(4)(5))
				(_need_init)
			)))
			(@ASSIGN#35_1@ (_arch 1 0 35 (_prcs 1(_simple)(_trgt(4))(_sens(3))
			)))
			(@ASSIGN#36_2@ (_arch 2 0 36 (_prcs 2(_alias ((clk_out)(clk_track)))(_simple)(_trgt(2))(_sens(5))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . clk_div 6 -1)

)
I 000062 55 440           1492043719687 $root 0000000000962 3
™U    ™U  †  ¬  ƒAs’åW∏#©p˝@ñyæüh%sŒ<¥06/K©˝—æ/uÙO˜1v∆#ËÃÓ£|LhŒ§ñ	Ò‹ n†≥º[∫?Î¸cs#§+3Ô≈%1é^ÙŸ≠#ñ]i~¸”∏>ıY{^:¡mILñâú`Èc£V‰ì¶¯8mÑO<H‹n¨“∆aıˆû‚Ëòùùπ
@»í«˙˛\ûÑõò‡‹(Ås)ÌW<Çü÷TnπL8ö^Ωˇz‚–3Pf“¯è∏¯å{™aÑ„Ëÿl ˆ˜Ç‰Ìæ^B*^9R4>âì?–ômî(‹#nB\Õ¬d'≈"7!ëª–89fç«0√ 8≠¶Æ®%nìP·C9°Úf7h;˘f$WçCÇè2ï0®÷´–"“@•¥Ò@ºÁ_º–ùFzl'≠»"xz°j8!I7˝Yı§\·:ÿ(¥¯∞¢ $nZ£ûÔ° téœÏ£'D)EµΩ¬∫Ÿf•TeH.Ω\íûòÀBFø˘9˚]1K-˚¸ùÉEËè∂¿U™U™I 000045 55 6126          1492043719689 pll1
(_unit VERILOG 6.3365.6.764 (pll1 0 8(pll1 0 8))
	(_version vd0)
	(_time 1492043719469 2017.04.12 19:35:19)
	(_source (\./../../pll1.v\ VERILOG (\./../../pll1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 4a1b4c48481d4d594d4c5a10484c19494b4d4a4c19)
	(_ent
		(_time 1492043719000)
	)
	(_timescale 1ns 1ps)
	(_parameters  dbg      accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \0\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \103\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \12\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \1\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \104\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \13\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll1 4 -1)

)
I 000062 55 312           1492043720125 $root 0000000000436 3
™U    ™U     ¥  €ıãÇœ\Lóuà9Ÿﬁ…PÃOh¥π?ß®Œ˘ŸF Û@‰Æf»˚3<kè¨°z£Á˛èf⁄g√)∞¯\´T◊ûˆª| ≈˝u	#UêÃ„)5MWT¿®Bâ∞∆∂ßzä⁄cïïKî16≤Ò~≈—|	˙çŸÛQ"Ç¥1 WˇwXÕ‡3Ü∫ñå/|Á_Ìµ‹[.áØî'£öA†<DŒ∞àAÆ¡ûO˛E{{ÊÅ’Í±_∏Öä˜àÉ∞wπƒ“Ç7œ"›ÒI¶ìvdä}&jdêV4I'€ ”|?ï1”Y^BÑXÆkéùvÄ‘QœÍÿÉîB ˜
?ã‡àÏk∑ƒÛn2å¯À9´ÄÙÖqÚGª;É†;…¨É≤Ejı.vÜ’q!#ÏU™U™I 000044 55 11175         1492043720127 top
(_unit VERILOG 6.3365.6.764 (top 0 1(top 0 1))
	(_version vd0)
	(_time 1492043720013 2017.04.12 19:35:20)
	(_source (\./../../top.v\ VERILOG (\./../../top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_code 6d3c616d6f3b397a3a622b363c6a696b3b6a6d6a69)
	(_ent
		(_time 1492043720000)
	)
	(_parameters  dbg      accs         )
	(_object
		(_type (_int ~vector~0 0 21 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 21 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst_n ~wire 0 1 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mclk ~wire 0 2 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws ~wire 0 5 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 6 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int horizontal_out ~[15:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int vertical_out ~[15:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mclk2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd2 ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck2 ~wire 0 10 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws2 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int SDA ~wire 0 12 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 13 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 15 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int beam_forming_valid ~wire 0 16 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trigger ~wire 0 17 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int subMean_left_out ~[15:0]wire~ 0 40 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[5:0]wire~ 0 42 (_array ~wire ((_dto i 5 i 0)))))
		(_sig (_int zcr_count_right ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_count_left ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int zcr_valid_right ~wire 0 43 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_valid_left ~wire 0 43 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fpga_clk ~wire 0 44 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fifo_in1 ~[15:0]wire~ 0 45 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[31:0]wire~ 0 46 (_array ~wire ((_dto i 31 i 0)))))
		(_sig (_int fifo_in2 ~[31:0]wire~ 0 46 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wr_en ~wire 0 47 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wr_en2 ~wire 0 47 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_right_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_left_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[30:0]wire~ 0 52 (_array ~wire ((_dto i 30 i 0)))))
		(_sig (_int ste_left ~[30:0]wire~ 0 52 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst ~wire 0 53 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sys_rst ~wire 0 54 (_arch (_uni)))(_net implicit)(_flags1))
		(_type (_int ~[7:0]wire~ 0 59 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int DATA ~[7:0]wire~ 0 59 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_right_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_left_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_vld ~wire 0 71 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld ~wire 0 72 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int osc_clk ~wire 0 78 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rvl_clk ~wire 0 86 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock ~wire 0 87 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int compute_clk ~wire 0 98 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock2 ~wire 0 99 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_left_vld2 ~wire 0 108 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld2 ~wire 0 109 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_empty ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_full ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int almost_full ~wire 0 125 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_empty ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_full ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int ste_left_valid ~wire 0 151 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int subMean_left_valid ~wire 0 159 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rd_en1 ~wire 0 184 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int led_pattern ~wire 0 185 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int Clock ~wire 0 192 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int CS_L ~wire 0 194 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int RW_L ~wire 0 195 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int INTR_L ~wire 0 196 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A0 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A1 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A2 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \3 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \4 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \5 \ ~wire -1 184 (_int (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#184_0@ (_int 0 0 184 (_prcs 0(_alias ((\5 \)(i_sys_rst)(rd_en1)))(_simple)(_trgt(70))(_sens(37)(57))
			)))
			(@ASSIGN#54_1@ (_arch 1 0 54 (_prcs 1(_simple)(_trgt(37))(_sens(36)(45)(47))
			)))
			(@ASSIGN#55_2@ (_arch 2 0 55 (_prcs 2(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#113_3@ (_arch 3 0 113 (_prcs 3(_simple)(_trgt(33))(_sens(27))
			)))
			(@ASSIGN#114_4@ (_arch 4 0 114 (_prcs 4(_simple)(_trgt(34))(_sens(28))
			)))
			(@ASSIGN#115_5@ (_arch 5 0 115 (_prcs 5(_simple)(_trgt(23))(_sens(27(d_31_16)))
			)))
			(@ASSIGN#116_6@ (_arch 6 0 116 (_prcs 6(_simple)(_trgt(31))(_sens(29))
			)))
			(@ASSIGN#117_7@ (_arch 7 0 117 (_prcs 7(_simple)(_trgt(32))(_sens(30))
			)))
			(@ASSIGN#120_8@ (_arch 8 0 120 (_prcs 8(_simple)(_trgt(25))(_sens(42))
			)))
			(@ASSIGN#121_9@ (_arch 9 0 121 (_prcs 9(_simple)(_trgt(25))(_sens(48)(49))
			)))
			(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 10 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 OSCH_inst.NOM_FREQ (_string \V"16.63"\) (_source 0 76))
	)
	(_scope
	)
	(_inst port1 0 64 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_inst OSCH_inst 0 77 (_ent . OSCH)
		(_port
			((STDBY) (\1 \))
			((OSC) (osc_clk))
			((SEDSTDBY) (_open))
		)
	)
	(_inst my_pll1 0 81 (_ent . pll1)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (fpga_clk))
			((CLKOS) (mclk))
			((CLKOS2) (rvl_clk))
			((LOCK) (lock))
		)
	)
	(_inst div8 0 90 (_ent . clk_div)
		(_port
			((clk) (mclk))
			((reset) (i_sys_rst))
			((clk_out) (o_sck))
		)
	)
	(_inst my_pll2 0 93 (_ent . pll2)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (mclk2))
			((CLKOS) (o_sck2))
			((CLKOS2) (compute_clk))
			((LOCK) (lock2))
		)
	)
	(_inst port2 0 101 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd2))
			((o_sck) (o_sck2))
			((o_ws) (o_ws2))
			((o_left_data) (o_left_data2))
			((o_right_data) (o_right_data2))
			((o_left_vld) (o_left_vld2))
			((o_right_vld) (o_right_vld2))
		)
	)
	(_inst horizontal_port 0 123 (_ent . fifo_horizontal)
		(_port
			((Data) (fifo_in1))
			((WrClock) (o_sck))
			((RdClock) (o_ws))
			((WrEn) (wr_en))
			((RdEn) (\2 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (horizontal_out))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (almost_full))
		)
	)
	(_inst vertical_right 0 129 (_ent . fifo_right)
		(_port
			((Data) (o_right_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_right_vld2))
			((RdEn) (\3 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_right_data2))
			((Empty) (right_empty))
			((Full) (right_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst vertical_left 0 132 (_ent . fifo_left)
		(_port
			((Data) (o_left_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_left_vld2))
			((RdEn) (\4 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_left_data2))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst zcr1 0 138 (_ent . zcr)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((zcr_count) (zcr_count_left))
			((zcr_valid) (zcr_valid_left))
		)
	)
	(_inst ste1 0 146 (_ent . ste)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((ste) (ste_left))
			((ste_valid) (ste_left_valid))
		)
	)
	(_inst subMean1 0 154 (_ent . submean2)
		(_port
			((clk) (o_ws))
			((data_in) (horizontal_out))
			((reset) (i_sys_rst))
			((subMean_out) (subMean_left_out))
			((subMean_valid) (subMean_left_valid))
		)
	)
	(_inst class1 0 163 (_ent . classification)
		(_port
			((zcr_count_left) (zcr_count_left))
			((zcr_valid_left) (zcr_valid_left))
			((ste_left) (ste_left))
			((ste_left_valid) (ste_left_valid))
			((subMean_left_out) (subMean_left_out))
			((subMean_left_valid) (subMean_left_valid))
			((glass) (glass))
			((shout) (shout))
		)
	)
	(_inst beam_forming 0 178 (_ent . beamforming2)
		(_port
			((trigger) (trigger))
			((compute_clk) (compute_clk))
			((clk) (o_ws2))
			((left_data_in) (out_left_data2))
			((right_data_in) (out_right_data2))
			((reset) (\5 \))
			((led_pattern) (led_pattern))
			((beam_forming_valid) (beam_forming_valid))
		)
	)
	(_inst i2c1 0 189 (_ent . I2C_Top)
		(_port
			((SDA) (SDA))
			((SCL) (SCL))
			((Clock) (Clock))
			((Reset_L) (i_sys_rst))
			((CS_L) (CS_L))
			((RW_L) (RW_L))
			((INTR_L) (INTR_L))
			((A0) (A0))
			((A1) (A1))
			((A2) (A2))
			((DATA) (DATA))
		)
	)
	(_model . top 11 -1)

)
I 000062 55 312           1492043720870 $root 0000000000464 3
™U    ™U      –  Ó}«⁄A}hüKØk	è”©
êmÀh@Ò‰h§√âµpÇT;,:àX U¨Ñ§Úk–Éó}ÌH£ïçeª29“8%¥l§[æ,êîÒiL˛Z@˙¥àËÓ†;≥O¬'YµV‚±¶ZJ¶À˘Ó)(°ÿD˚|„·W≈˘J [\OÖÆêCVT€úc@¥“fP%Œı†çî ı)£Œ_Q õ∞ÓøF»û{èƒCÙ©éRUÊtËØÄ™T◊*πGI‰£ª∞¢gÎ√ΩƒÃËV`WA£uS%†≈!V}(uVÀ^õó@®°Ä‰ﬂÂ-kØ∫D6¡Œ∂ﬂÍ˘ûOñ†ß‡tåΩ∞èB—ÍÛ§Hà†£Æo!fƒ´'DŒÔ‹ûm5≥1S+Ÿ]mHU™U™I 000058 55 6705          1492043720872 I2S_Controller_tb
(_unit VERILOG 6.3365.6.764 (I2S_Controller_tb 0 5(I2S_Controller_tb 0 5))
	(_version vd0)
	(_time 1492043720680 2017.04.12 19:35:20)
	(_source (\./../../my_tb.v\ VERILOG (\./../../my_tb.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 19))
	(_code 0d5f560e5b595a185b080f084b57090a090a0f0b5b0b5e)
	(_ent
		(_time 1492043720000)
	)
	(_timescale 1us 1ns)
	(_parameters  dbg      accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 12 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 12 \32\ (_ent -1 (_cnst \32\))))
		(_sig (_int rst_n ~reg 0 43 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck ~wire 0 44 (_arch (_uni)))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws ~wire 0 45 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck2 ~wire 0 48 (_arch (_uni)))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws2 ~wire 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd2 ~reg 0 50 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 54 (_array ~wire ((_range  19)))))
		(_sig (_int horizontal_out ~[DATA_WIDTH-1:0]wire~ 0 54 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:20]~ 0 57 (_array ~reg ((_to i 0 i 20)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem ~[15:0]reg~[0:20]~ 0 57 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:4005]~ 0 58 (_array ~reg ((_to i 0 i 4005)(_dto i 15 i 0)))))
		(_sig (_int input_right_mem ~[15:0]reg~[0:4005]~ 0 58 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:90]~ 0 60 (_array ~reg ((_to i 0 i 90)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem2 ~[15:0]reg~[0:90]~ 0 60 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int input_right_mem2 ~[15:0]reg~[0:90]~ 0 61 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int i_sys_rst ~wire 0 65 (_arch (_uni)))(_net implicit)(_nonbaction)(_noforceassign))
		(_type (_int ~[31:0]reg~ 0 70 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int input_left_data_array ~[31:0]reg~ 0 70 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array ~[31:0]reg~ 0 71 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_left_data_array2 ~[31:0]reg~ 0 72 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array2 ~[31:0]reg~ 0 73 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 74 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int count ~[6:0]reg~ 0 74 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int count2 ~[6:0]reg~ 0 75 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sd_right_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sd_right_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 81 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int count_left ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_left2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int trigger ~reg 0 83 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_toward 0 DUT.i_sys_rst)(_flags1))
		(_subprogram
			(_func \$readmemh\)

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#65_0@ (_arch 0 0 65 (_prcs 0(_simple)(_trgt(12))(_sens(38))
			)))
			(@INITIAL#84_1@ (_arch 1 0 84 (_prcs 1(_trgt(9)(8))
			)))
			(@INITIAL#89_2@ (_arch 2 0 89 (_prcs 2(_trgt(11)(10))
			)))
			(@INITIAL#97_3@ (_arch 3 0 97 (_prcs 3(_trgt(0)(31)(32))
			)))
			(@INITIAL#105_4@ (_arch 4 0 105 (_prcs 4(_trgt(33)(34))
			)))
			(@ALWAYS#111_5@ (_arch 5 0 111 (_prcs 5(_trgt(32)(14)(31)(13))(_read(32)(9)(31)(8))(_sens(2))
				(_need_init)
			)))
			(@ALWAYS#142_6@ (_arch 6 0 142 (_prcs 6(_trgt(34)(16)(33)(15))(_read(34)(11)(33)(10))(_sens(5))
				(_need_init)
			)))
			(@INITIAL#176_7@ (_arch 7 0 176 (_prcs 7(_trgt(35))
			)))
			(@ALWAYS#182_8@ (_arch 8 0 182 (_prcs 8(_trgt(17))(_read(1)(12)(17))
				(_need_init)
			)))
			(@ALWAYS#195_9@ (_arch 9 0 195 (_prcs 9(_trgt(18))(_read(4)(12)(18))
				(_need_init)
			)))
			(@ALWAYS#210_10@ (_arch 10 0 210 (_prcs 10(_trgt(23))(_read(1)(12)(2)(17)(14))
				(_need_init)
			)))
			(@ALWAYS#223_11@ (_arch 11 0 223 (_prcs 11(_trgt(27))(_read(4)(12)(5)(18)(16))
				(_need_init)
			)))
			(@ALWAYS#237_12@ (_arch 12 0 237 (_prcs 12(_trgt(24))(_read(1)(12)(2)(17)(13))
				(_need_init)
			)))
			(@ALWAYS#250_13@ (_arch 13 0 250 (_prcs 13(_trgt(28))(_read(4)(12)(5)(18)(15))
				(_need_init)
			)))
			(@ALWAYS#263_14@ (_arch 14 0 263 (_prcs 14(_trgt(26))(_read)(_sens(2)(24)(23))
				(_need_init)
			)))
			(@ALWAYS#265_15@ (_arch 15 0 265 (_prcs 15(_trgt(30))(_read)(_sens(28)(27)(5))
				(_need_init)
			)))
			(@ALWAYS#269_16@ (_arch 16 0 269 (_prcs 16(_trgt(3))(_read(1)(26))
				(_need_init)
			)))
			(@ALWAYS#272_17@ (_arch 17 0 272 (_prcs 17(_trgt(6))(_read(4)(30))
				(_need_init)
			)))
			(@INTERNAL#0_18@ (_int 18 0 0 0 (_prcs 18 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 DUT.DATA_WIDTH (_code 20) (_source 0 67))
	)
	(_scope
	)
	(_inst DUT 0 22 (_ent . top)
		(_port
			((rst_n) (rst_n))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((i_sd2) (i_sd2))
			((o_sck2) (o_sck2))
			((o_ws2) (o_ws2))
			((horizontal_out) (horizontal_out))
			((trigger) (trigger))
			((mclk) (_open))
			((vertical_out) (_open))
			((mclk2) (_open))
			((SDA) (_open))
			((SCL) (_open))
			((glass) (_open))
			((shout) (_open))
			((beam_forming_valid) (_open))
		)
	)
	(_inst GSR_INST 0 40 (_ent . GSR)
		(_port
			((GSR) (\1 \))
		)
	)
	(_inst PUR_INST 0 41 (_ent . PUR)
		(_port
			((PUR) (\2 \))
		)
	)
	(_model . I2S_Controller_tb 25 -1)

)
I 000062 55 328           1492043721435 $root 0000000000510 3
™U    ™U   0  ˛  rﬁ11RS•‰ÊˇÇ˜ùO*;Ú$WUa{j¯˙R∫—ÍîŒp$›UÎs—cz6€?}LÁb¶É‹•^†ı≠°ª:d&{îzœä∞ÿ¥µ8p)ÁLCúª±Ü…e≤ÄŒCØµ?8Ì≈ﬂé≠íºyÉÍÆ€~[¢c*fåÖıcﬂ2 ‰ó":«ãﬁjg¯≠<ÑÇ%ácƒ6ËÍÜH•ÁâiìMßª˚Ô„7¬’¯Z˜ct»µâ[Wz˘^Ìíà„±b∑†◊Ë&GÍÑ€˘}v`v,ÅˆBÒ=¢ﬂª‚≈–"«∞p“«äTXa)ˇñ˝É0°(5%ïµF–ç9Ã†?œDëŒÍﬂ·Æ› ®…ô•©OèB<Ã·äIî70Pâó,⁄¨Øg_%‰]¯@Ó*Â&⁄ZqñU™U™I 000051 55 1785          1492043721437 char_cntrl
(_unit VERILOG 6.3365.6.764 (char_cntrl 0 1(char_cntrl 0 1))
	(_version vd0)
	(_time 1492043721326 2017.04.12 19:35:21)
	(_source (\./../../char_cntrl.v\ VERILOG (\./../../char_cntrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 8dddda83d1dad89a8cdbcbd7df8bd88a898a8f8bde)
	(_ent
		(_time 1492043721000)
	)
	(_parameters  dbg      accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDLE ~vector~0 0 11 \1'b0\ (_ent -1 (_cnst \1'b0\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE ~vector~1 0 11 \1'b1\ (_ent -1 (_cnst \1'b1\))))
		(_port (_int in ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int out ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[8:0]reg~ 0 13 (_array ~reg ((_dto i 8 i 0)))))
		(_sig (_int counter ~[8:0]reg~ 0 13 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int state ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~reg 0 14 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(4)(3))(_read(1)(2)(5)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_COMBO@ (_arch 1 0 33 (_prcs 1(_trgt(6))(_read)(_sens(0)(5)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_SEQ@ (_arch 2 0 52 (_prcs 2(_trgt(5))(_read(1)(2)(6))
				(_need_init)
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit FSM_COMBO begin 0 34)
		(_unit FSM_SEQ begin 0 53)
	)
	(_model . char_cntrl 4 -1)

)
I 000062 55 344           1492043721799 $root 0000000000560 3
™U    ™U  @  0  dÈ)'.`âïj#∂A‘Làåı˙vﬂ∫ı}0˙©
ÁBR?õëÒw@'tΩ£9	tX¶O˙¨†•≥Ú˜ävÏ>ÄóºDQ(ÖB˜G‰ØhBöõ"∏6)≠ﬁ¬Ñ©`áíf®t˙ç‡ﬂÜKr™í≤„9\ùûXDox ^wq+àÇ‚ÑÛ¯÷–;é·U«?Â æû.˛m}g›>‚ÆªÀ“ô+=*c∑¶él˚èY%å˜◊/lSÀA∂ÓÚËﬂo∂uÃù-≥IY∫©ø˝GöÃ[∆P/o¯0µ/Yy±>[q?‡sõåyÂÅ≠Èsæ_UaÓR¶·∫¬¯í3¸§w™ÿóC®v°nﬂdªÆ1PöuOZåm˘	1œ˚à‹∫ôPÉ4íPàRÑ=VÍévA≈öY®Áä·hSûÎN⁄a2J !&U™U™I 000053 55 4651          1492043721801 beam_forming
(_unit VERILOG 6.3365.6.764 (beam_forming 0 1(beam_forming 0 1))
	(_version vd0)
	(_time 1492043721661 2017.04.12 19:35:21)
	(_source (\./../../beamforming.v\ VERILOG (\./../../beamforming.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 7))
	(_code e5b5b2b6e5b2b0f3b1e1b3e3f3bfe2e2e7e3b1e3ece3b0)
	(_ent
		(_time 1492043721000)
	)
	(_parameters  dbg      accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \30\ (_ent -1 (_cnst \30\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  7)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 6 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size*3]~ 0 20 (_array ~reg ((_range  8)(_dto i 15 i 0)))))
		(_sig (_int left_data_storage ~[15:0]reg~[0:window_size*3]~ 0 20 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int right_data_storage ~[15:0]reg~[0:window_size*3]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 22 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 22 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[6:0]reg~ 0 23 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int full ~reg 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~ 0 25 (_array ~reg ((_dto i 21 i 0)))))
		(_sig (_int min_diff ~[21:0]reg~ 0 25 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~[0:59]~ 0 26 (_array ~reg ((_to i 0 i 59)(_dto i 21 i 0)))))
		(_sig (_int current_diff ~[21:0]reg~[0:59]~ 0 26 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int j ~integer~S 0 27 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int shift_index_counter ~integer~S 0 28 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int final_index ~integer~S 0 29 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int diff_done ~integer~S 0 30 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[7:0]reg~[0:window_size*2]~ 0 32 (_array ~reg ((_range  9)(_dto i 7 i 0)))))
		(_sig (_int phase_diff_LUT ~[7:0]reg~[0:window_size*2]~ 0 32 (_arch (_uni ))) (_reg memory )(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#33_0@ (_arch 0 0 33 (_prcs 0(_trgt(17(0))(17(1))(17(2))(17(3))(17(4))(17(5))(17(6))(17(7))(17(8))(17(9))(17(10))(17(11))(17(12))(17(13))(17(14))(17(15))(17(16))(17(17))(17(18))(17(19))(17(20))(17(21))(17(22))(17(23))(17(24))(17(25))(17(26))(17(27))(17(28))(17(29))(17(30))(17(31))(17(32))(17(33))(17(34))(17(35))(17(36))(17(37))(17(38))(17(39))(17(40))(17(41))(17(42))(17(43))(17(44))(17(45))(17(46))(17(47))(17(48))(17(49))(17(50))(17(51))(17(52))(17(53))(17(54))(17(55))(17(56))(17(57))(17(58))(17(59))(17(60))(9)(11)(14)(12(0))(12(1))(12(2))(12(3))(12(4))(12(5))(12(6))(12(7))(12(8))(12(9))(12(10))(12(11))(12(12))(12(13))(12(14))(12(15))(12(16))(12(17))(12(18))(12(19))(12(20))(12(21))(12(22))(12(23))(12(24))(12(25))(12(26))(12(27))(12(28))(12(29))(12(30))(12(31))(12(32))(12(33))(12(34))(12(35))(12(36))(12(37))(12(38))(12(39))(12(40))(12(41))(12(42))(12(43))(12(44))(12(45))(12(46))(12(47))(12(48))(12(49))(12(50))(12(51))(12(52))(12(53))(12(54))(12(55))(12(56))(12(57))(12(58))(12(59))(16)(13))
			)))
			(@ALWAYS#161_1@ (_arch 1 0 161 (_prcs 1(_trgt(4))(_read(0)(3)(17)(15))
				(_need_init)
			)))
			(@ALWAYS#164_2@ (_arch 2 0 164 (_prcs 2(_trgt(9)(5)(10)(11)(16)(8)(6)(7))(_read(0)(3)(8)(9))
				(_need_init)
			)))
			(@ALWAYS#197_3@ (_arch 3 0 197 (_prcs 3(_trgt(6)(7))(_read(0)(3)(9)(2)(1))
				(_need_init)
			)))
			(@ALWAYS#216_4@ (_arch 4 0 216 (_prcs 4(_trgt(14)(13)(12)(16))(_read(0)(3)(10)(16)(14)(13)(6)(7)(12))
				(_need_init)
			)))
			(@ALWAYS#234_5@ (_arch 5 0 234 (_prcs 5(_trgt(14)(11)(15)(16))(_read(0)(3)(16)(14)(12)(11)(15))
				(_need_init)
			)))
			(@INTERNAL#0_6@ (_int 6 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_model . beam_forming 14 -1)

)
I 000062 55 344           1492044205678 $root 0000000000557 3
™U    ™U  @  -  Uèo.»0÷3ß!€‚YÄÿn›ÔX	Ò‡ÌóÈg±íÁeŸ-TyaÑﬁ2C≈yÖ™CN±»˘mÅ≥|ˆbPeK§êÏq5y Œ;nÊOw≤k4 .ZXºîD®çE˝I-∞ l2.pá Ñsto≥ùƒ©SˆìyÚL~-x˜ÃJtc—œBJKˆíÑ	n…^¯SÒñäÛMê∑ñ-¬“x¨≈üûë….¨∞ßˇúeÆık#KSz…?u’Gïf⁄…8Å‹§BQ?√'mÁä‘˘!cà˘cx(5vù†»còZ5VÌv“$Q	
$ÉI• ‚ûı„ﬂnπ˙Q=Ù.k≥@È‡F%OÈút‡PÇéó”§o'N)Ñ ijÙÊ´øL] p=˛/Í◊ÑE≠§‡]gjå	eŒU™U™I 000053 55 4223          1492044205814 beamforming2
(_unit VERILOG 6.3365.6.764 (beamforming2 0 1(beamforming2 0 1))
	(_version vd0)
	(_time 1492044167505 2017.04.12 19:42:47)
	(_source (\./../../beamforming2.v\ VERILOG (\./../../beamforming2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 792c2878752e2c6f252d6f237e7e7b7f2d7f707f2c)
	(_ent
		(_time 1492044167000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 13 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 13 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 14 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 14 \30\ (_ent -1 (_cnst \30\))))
		(_type (_int ~vector~2 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int idle ~vector~2 0 15 \3'd000\ (_ent -1 (_cnst \3'd0\))))
		(_type (_int ~vector~3 0 16 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int fill ~vector~3 0 16 \3'd1\ (_ent -1 (_cnst \3'd1\))))
		(_type (_int ~vector~4 0 17 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_diff ~vector~4 0 17 \3'd2\ (_ent -1 (_cnst \3'd2\))))
		(_type (_int ~vector~5 0 18 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_add ~vector~5 0 18 \3'd3\ (_ent -1 (_cnst \3'd3\))))
		(_type (_int ~vector~6 0 19 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int done ~vector~6 0 19 \3'd4\ (_ent -1 (_cnst \3'd4\))))
		(_port (_int compute_clk ~wire 0 2 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  4)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trigger ~wire 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 7 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 8 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 8 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 9 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[1:0]reg~ 0 31 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int state ~[1:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~[1:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 32 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int index ~[5:0]reg~ 0 32 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:89]~ 0 34 (_array ~reg ((_to i 0 i 89)(_dto i 15 i 0)))))
		(_sig (_int right_data_storage ~[15:0]reg~[0:89]~ 0 34 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int left_data_storage ~[15:0]reg~[0:89]~ 0 35 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[30:0]reg~[0:29]~ 0 36 (_array ~reg ((_to i 0 i 29)(_dto i 30 i 0)))))
		(_sig (_int difference ~[30:0]reg~[0:29]~ 0 36 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[50:0]reg~ 0 37 (_array ~reg ((_dto i 50 i 0)))))
		(_sig (_int sum ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sum_temp ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 39 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int inner_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int inner_loop2 ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int outer_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int i ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int j ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#42_0@ (_arch 0 0 42 (_prcs 0(_trgt(9))(_read)(_sens(7)(4)(8))
				(_need_init)
			)))
			(@ALWAYS#64_1@ (_arch 1 0 64 (_prcs 1(_trgt(8))(_read(1)(5)(9))
				(_need_init)
			)))
			(@ALWAYS#74,102_2@ (_arch 2 0 74 (_prcs 2(_trgt(6)(19)(12)(11)(12(0))(11(0))(7)(10)(16)(18)(13)(14)(15)(17))(_read(1)(5)(8)(19)(2)(3)(12)(11)(16)(18)(17)(13)(15)(14))
				(_need_init)
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 4 (_virtual))))
		)
	)
	
	
	(_model . beamforming2 5 -1)

)
I 000053 55 1861          1492044485081 Start_Behave
(_unit VHDL (start_generator 0 54(start_behave 0 64))
	(_version vd0)
	(_time 1492044485117 2017.04.12 19:48:05)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 22742427247577352471367b252425242724772427)
	(_ent
		(_time 1492043708291)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int Start_Enable -1 0 57(_ent(_in))))
		(_port (_int SCL -2 0 58(_ent(_in))))
		(_port (_int SDA -2 0 59(_ent(_in))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Gen_State 0 0 66(_arch(_uni))))
		(_sig (_int Next_Start_Gen_State 0 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 68(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Gen_State 1 0 68(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_1 2 0 69(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_2 3 0 70(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_3 4 0 71(_arch(_string \"11"\))))
		(_prcs
			(I2C_Start_Gen_States(_arch 0 0 76(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Start_Gen_State_Machine(_arch 1 0 85(_prcs (_simple)(_trgt(7)(5))(_sens(6)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Behave 2 -1)
)
I 000057 55 1625          1492044485183 Start_Det_Behave
(_unit VHDL (start_detect 0 138(start_det_behave 0 147))
	(_version vd0)
	(_time 1492044485184 2017.04.12 19:48:05)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 613767606436347667617538666765676466656764)
	(_ent
		(_time 1492043708311)
	)
	(_object
		(_port (_int MPU_CLK -1 0 139(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 140(_ent(_in)(_event))))
		(_port (_int SCL -2 0 141(_ent(_in)(_event))))
		(_port (_int SDA -2 0 142(_ent(_in)(_event))))
		(_port (_int Start_Det -1 0 143(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 149(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Det_State 0 0 149(_arch(_uni)(_event))))
		(_sig (_int Next_Start_Det_State 0 0 150(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 151(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Det_State 1 0 151(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 152(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Det_State_1 2 0 152(_arch(_string \"01"\))))
		(_prcs
			(I2C_Start_Det_States(_arch 0 0 156(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Start_Det_Reg(_arch 1 0 165(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Start_Det_State_Machine(_arch 2 0 182(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Det_Behave 3 -1)
)
I 000052 55 1867          1492044485203 Stop_Behave
(_unit VHDL (stop_generator 0 213(stop_behave 0 223))
	(_version vd0)
	(_time 1492044485204 2017.04.12 19:48:05)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 70267670742772677421362a267675762576757772)
	(_ent
		(_time 1492043708318)
	)
	(_object
		(_port (_int MPU_CLK -1 0 214(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 215(_ent(_in)(_event))))
		(_port (_int Stop_Enable -1 0 216(_ent(_in))))
		(_port (_int SCL -2 0 217(_ent(_in))))
		(_port (_int SDA -2 0 218(_ent(_in))))
		(_port (_int SDA_EN3 -1 0 219(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 225(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Gen_State 0 0 225(_arch(_uni))))
		(_sig (_int Next_Stop_Gen_State 0 0 226(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 227(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Gen_State 1 0 227(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 228(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_1 2 0 228(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 229(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_2 3 0 229(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 230(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_3 4 0 230(_arch(_string \"11"\))))
		(_prcs
			(I2C_Stop_Gen_States(_arch 0 0 234(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Stop_Gen_State_Machine(_arch 1 0 244(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Behave 2 -1)
)
I 000056 55 1614          1492044485209 Stop_Det_Behave
(_unit VHDL (stop_detect 0 297(stop_det_behave 0 306))
	(_version vd0)
	(_time 1492044485210 2017.04.12 19:48:05)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 70267670742772677472362a257675777476757673)
	(_ent
		(_time 1492043708324)
	)
	(_object
		(_port (_int MPU_CLK -1 0 298(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 299(_ent(_in)(_event))))
		(_port (_int SCL -2 0 300(_ent(_in)(_event))))
		(_port (_int SDA -2 0 301(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 302(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 308(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Det_State 0 0 308(_arch(_uni)(_event))))
		(_sig (_int Next_Stop_Det_State 0 0 309(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 310(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Det_State 1 0 310(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 311(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Det_State_1 2 0 311(_arch(_string \"01"\))))
		(_prcs
			(I2C_Stop_Det_States(_arch 0 0 315(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Stop_Det_Reg(_arch 1 0 324(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Stop_Det_State_Machine(_arch 2 0 341(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Det_Behave 3 -1)
)
I 000051 55 1504          1492044485374 Int_Behave
(_unit VHDL (int_ctrl_block 0 52(int_behave 0 66))
	(_version vd0)
	(_time 1492044485375 2017.04.12 19:48:05)
	(_source (\./../../i2c_int_blk.vhd\))
	(_parameters tan)
	(_code 1c4b131b1a4a4c09484e0f47491b1e1a4f194a1a1e)
	(_ent
		(_time 1492043708585)
	)
	(_object
		(_port (_int MPU_CLK -1 0 53(_ent(_in)(_event))))
		(_port (_int RST_L -1 0 54(_ent(_in))))
		(_port (_int abort -1 0 55(_ent(_in))))
		(_port (_int Trans_IE -1 0 56(_ent(_in))))
		(_port (_int Recieve_IE -1 0 57(_ent(_in))))
		(_port (_int I2C_RW -1 0 58(_ent(_in))))
		(_port (_int Trans_Buffer_Empty -1 0 59(_ent(_in))))
		(_port (_int Recieve_Buffer_Full -1 0 60(_ent(_in))))
		(_port (_int Iack -1 0 61(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 62(_ent(_out))))
		(_port (_int INTR_L -1 0 63(_ent(_out))))
		(_sig (_int tbe_en -1 0 67(_arch(_uni)(_event))))
		(_sig (_int rbf_en -1 0 68(_arch(_uni)(_event))))
		(_sig (_int reset -1 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment (_trgt(11))(_sens(3)(5)(6)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(12))(_sens(4)(5)(7)))))
			(line__73(_arch 2 0 73(_assignment (_trgt(13))(_sens(1)(2)))))
			(line__75(_arch 3 0 75(_prcs (_trgt(9)(10))(_sens(11)(12)(13)(0)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Int_Behave 4 -1)
)
I 000052 55 2036          1492044485410 Arch_Behave
(_unit VHDL (arbitrator 0 54(arch_behave 0 67))
	(_version vd0)
	(_time 1492044485411 2017.04.12 19:48:05)
	(_source (\./../../i2c_arb_blk.vhd\))
	(_parameters tan)
	(_code 3b6c3c3f6b6c6d2d373d2f60683d3a3c3f3d6d3c39)
	(_ent
		(_time 1492043708858)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int SCL -2 0 57(_ent(_in))))
		(_port (_int SDA -2 0 58(_ent(_in)(_event))))
		(_port (_int SDA_EN1 -1 0 59(_ent(_in)(_event))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_in)(_event))))
		(_port (_int SDA_EN3 -1 0 61(_ent(_in)(_event))))
		(_port (_int WCS_Ack -1 0 62(_ent(_in)(_event))))
		(_port (_int RCS_Ack -1 0 63(_ent(_in))))
		(_port (_int Lost_ARB -1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_State 0 0 68(_arch(_uni)(_event))))
		(_sig (_int Next_State 0 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle 1 0 70(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_1 2 0 71(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 72(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_2 3 0 72(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 73(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_3 4 0 73(_arch(_string \"11"\))))
		(_prcs
			(I2C_Arb_States(_arch 0 0 78(_prcs (_trgt(10))(_sens(0)(1)(11))(_dssslsensitivity 2))))
			(I2C_Arb_Register(_arch 1 0 87(_prcs (_trgt(9))(_sens(0)(1)(3)(4)(5)(6)(7)(10)(8))(_dssslsensitivity 8))))
			(I2C_Arb_Logic(_arch 2 0 107(_prcs (_simple)(_trgt(11))(_sens(2)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Arch_Behave 3 -1)
)
I 000053 55 3058          1492044485437 Count_Behave
(_unit VHDL (counter_block 0 57(count_behave 0 71))
	(_version vd0)
	(_time 1492044485438 2017.04.12 19:48:05)
	(_source (\./../../i2c_cnt_blk.vhd\))
	(_parameters tan)
	(_code 5b0c5e585f0d0a4d5f0d4f010f5c595e0d5d595d08)
	(_ent
		(_time 1492043709145)
	)
	(_object
		(_port (_int MPU_CLK -1 0 58(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 59(_ent(_in))))
		(_port (_int SCL -2 0 60(_ent(_in)(_event))))
		(_port (_int Abort -1 0 61(_ent(_in))))
		(_port (_int Byte_Cnt_EN -1 0 62(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_EN -1 0 63(_ent(_in)(_event))))
		(_port (_int go -1 0 64(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 65(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Byte_Count_Reg 0 0 65(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 66(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 1 0 66(_ent(_out))))
		(_port (_int Bit_Cnt_Flag -1 0 67(_ent(_out))))
		(_port (_int Byte_Cnt_Flag -1 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Bit_Counter 2 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Byte_Counter 3 0 73(_arch(_uni)(_event))))
		(_sig (_int Current_Bit_State -1 0 74(_arch(_uni)(_event))))
		(_sig (_int Next_Bit_State -1 0 75(_arch(_uni))))
		(_cnst (_int Idle_Bit_State -1 0 76(_arch((i 2)))))
		(_cnst (_int Count_Bit_State -1 0 77(_arch((i 3)))))
		(_sig (_int Current_Byte_State -1 0 78(_arch(_uni)(_event))))
		(_sig (_int Next_Byte_State -1 0 79(_arch(_uni))))
		(_cnst (_int Idle_Byte_State -1 0 80(_arch((i 2)))))
		(_cnst (_int Count_Byte_State -1 0 81(_arch((i 3)))))
		(_sig (_int reset -1 0 82(_arch(_uni)(_event))))
		(_sig (_int Byte_Cmpr -1 0 84(_arch(_uni)(_event))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment (_alias((Bit_Count)(Bit_Counter)))(_trgt(8))(_sens(11)))))
			(line__89(_arch 1 0 89(_assignment (_trgt(17))(_sens(1)(3)(6)))))
			(Bit_Count_States(_arch 2 0 91(_prcs (_trgt(13))(_sens(0)(17)(14))(_dssslsensitivity 2))))
			(Bit_Countp(_arch 3 0 100(_prcs (_trgt(9)(11))(_sens(0)(2)(5)(13)(17)(11))(_dssslsensitivity 5))))
			(Bit_Count_State_Machine(_arch 4 0 121(_prcs (_simple)(_trgt(14))(_sens(2)(5)(13)))))
			(Byte_Count_States(_arch 5 0 148(_prcs (_trgt(15))(_sens(0)(17)(16))(_dssslsensitivity 2))))
			(Byte_Countp(_arch 6 0 157(_prcs (_trgt(10)(12))(_sens(0)(2)(4)(15)(17)(18)(12))(_dssslsensitivity 6))))
			(Byte_Comparitor(_arch 7 0 182(_prcs (_trgt(18))(_sens(0)(7)(12)(17)))))
			(Byte_Count_State_Machine(_arch 8 0 195(_prcs (_simple)(_trgt(16))(_sens(2)(4)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197379)
		(33686018 33686018)
	)
	(_model . Count_Behave 9 -1)
)
I 000055 55 1460          1492044485470 Clk_Gen_Behave
(_unit VHDL (i2c_clock_generator 0 54(clk_gen_behave 0 67))
	(_version vd0)
	(_time 1492044485471 2017.04.12 19:48:05)
	(_source (\./../../i2c_clk_blk.vhd\))
	(_parameters tan)
	(_code 7a2d757e292d2d6f2f7b6920787c2c7c797c287f2c)
	(_ent
		(_time 1492043709415)
	)
	(_object
		(_gen (_int cnt_f_hi -1 0 55 \105\ (_ent((i 105)))))
		(_gen (_int cnt_s_hi -1 0 56 \417\ (_ent((i 417)))))
		(_gen (_int cnt_f_lo -1 0 57 \209\ (_ent gms((i 209)))))
		(_gen (_int cnt_s_lo -1 0 58 \834\ (_ent gms((i 834)))))
		(_port (_int MPU_CLK -2 0 59(_ent(_in)(_event))))
		(_port (_int Rst_L -2 0 60(_ent(_in))))
		(_port (_int Mode -2 0 61(_ent(_in)(_event))))
		(_port (_int Abort -2 0 62(_ent(_in))))
		(_port (_int SCL_CK -2 0 63(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~834~13 0 68(_scalar (_to i 0 i 834))))
		(_sig (_int count 0 0 68(_arch(_uni))))
		(_sig (_int reset -2 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(6))(_sens(1)(3)))))
			(counter(_arch 1 0 74(_prcs (_trgt(5))(_sens(0)(2)(6)(5))(_dssslsensitivity 3))))
			(std_fast(_arch 2 0 89(_prcs (_simple)(_trgt(4))(_sens(0)(2)(5)(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . Clk_Gen_Behave 3 -1)
)
I 000053 55 1056          1492044485517 Synch_Behave
(_unit VHDL (synch_block 0 62(synch_behave 0 71))
	(_version vd0)
	(_time 1492044485518 2017.04.12 19:48:05)
	(_source (\./../../i2c_sync_blk.vhd\))
	(_parameters tan)
	(_code a9ffacffa9fea8bfa8abb1f0aeafabaffaafffafaa)
	(_ent
		(_time 1492043709587)
	)
	(_object
		(_port (_int MPU_CLK -1 0 63(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 64(_ent(_in)(_event))))
		(_port (_int SCL -2 0 65(_ent(_in)(_event))))
		(_port (_int SDA -2 0 66(_ent(_in)(_event))))
		(_port (_int SCL_synch -2 0 67(_ent(_out))))
		(_port (_int SDA_synch -2 0 68(_ent(_out))))
		(_sig (_int t1 -2 0 72(_arch(_uni))))
		(_sig (_int t2 -2 0 73(_arch(_uni))))
		(_prcs
			(Sync(_arch 0 0 79(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Synch_Behave 1 -1)
)
I 000056 55 8790          1492044485551 I2C_Main_Behave
(_unit VHDL (i2c_main 0 56(i2c_main_behave 0 90))
	(_version vd0)
	(_time 1492044485552 2017.04.12 19:48:05)
	(_source (\./../../i2c_main_blk.vhd\))
	(_parameters tan)
	(_code c89fc798c29f9fdd9ecc9eced99290ce9dcec1cbcacecb)
	(_ent
		(_time 1492043709789)
	)
	(_object
		(_port (_int MPU_CLK -1 0 57(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 58(_ent(_in))))
		(_port (_int SCL -2 0 59(_ent(_in)(_event))))
		(_port (_int SDA -2 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 61(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 0 0 61(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_Flag -1 0 62(_ent(_in)(_event))))
		(_port (_int Byte_Cnt_Flag -1 0 63(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 64(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Trans_Buffer 1 0 64(_ent(_in))))
		(_port (_int Low_Address_Reg 1 0 65(_ent(_in))))
		(_port (_int Lost_Arb -1 0 66(_ent(_in))))
		(_port (_int Start_Det -1 0 67(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 68(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 69(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Command_Reg 2 0 69(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 72(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Status_Reg 3 0 72(_ent(_out))))
		(_port (_int Read_Buffer 1 0 76(_ent(_out))))
		(_port (_int Bit_Cnt_EN -1 0 77(_ent(_out))))
		(_port (_int Byte_Cnt_EN -1 0 78(_ent(_out))))
		(_port (_int Start_EN -1 0 79(_ent(_out))))
		(_port (_int Stop_EN -1 0 80(_ent(_out))))
		(_port (_int SDA_EN1 -1 0 81(_ent(_out))))
		(_port (_int TBE_Set -1 0 82(_ent(_out))))
		(_port (_int RBF_Set -1 0 83(_ent(_out))))
		(_port (_int Go_Clear -1 0 84(_ent(_out))))
		(_port (_int WCS_Ack -1 0 85(_ent(_out))))
		(_port (_int RCS_Ack -1 0 86(_ent(_out))))
		(_sig (_int go -1 0 91(_arch(_uni)(_event))))
		(_sig (_int abort -1 0 92(_arch(_uni))))
		(_sig (_int I2C_Bus_Busy -1 0 93(_arch(_uni))))
		(_sig (_int Error -1 0 94(_arch(_uni))))
		(_sig (_int Abort_Ack -1 0 95(_arch(_uni))))
		(_sig (_int Done -1 0 96(_arch(_uni))))
		(_sig (_int Reset -1 0 97(_arch(_uni)(_event))))
		(_sig (_int I2C_RW_Bit -1 0 99(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 100(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Read_SR 4 0 100(_arch(_uni))))
		(_sig (_int Trans_Buffer_SR 4 0 101(_arch(_uni))))
		(_sig (_int Value -1 0 103(_arch(_uni)(_event))))
		(_sig (_int det_low -1 0 105(_arch(_uni)(_event))))
		(_sig (_int det_high -1 0 106(_arch(_uni)(_event))))
		(_sig (_int MCS_Write_Flag -1 0 107(_arch(_uni))))
		(_sig (_int MCS_Read_Flag -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 109(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int load 5 0 109(_arch(_uni)(_event))))
		(_sig (_int shift -1 0 110(_arch(_uni)(_event))))
		(_sig (_int bit_cnt2 -1 0 111(_arch(_uni)(_event))))
		(_sig (_int b0 -1 0 114(_arch(_uni))))
		(_sig (_int b1 -1 0 115(_arch(_uni))))
		(_sig (_int s -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 120(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int MCS 6 0 120(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 121(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Idle_State 7 0 121(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 122(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Start_EN_State 8 0 122(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 123(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_Slv_Addr_State 9 0 123(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 124(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Write_State 10 0 124(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 125(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Read_State 11 0 125(_arch(_string \"10000"\))))
		(_sig (_int WCS 6 0 129(_arch(_uni)(_event))))
		(_sig (_int Next_WCS 6 0 130(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 131(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_State 12 0 131(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 132(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Write_State 13 0 132(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 133(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Ack_Write_State 14 0 133(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 134(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Ack_Write_State 15 0 134(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 135(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Error_Write_State 16 0 135(_arch(_string \"10000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 139(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int RCS 17 0 139(_arch(_uni)(_event))))
		(_sig (_int Next_RCS 17 0 140(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 141(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Read_State 18 0 141(_arch(_string \"000001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 142(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Read_State 19 0 142(_arch(_string \"000010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 143(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State 20 0 143(_arch(_string \"000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1328 0 144(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State2 21 0 144(_arch(_string \"001000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 145(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Ack_Read_State 22 0 145(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 146(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Error_Read_State 23 0 146(_arch(_string \"100000"\))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_alias((go)(Command_Reg(1))))(_simpleassign BUF)(_trgt(25))(_sens(12(1))))))
			(line__150(_arch 1 0 150(_assignment (_alias((abort)(Command_Reg(0))))(_simpleassign BUF)(_trgt(26))(_sens(12(0))))))
			(line__151(_arch 2 0 151(_assignment (_alias((I2C_RW_Bit)(Low_Address_Reg(0))))(_simpleassign BUF)(_trgt(32))(_sens(8(0))))))
			(line__153(_arch 3 0 153(_assignment (_alias((WCS_Ack)(WCS(3))))(_simpleassign BUF)(_trgt(23))(_sens(47(3))))))
			(line__154(_arch 4 0 154(_assignment (_alias((RCS_Ack)(RCS(4))))(_simpleassign BUF)(_trgt(24))(_sens(49(4))))))
			(line__156(_arch 5 0 156(_assignment (_alias((Status_Reg)(I2C_Bus_Busy)(Error)(Abort_Ack)(Done)))(_trgt(13))(_sens(27)(28)(29)(30)))))
			(line__158(_arch 6 0 158(_assignment (_trgt(31))(_sens(1)(26)))))
			(line__160(_arch 7 0 160(_assignment (_trgt(39))(_sens(32)(46(4))))))
			(line__162(_arch 8 0 162(_assignment (_trgt(38))(_sens(32)(46(3))(46(2))))))
			(output_proc(_arch 9 0 164(_prcs (_trgt(14)(15)(16)(17)(18)(20)(21)(22)(27)(28)(29)(30)(42)(43)(44)(45))(_sens(0)(10)(11)(31)(32)(36)(42)(46)(47)(4)(5)(6)(26)(27)(33)(38)(39)(43)(44)(45)(49(2))(49(0))(49(4))(49(5)))(_dssslsensitivity 9))))
			(I2C_Det(_arch 10 0 281(_prcs (_trgt(36)(37))(_sens(0)(2)(31)))))
			(I2C_Load_SR_Process(_arch 11 0 303(_prcs (_trgt(34(d_7_0))(34)(35))(_sens(0)(31)(40)(41)(7(7))(7(d_6_0))(8(7))(8(d_6_0))(34(7))(34(d_6_0))(34(d_7_0))(35))(_dssslsensitivity 4))))
			(I2C_drive_sda_Process(_arch 12 0 334(_prcs (_trgt(19))(_sens(0)(5)(31)(35)(46(0))(46(1))(47(2))(47(3))(47(4))(36)(49(4)))(_dssslsensitivity 9))))
			(I2C_Write_Process(_arch 13 0 357(_prcs (_simple)(_trgt(40)(41))(_sens(0)(4)(31)(36)(46(3))(46(2))(47(0)))(_read(40)))))
			(I2C_Read_Process(_arch 14 0 384(_prcs (_trgt(33))(_sens(0)(3)(4)(31)(37)(49)(33)(46(4)))(_dssslsensitivity 6))))
			(I2C_WSM(_arch 15 0 410(_prcs (_trgt(47))(_sens(0)(31)(48)))))
			(I2C_WSM_Process(_arch 16 0 419(_prcs (_simple)(_trgt(48))(_sens(3)(5)(9)(36)(37)(38)(47)))))
			(I2C_RSM(_arch 17 0 469(_prcs (_trgt(49))(_sens(0)(31)(50)))))
			(I2C_RSM_Process(_arch 18 0 478(_prcs (_simple)(_trgt(50))(_sens(3)(5)(9)(36)(37)(39)(49)))))
			(I2C_MSM_Process(_arch 19 0 539(_prcs (_trgt(46))(_sens(0)(2)(6)(10)(25)(31)(32)(46)(27)(47(3)))(_dssslsensitivity 8))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_part (46(0))(46(1))(47(2))(47(3))(47(4))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018)
		(197122)
		(770)
		(515)
		(771)
		(131586)
		(33686018 131586)
	)
	(_model . I2C_Main_Behave 20 -1)
)
I 000058 55 5338          1492044485605 MPU_to_I2C_Behave
(_unit VHDL (mpu_to_i2c 0 55(mpu_to_i2c_behave 0 83))
	(_version vd0)
	(_time 1492044485606 2017.04.12 19:48:05)
	(_source (\./../../i2c_mpu_blk.vhd\))
	(_parameters tan)
	(_code 07505400005156120204135d000251010e04050104)
	(_ent
		(_time 1492043709997)
	)
	(_object
		(_port (_int MPU_CLK -1 0 56(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 57(_ent(_in)(_event))))
		(_port (_int CS_L -1 0 58(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 59(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Addr_Bits 0 0 59(_ent(_in)(_event))))
		(_port (_int RW_L -1 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 61(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Read_Buffer 1 0 61(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 62(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Status_Reg 2 0 62(_ent(_in))))
		(_port (_int TBE_Set -1 0 66(_ent(_in)(_event))))
		(_port (_int RBF_Set -1 0 67(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 68(_ent(_in)(_event))))
		(_port (_int Go_Clear -1 0 69(_ent(_in)(_event))))
		(_port (_int Low_Address_Reg 1 0 70(_ent(_out))))
		(_port (_int Upper_Address_Reg 0 0 71(_ent(_out))))
		(_port (_int Byte_Count_Reg 1 0 72(_ent(_out))))
		(_port (_int Command_Reg 1 0 73(_ent(_out))))
		(_port (_int Trans_Buffer 1 0 76(_ent(_out))))
		(_port (_int Trans_Buffer_Empty -1 0 77(_ent(_out))))
		(_port (_int Read_Buffer_Full -1 0 78(_ent(_out))))
		(_port (_int Iack -1 0 79(_ent(_out))))
		(_port (_int DATA 1 0 80(_ent(_inout)(_event))))
		(_sig (_int tbe -1 0 84(_arch(_uni))))
		(_sig (_int rbf -1 0 85(_arch(_uni))))
		(_sig (_int write_pulse -1 0 87(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ns 3 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int transb 4 0 90(_arch(_uni))))
		(_sig (_int laddr 4 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 92(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int upaddr 5 0 92(_arch(_uni))))
		(_sig (_int bcnt 4 0 93(_arch(_uni))))
		(_sig (_int cmd 4 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 96(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int write 6 0 96(_arch(_string \"000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 97(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int low_addr 7 0 97(_arch(_string \"001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 98(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int up_addr 8 0 98(_arch(_string \"010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 99(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int command 9 0 99(_arch(_string \"100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 100(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int byte_cnt 10 0 100(_arch(_string \"101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 101(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int iack_st 11 0 101(_arch(_string \"110"\))))
		(_sig (_int temp_data 4 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1315 0 171(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int idle 12 0 171(_prcs 10(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1317 0 172(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int one 13 0 172(_prcs 10(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1319 0 173(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int two 14 0 173(_prcs 10(_string \"10"\))))
		(_prcs
			(line__108(_arch 0 0 108(_assignment (_alias((Trans_Buffer_Empty)(tbe)))(_simpleassign BUF)(_trgt(16))(_sens(20)))))
			(line__109(_arch 1 0 109(_assignment (_alias((Read_Buffer_Full)(rbf)))(_simpleassign BUF)(_trgt(17))(_sens(21)))))
			(line__110(_arch 2 0 110(_assignment (_trgt(19))(_sens(29)(2)(4)))))
			(line__111(_arch 3 0 111(_assignment (_alias((Trans_Buffer)(transb)))(_trgt(15))(_sens(24)))))
			(line__112(_arch 4 0 112(_assignment (_alias((Low_Address_Reg)(laddr)))(_trgt(11))(_sens(25)))))
			(line__113(_arch 5 0 113(_assignment (_alias((Upper_Address_Reg)(upaddr)))(_trgt(12))(_sens(26)))))
			(line__114(_arch 6 0 114(_assignment (_alias((Command_Reg)(cmd)))(_trgt(14))(_sens(28)))))
			(line__115(_arch 7 0 115(_assignment (_alias((Byte_Count_Reg)(bcnt)))(_trgt(13))(_sens(27)))))
			(tdata(_arch 8 0 117(_prcs (_simple)(_trgt(29))(_sens(20)(21)(3(2))(5)(6)))))
			(MPU(_arch 9 0 127(_prcs (_trgt(24)(25)(26)(27)(28(7))(28))(_sens(22)(0)(1)(3)(10)(19)(24)(25)(26)(27)(28))(_dssslsensitivity 6))))
			(pulse_write(_arch 10 0 169(_prcs (_trgt(22)(23))(_sens(0)(1)(2)(4)(23))(_dssslsensitivity 4))))
			(iack_set(_arch 11 0 208(_prcs (_trgt(18))(_sens(0)(1)(9)(2)(3)(4))(_dssslsensitivity 3))))
			(trans_buf_empty(_arch 12 0 221(_prcs (_trgt(20))(_sens(0)(1)(7)(2)(3)(4))(_dssslsensitivity 3))))
			(read_buf_full(_arch 13 0 234(_prcs (_trgt(21))(_sens(0)(1)(8)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036)
		(2)
		(131586)
		(33686018 33686018)
		(131843)
	)
	(_model . MPU_to_I2C_Behave 14 -1)
)
I 000062 55 344           1492044491158 $root 0000000000557 3
™U    ™U  @  -  _jËF_v∫∑ç≥Õ-&uj7nB∞í¸U^!NÉ˝fﬂPc^b≠™∫ì…∏ÿõ˙><íCôùu™Ùí´L-dB.üF\AHAæÆV˙©	òp”Se:àÀˆÈNÔ›´.\ÁRY_Nc£QÑ¯£ç‚{ORâ%LﬂçeÖıåMc⁄qû€ßƒé≥‹á°H3x˝RFj/¨ å6á AtVC´4ñ	Ù¿Ms<ß:Ãä•ÊÇ∆ÒÀ|˘WûMFçl∞≠˜¶gﬁ- Ú™ÿ§ØÁﬂÒ±>æ¨ù/…ﬂTç'ı†ı oõ Îù£Ó‘†Ôß\
§ú29hR_ØóÆÍ†Î9uõº‚Uvcπ^¯x⁄|£ö„Óƒx!ËÃ± &¨d+q0˜Ÿ]kEÛC>®¢r=dYVÆU™U™I 000048 55 10339         1492044491160 I2C_Top
(_unit VERILOG 6.3365.6.764 (I2C_Top 0 55(I2C_Top 0 55))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../i2c_top.v\ VERILOG (\./../../i2c_top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_code 3c6a363c6d696b296a38396e7a676d38353f3e383f396a)
	(_ent
		(_time 1492044488000)
	)
	(_parameters        accs         )
	(_object
		(_port (_int SDA ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int Clock ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset_L ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CS_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RW_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int INTR_L ~wire 0 58 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int A0 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A1 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A2 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 60 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int DATA ~[7:0]wire~ 0 60 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int Start_Enable ~wire 0 78 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Enable ~wire 0 79 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Start_Det_Bit ~wire 0 80 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Det_Bit ~wire 0 81 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1 ~wire 0 83 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_2 ~wire 0 84 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_3 ~wire 0 85 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1_out ~wire 0 87 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_2_out ~wire 0 88 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_3_out ~wire 0 89 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SCL_CK ~wire 0 91 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL_synch ~wire 0 93 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_synch ~wire 0 94 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[2:0]wire~ 0 95 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int Bit_Count ~[2:0]wire~ 0 95 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Enable ~wire 0 96 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Enable ~wire 0 97 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Flag ~wire 0 98 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Flag ~wire 0 99 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buf_Empty_Set ~wire 0 100 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buf_Full_Set ~wire 0 101 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Iack_Clear ~wire 0 102 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Go_Clear ~wire 0 103 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer_Empty ~wire 0 104 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer_Full ~wire 0 105 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int abits ~[2:0]wire~ 0 106 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA1 ~wire 0 108 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL1 ~wire 0 109 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wcsack ~wire 0 110 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rcsack ~wire 0 111 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Command_Reg ~[7:0]wire~ 0 113 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Status_Reg ~[7:0]wire~ 0 116 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer ~[7:0]wire~ 0 121 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer ~[7:0]wire~ 0 122 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Low_Address_Reg ~[7:0]wire~ 0 123 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Reg ~[7:0]wire~ 0 125 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_GO ~wire 0 128 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort ~wire 0 129 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Iack ~wire 0 130 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Mode ~wire 0 131 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Addr_Size ~wire 0 132 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int I2C_Recieve_IE ~wire 0 133 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Trans_IE ~wire 0 134 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Bus_Busy ~wire 0 137 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort_Ack ~wire 0 138 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Error ~wire 0 139 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Lost_Arb ~wire 0 140 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Done ~wire 0 141 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_RW_Bit ~wire 0 144 (_arch (_uni)))(_net)(_flags1))
		(_sig (_virtual \3 \ 0 223 (_uni ((41(d_7_5))(41(3))))))
		(_sig (_virtual \2 \ 0 220 (_uni ((46)(47)))))
		(_sig (_virtual \1 \ 0 187 (_uni ((53)(55)(54)(56)(57)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#151_0@ (_arch 0 0 151 (_prcs 0(_simple)(_trgt(46))(_sens(40(7)))
			)))
			(@ASSIGN#152_1@ (_arch 1 0 152 (_prcs 1(_simple)(_trgt(47))(_sens(40(6)))
			)))
			(@ASSIGN#153_2@ (_arch 2 0 153 (_prcs 2(_simple)(_trgt(49))(_sens(40(4)))
			)))
			(@ASSIGN#154_3@ (_arch 3 0 154 (_prcs 3(_simple)(_trgt(50))(_sens(40(2)))
			)))
			(@ASSIGN#155_4@ (_arch 4 0 155 (_prcs 4(_simple)(_trgt(52))(_sens(40(1)))
			)))
			(@ASSIGN#156_5@ (_arch 5 0 156 (_prcs 5(_simple)(_trgt(51))(_sens(40(0)))
			)))
			(@ASSIGN#157_6@ (_arch 6 0 157 (_prcs 6(_simple)(_trgt(58))(_sens(44(0)))
			)))
			(@ASSIGN#160_7@ (_arch 7 0 160 (_prcs 7(_simple)(_trgt(53))(_sens(41(7)))
			)))
			(@ASSIGN#161_8@ (_arch 8 0 161 (_prcs 8(_simple)(_trgt(54))(_sens(41(6)))
			)))
			(@ASSIGN#162_9@ (_arch 9 0 162 (_prcs 9(_simple)(_trgt(55))(_sens(41(5)))
			)))
			(@ASSIGN#163_10@ (_arch 10 0 163 (_prcs 10(_simple)(_trgt(56))(_sens(41(4)))
			)))
			(@ASSIGN#164_11@ (_arch 11 0 164 (_prcs 11(_simple)(_trgt(57))(_sens(41(3)))
			)))
			(@ASSIGN#167_12@ (_arch 12 0 167 (_prcs 12(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#168_13@ (_arch 13 0 168 (_prcs 13(_simple)(_trgt(37))(_sens(1))
			)))
			(@ASSIGN#174_14@ (_arch 14 0 174 (_prcs 14(_simple)(_trgt(1))(_sens(21))
			)))
			(@ASSIGN#176_15@ (_arch 15 0 176 (_prcs 15(_simple)(_trgt(0))(_sens(15)(16)(17))
			)))
			(@ASSIGN#178_16@ (_arch 16 0 178 (_prcs 16(_simple)(_trgt(35))(_sens(9)(8)(7))
			)))
		)
	)
	
	
	(_scope
	)
	(_inst MPU_to_I2C_1 0 180 (_ent . MPU_to_I2C)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((CS_L) (CS_L))
			((Addr_Bits) (abits))
			((RW_L) (RW_L))
			((Read_Buffer) (Read_Buffer))
			((Status_Reg) (\1 \))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Iack_Clear) (Iack_Clear))
			((Go_Clear) (Go_Clear))
			((Low_Address_Reg) (Low_Address_Reg))
			((Upper_Address_Reg) (_open))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Command_Reg) (Command_Reg))
			((Trans_Buffer) (Trans_Buffer))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Read_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((DATA) (DATA))
		)
	)
	(_inst I2C_Main_1 0 207 (_ent . I2C_Main)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
			((Trans_Buffer) (Trans_Buffer))
			((Low_Address_Reg) (Low_Address_Reg))
			((Lost_Arb) (I2C_Lost_Arb))
			((Start_Det) (Start_Det_Bit))
			((Stop_Det) (Stop_Det_Bit))
			((Command_Reg) (\2 \))
			((Status_Reg) (\3 \))
			((Read_Buffer) (Read_Buffer))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Start_EN) (Start_Enable))
			((Stop_EN) (Stop_Enable))
			((SDA_EN1) (SDA_EN_1))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Go_Clear) (Go_Clear))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
		)
	)
	(_inst Synch_1 0 240 (_ent . Synch_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL1))
			((SDA) (SDA1))
			((SCL_synch) (SCL_synch))
			((SDA_synch) (SDA_synch))
		)
	)
	(_inst I2C_Clock_Gen_1 0 250 (_ent . I2C_Clock_Generator)
		(_gen
			((_cnst \7\))
			((_cnst \162\))
			((_cnst \14\))
			((_cnst \325\))
		)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Mode) (I2C_Mode))
			((Abort) (I2C_Abort))
			((SCL_CK) (SCL_CK))
		)
		(_delay (7.000000)(162.000000))
	)
	(_inst Counter_Blk_1 0 263 (_ent . Counter_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((Abort) (Command_Reg(6)))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Go) (I2C_GO))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
		)
	)
	(_inst Arb_1 0 277 (_ent . Arbitrator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN1) (SDA_EN_1))
			((SDA_EN2) (SDA_EN_2))
			((SDA_EN3) (SDA_EN_3))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
			((Lost_ARB) (Status_Reg(4)))
		)
	)
	(_inst Int_Ctrl_1 0 290 (_ent . Int_Ctrl_Block)
		(_port
			((MPU_CLK) (Clock))
			((RST_L) (Reset_L))
			((abort) (I2C_Abort))
			((Trans_IE) (I2C_Trans_IE))
			((Recieve_IE) (I2C_Recieve_IE))
			((I2C_RW) (I2C_RW_Bit))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Recieve_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((Iack_Clear) (Iack_Clear))
			((INTR_L) (INTR_L))
		)
	)
	(_inst Start_Gen_1 0 304 (_ent . Start_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Start_Enable) (Start_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN2) (SDA_EN_2))
		)
	)
	(_inst Start_Det_1 0 313 (_ent . Start_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Start_Det) (Start_Det_Bit))
		)
	)
	(_inst Stop_Gen_1 0 321 (_ent . Stop_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Stop_Enable) (Stop_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN3) (SDA_EN_3))
		)
	)
	(_inst Stop_Det_1 0 330 (_ent . Stop_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Stop_Det) (Stop_Det_Bit))
		)
	)
	(_model . I2C_Top 18 -1)

)
I 000053 55 4223          1492044491162 beamforming2
(_unit VERILOG 6.3365.6.764 (beamforming2 0 1(beamforming2 0 1))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../beamforming2.v\ VERILOG (\./../../beamforming2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 3c683d396a6b692a60682a663b3b3e3a683a353a69)
	(_ent
		(_time 1492044488000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 13 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 13 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 14 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 14 \30\ (_ent -1 (_cnst \30\))))
		(_type (_int ~vector~2 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int idle ~vector~2 0 15 \3'd000\ (_ent -1 (_cnst \3'd0\))))
		(_type (_int ~vector~3 0 16 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int fill ~vector~3 0 16 \3'd1\ (_ent -1 (_cnst \3'd1\))))
		(_type (_int ~vector~4 0 17 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_diff ~vector~4 0 17 \3'd2\ (_ent -1 (_cnst \3'd2\))))
		(_type (_int ~vector~5 0 18 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_add ~vector~5 0 18 \3'd3\ (_ent -1 (_cnst \3'd3\))))
		(_type (_int ~vector~6 0 19 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int done ~vector~6 0 19 \3'd4\ (_ent -1 (_cnst \3'd4\))))
		(_port (_int compute_clk ~wire 0 2 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  4)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trigger ~wire 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 7 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 8 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 8 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 9 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[1:0]reg~ 0 31 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int state ~[1:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~[1:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 32 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int index ~[5:0]reg~ 0 32 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:89]~ 0 34 (_array ~reg ((_to i 0 i 89)(_dto i 15 i 0)))))
		(_sig (_int right_data_storage ~[15:0]reg~[0:89]~ 0 34 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int left_data_storage ~[15:0]reg~[0:89]~ 0 35 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[30:0]reg~[0:29]~ 0 36 (_array ~reg ((_to i 0 i 29)(_dto i 30 i 0)))))
		(_sig (_int difference ~[30:0]reg~[0:29]~ 0 36 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[50:0]reg~ 0 37 (_array ~reg ((_dto i 50 i 0)))))
		(_sig (_int sum ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sum_temp ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 39 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int inner_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int inner_loop2 ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int outer_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int i ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int j ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#42_0@ (_arch 0 0 42 (_prcs 0(_trgt(9))(_read)(_sens(7)(4)(8))
				(_need_init)
			)))
			(@ALWAYS#64_1@ (_arch 1 0 64 (_prcs 1(_trgt(8))(_read(1)(5)(9))
				(_need_init)
			)))
			(@ALWAYS#74,102_2@ (_arch 2 0 74 (_prcs 2(_trgt(6)(19)(12)(11)(12(0))(11(0))(7)(10)(16)(18)(13)(14)(15)(17))(_read(1)(5)(8)(19)(2)(3)(12)(11)(16)(18)(17)(13)(15)(14))
				(_need_init)
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 4 (_virtual))))
		)
	)
	
	
	(_model . beamforming2 5 -1)

)
I 000055 55 2047          1492044491164 classification
(_unit VERILOG 6.3365.6.764 (classification 0 1(classification 0 1))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../clasification.v\ VERILOG (\./../../clasification.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code 4b1f4b494a1c1e5c491d5811134d4d4d424d484d4a)
	(_ent
		(_time 1492044488000)
	)
	(_parameters        accs         )
	(_object
		(_type (_int ~[5:0]wire~ 0 3 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int zcr_count_left ~[5:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int zcr_valid_left ~wire 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[30:0]wire~ 0 6 (_array ~wire ((_dto i 30 i 0)))))
		(_port (_int ste_left ~[30:0]wire~ 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ste_left_valid ~wire 0 7 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 9 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int subMean_left_out ~[15:0]wire~ 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int subMean_left_valid ~wire 0 10 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 12 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 13 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int zcr_active ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ste_active ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int submean_active ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#20_0@ (_arch 0 0 20 (_prcs 0(_simple)(_trgt(8))(_sens(0)(1))
			)))
			(@ASSIGN#21_1@ (_arch 1 0 21 (_prcs 1(_simple)(_trgt(9))(_sens(2)(3))
			)))
			(@ASSIGN#22_2@ (_arch 2 0 22 (_prcs 2(_simple)(_trgt(10))(_sens(4)(5))
			)))
			(@ASSIGN#23_3@ (_arch 3 0 23 (_prcs 3(_alias ((glass)(zcr_active)(ste_active)(submean_active)))(_simple)(_trgt(6))(_sens(8)(9)(10))
			)))
			(@ASSIGN#24_4@ (_arch 4 0 24 (_prcs 4(_alias ((shout)(glass)))(_simple)(_trgt(7))(_sens(6))
			)))
		)
	)
	
	
	(_model . classification 6 -1)

)
I 000056 55 1179          1492044491166 rising_edge_det
(_unit VERILOG 6.3365.6.764 (rising_edge_det 0 1(rising_edge_det 0 1))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../rising_edge_det.v\ VERILOG (\./../../rising_edge_det.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 4b1e4a49101d1c5d43480e111d4e1d4d4e4d4f4d4c)
	(_ent
		(_time 1492044488000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_port (_int clk ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int reset ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int din ~wire 0 1 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pe ~reg 0 1 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int temp ~reg 0 6 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#8_0@ (_arch 0 0 8 (_prcs 0(_trgt(4))(_sens(0)(1)(2))(_dssslclk(0))
			)))
			(@ALWAYS#15_1@ (_arch 1 0 15 (_prcs 1(_trgt(3))(_sens(0)(1)(4)(2))(_dssslclk(0))
			)))
		)
	)
	
	
	(_model . rising_edge_det 3 -1)

)
I 000053 55 4397          1492044491168 fifo_submean
(_unit VERILOG 6.3365.6.764 (fifo_submean 0 8(fifo_submean 0 8))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../fifo_submean.v\ VERILOG (\./../../fifo_submean.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 4b1f4e49101c195d1e1c0d10194c4e4d494d1f4d4e)
	(_ent
		(_time 1492044488000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Data ~[14:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[14:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_submean_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_submean_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_submean_0_0.AFPOINTER1 (_string \V"0b00000010010000"\) (_source 0 34))
		(_toward 0 fifo_submean_0_0.AFPOINTER (_string \V"0b00000010100000"\) (_source 0 35))
		(_toward 0 fifo_submean_0_0.AEPOINTER1 (_string \V"0b00000010110000"\) (_source 0 36))
		(_toward 0 fifo_submean_0_0.AEPOINTER (_string \V"0b00000010100000"\) (_source 0 37))
		(_toward 0 fifo_submean_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_submean_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_submean_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_submean_0_0.REGMODE (_string \V"OUTREG"\) (_source 0 41))
		(_toward 0 fifo_submean_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_submean_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_submean_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (scuba_vlo))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (_open))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_submean 3 -1)

)
I 000049 55 3373          1492044491170 submean2
(_unit VERILOG 6.3365.6.764 (submean2 0 1(submean2 0 1))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../submean2.v\ VERILOG (\./../../submean2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 4b1e4b481c1c1d5d1c4a5e111b4d1e48494c484c4e)
	(_ent
		(_time 1492044488000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 10 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 11 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  3)))))
		(_port (_int data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 6 (_array ~reg ((_range  4)))))
		(_port (_int subMean_out ~[DATA_WIDTH-1:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int subMean_valid ~wire 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int Full ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Rd_En ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 21 (_array ~reg ((_range  5)(_dto i 15 i 0)))))
		(_sig (_int subMean_window ~[15:0]reg~[0:window_size-1]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[19:0]reg~ 0 22 (_array ~reg ((_dto i 19 i 0)))))
		(_sig (_int sum ~[19:0]reg~ 0 22 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~ 0 23 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int avg ~[15:0]reg~ 0 23 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[4:0]reg~ 0 24 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int window_init_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int window_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 25 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 25 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[14:0]wire~ 0 26 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int fifo_out ~[14:0]wire~ 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#33_0@ (_arch 0 0 33 (_prcs 0(_alias ((subMean_valid)(Rd_En)))(_simple)(_trgt(4))(_sens(6))
			)))
			(@ALWAYS#35_1@ (_arch 1 0 35 (_prcs 1(_trgt(8)(9)(3))(_read(0)(2)(6)(8)(1(d_14_0))(13)(9))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst f1 0 28 (_ent . fifo_submean)
		(_port
			((Data) (data_in(d_14_0)))
			((WrClock) (clk))
			((RdClock) (clk))
			((WrEn) (\1 \))
			((RdEn) (Rd_En))
			((Reset) (reset))
			((RPReset) (_open))
			((Q) (fifo_out))
			((Empty) (_open))
			((Full) (Full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst r1 0 31 (_ent . rising_edge_det)
		(_port
			((clk) (clk))
			((reset) (reset))
			((din) (Full))
			((pe) (Rd_En))
		)
	)
	(_model . submean2 6 -1)

)
I 000048 55 9625          1492044491172 squares
(_unit VERILOG 6.3365.6.764 (squares 0 8(squares 0 8))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../squares.v\ VERILOG (\./../../squares.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 4b1e4b48181d1a5d184f59111f4c484c484c4a4c4e)
	(_ent
		(_time 1492044488000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[6:0]wire~ 0 8 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int Address ~[6:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClockEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Q ~[14:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int qdataout14_ffin ~wire 0 15 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout13_ffin ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout12_ffin ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout11_ffin ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout10_ffin ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout9_ffin ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout8_ffin ~wire 0 21 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout7_ffin ~wire 0 22 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout6_ffin ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout5_ffin ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout4_ffin ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout3_ffin ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout2_ffin ~wire 0 27 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout1_ffin ~wire 0 28 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout0_ffin ~wire 0 29 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
	)
	
	
	(_defparam
		(_toward 0 mem_0_14.initval (_cnst \128'h80000000000000000000000000000000\) (_source 0 91))
		(_toward 0 mem_0_13.initval (_cnst \128'h7FFFFFFFFC0000000000000000000000\) (_source 0 96))
		(_toward 0 mem_0_12.initval (_cnst \128'h7FFFC00003FFFFFF8000000000000000\) (_source 0 101))
		(_toward 0 mem_0_11.initval (_cnst \128'h7F803FE003FFC0007FFFE00000000000\) (_source 0 106))
		(_toward 0 mem_0_10.initval (_cnst \128'h78783C1F83F03F807F801FFF80000000\) (_source 0 111))
		(_toward 0 mem_0_9.initval (_cnst \128'h6666339C638E3878787C1F807FC00000\) (_source 0 116))
		(_toward 0 mem_0_8.initval (_cnst \128'h5555AB5A5A49B66666639C78783F8000\) (_source 0 121))
		(_toward 0 mem_0_7.initval (_cnst \128'h0F0E33336D2D55555A5B6666387800\) (_source 0 126))
		(_toward 0 mem_0_6.initval (_cnst \128'h0F332D555A6678000F332D555A66780\) (_source 0 131))
		(_toward 0 mem_0_5.initval (_cnst \128'h03355660033556600335566003355660\) (_source 0 136))
		(_toward 0 mem_0_4.initval (_cnst \128'h0D580D580D580D580D580D580D580D58\) (_source 0 141))
		(_toward 0 mem_0_3.initval (_cnst \128'h14141414141414141414141414141414\) (_source 0 146))
		(_toward 0 mem_0_2.initval (_cnst \128'h22222222222222222222222222222222\) (_source 0 151))
		(_toward 0 mem_0_1.initval (_cnst \128'h0\) (_source 0 156))
		(_toward 0 mem_0_0.initval (_cnst \128'h55555555555555555555555555555555\) (_source 0 161))
	)
	(_scope
	)
	(_inst FF_14 0 31 (_ent . FD1P3DX)
		(_port
			((D) (qdataout14_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(14)))
		)
	)
	(_inst FF_13 0 35 (_ent . FD1P3DX)
		(_port
			((D) (qdataout13_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(13)))
		)
	)
	(_inst FF_12 0 39 (_ent . FD1P3DX)
		(_port
			((D) (qdataout12_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(12)))
		)
	)
	(_inst FF_11 0 43 (_ent . FD1P3DX)
		(_port
			((D) (qdataout11_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(11)))
		)
	)
	(_inst FF_10 0 47 (_ent . FD1P3DX)
		(_port
			((D) (qdataout10_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(10)))
		)
	)
	(_inst FF_9 0 51 (_ent . FD1P3DX)
		(_port
			((D) (qdataout9_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(9)))
		)
	)
	(_inst FF_8 0 55 (_ent . FD1P3DX)
		(_port
			((D) (qdataout8_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(8)))
		)
	)
	(_inst FF_7 0 59 (_ent . FD1P3DX)
		(_port
			((D) (qdataout7_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(7)))
		)
	)
	(_inst FF_6 0 63 (_ent . FD1P3DX)
		(_port
			((D) (qdataout6_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(6)))
		)
	)
	(_inst FF_5 0 67 (_ent . FD1P3DX)
		(_port
			((D) (qdataout5_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(5)))
		)
	)
	(_inst FF_4 0 71 (_ent . FD1P3DX)
		(_port
			((D) (qdataout4_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(4)))
		)
	)
	(_inst FF_3 0 75 (_ent . FD1P3DX)
		(_port
			((D) (qdataout3_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(3)))
		)
	)
	(_inst FF_2 0 79 (_ent . FD1P3DX)
		(_port
			((D) (qdataout2_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(2)))
		)
	)
	(_inst FF_1 0 83 (_ent . FD1P3DX)
		(_port
			((D) (qdataout1_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(1)))
		)
	)
	(_inst FF_0 0 87 (_ent . FD1P3DX)
		(_port
			((D) (qdataout0_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(0)))
		)
	)
	(_inst mem_0_14 0 92 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout14_ffin))
		)
	)
	(_inst mem_0_13 0 97 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout13_ffin))
		)
	)
	(_inst mem_0_12 0 102 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout12_ffin))
		)
	)
	(_inst mem_0_11 0 107 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout11_ffin))
		)
	)
	(_inst mem_0_10 0 112 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout10_ffin))
		)
	)
	(_inst mem_0_9 0 117 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout9_ffin))
		)
	)
	(_inst mem_0_8 0 122 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout8_ffin))
		)
	)
	(_inst mem_0_7 0 127 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout7_ffin))
		)
	)
	(_inst mem_0_6 0 132 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout6_ffin))
		)
	)
	(_inst mem_0_5 0 137 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout5_ffin))
		)
	)
	(_inst mem_0_4 0 142 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout4_ffin))
		)
	)
	(_inst mem_0_3 0 147 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout3_ffin))
		)
	)
	(_inst mem_0_2 0 152 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout2_ffin))
		)
	)
	(_inst mem_0_1 0 157 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout1_ffin))
		)
	)
	(_inst mem_0_0 0 162 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout0_ffin))
		)
	)
	(_model . squares 1 -1)

)
I 000044 55 2480          1492044491174 ste
(_unit VERILOG 6.3365.6.764 (ste 0 1(ste 0 1))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../ste.v\ VERILOG (\./../../ste.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 4b1e4b481d1c1a5c4c4a5f111f4c484c4f4d4e4c48)
	(_ent
		(_time 1492044488000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 8 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 8 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 9 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[30:0]reg~ 0 5 (_array ~reg ((_dto i 30 i 0)))))
		(_port (_int ste ~[30:0]reg~ 0 5 (_arch (_out)))(_reg)(_flags2))
		(_port (_int ste_valid ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[14:0]wire~ 0 17 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int square ~[14:0]wire~ 0 17 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[6:0]reg~ 0 18 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 19 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int ste_window ~[15:0]reg~[0:window_size-1]~ 0 19 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 20 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 20 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int sum ~[30:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#23,48,60_0@ (_arch 0 0 23 (_prcs 0(_trgt(6)(3)(4)(8)(7)(9))(_read(0)(2)(6)(9)(8)(1)(5))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst sq1 0 58 (_ent . squares)
		(_port
			((Address) (data(d_14_8)))
			((OutClock) (clk))
			((OutClockEn) (\1 \))
			((Reset) (reset))
			((Q) (square))
		)
	)
	(_model . ste 6 -1)

)
I 000044 55 2302          1492044491176 zcr
(_unit VERILOG 6.3365.6.764 (zcr 0 1(zcr 0 1))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../zcr.v\ VERILOG (\./../../zcr.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 4b1e19491a1d1d5c1e1c5810184c1a4d484c494c1a)
	(_ent
		(_time 1492044488000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[5:0]reg~ 0 6 (_array ~reg ((_dto i 5 i 0)))))
		(_port (_int zcr_count ~[5:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int zcr_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int zcr_count_temp ~[5:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int current ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int not_previous ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 21 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 22 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int zcr_window ~[15:0]reg~[0:window_size-1]~ 0 22 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int clear ~reg 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 24 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 24 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#26,49,61_0@ (_arch 0 0 26 (_prcs 0(_trgt(8)(4)(3)(11)(9)(5)(6)(7))(_read(0)(2)(8)(5)(11)(1)(9)(6)(7))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . zcr 6 -1)

)
I 000050 55 4335          1492044491178 fifo_left
(_unit VERILOG 6.3365.6.764 (fifo_left 0 8(fifo_left 0 8))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../fifo_left.v\ VERILOG (\./../../fifo_left.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 4b1f4e49101c195d1e1c0d11494d4e4d4d4c4f4d4d)
	(_ent
		(_time 1492044488000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_left_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_left_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_left_0_0.AFPOINTER1 (_string \V"0b00000011010000"\) (_source 0 34))
		(_toward 0 fifo_left_0_0.AFPOINTER (_string \V"0b00000011100000"\) (_source 0 35))
		(_toward 0 fifo_left_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_left_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_left_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_left_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_left_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_left_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_left_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_left_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_left_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_left 3 -1)

)
I 000051 55 4355          1492044491180 fifo_right
(_unit VERILOG 6.3365.6.764 (fifo_right 0 8(fifo_right 0 8))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../fifo_right.v\ VERILOG (\./../../fifo_right.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 4b1f4e49101c195d1e1c0d10184d424d4c4d434c4f)
	(_ent
		(_time 1492044488000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_right_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_right_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_right_0_0.AFPOINTER1 (_string \V"0b00000011110000"\) (_source 0 34))
		(_toward 0 fifo_right_0_0.AFPOINTER (_string \V"0b00000100000000"\) (_source 0 35))
		(_toward 0 fifo_right_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_right_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_right_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_right_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_right_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_right_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_right_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_right_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_right_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_right 3 -1)

)
I 000056 55 4455          1492044491182 fifo_horizontal
(_unit VERILOG 6.3365.6.764 (fifo_horizontal 0 8(fifo_horizontal 0 8))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../fifo_horizontal.v\ VERILOG (\./../../fifo_horizontal.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 4b1f4e49101c195d1e1c0d11124d1d4c494d424c1a)
	(_ent
		(_time 1492044488000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER1 (_string \V"0b00000011100000"\) (_source 0 34))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER (_string \V"0b00000011110000"\) (_source 0 35))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_horizontal_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_horizontal_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_horizontal_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_horizontal_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_horizontal_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_horizontal 3 -1)

)
I 000047 55 4474          1492044491184 i2s_rx
(_unit VERILOG 6.3365.6.764 (i2s_rx 0 9(i2s_rx 0 9))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_code 4b1f414c1b1d1c5e4c1f5910124d4248494c484e1d)
	(_ent
		(_time 1492044488000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 11 \16\ (_ent -1 (_cnst \16\))))
		(_port (_int i_sys_rst ~wire 0 13 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sck ~wire 0 15 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_ws ~wire 0 16 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int i_sd ~wire 0 17 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 19 (_array ~wire ((_range  14)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 19 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 20 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_left_vld ~wire 0 21 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_vld ~wire 0 22 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int ws_i ~reg 0 39 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 40 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_vld_i ~reg 0 41 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_i ~reg 0 42 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 43 (_array ~reg ((_range  15)))))
		(_sig (_int left_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 43 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 44 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_vld_reg_i ~reg 0 45 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_reg_i ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_pulse_i ~wire 0 48 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_vld ~wire 0 49 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_vld ~wire 0 50 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int d1_right_vld ~reg 0 52 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_right_vld ~reg 0 53 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int d1_left_vld ~reg 0 54 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_left_vld ~reg 0 55 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 56 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 57 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 58 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 59 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_i ~reg 0 60 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#64,82,93,152,161_0@ (_arch 0 0 64 (_prcs 0(_trgt(8)(9)(27)(12)(13)(10)(11)(21)(22)(19)(20))(_read(1)(0)(2)(8)(3)(9)(12(_range 16))(27)(13(_range 17))(16)(10)(11)(17)(21)(18)(19))
				(_need_init)
			)))
			(@ASSIGN#79_1@ (_arch 1 0 79 (_prcs 1(_simple)(_trgt(16))(_sens(8)(9))
			)))
			(@ALWAYS#111_2@ (_arch 2 0 111 (_prcs 4(_trgt(14)(15))(_sens(1)(0)(10)(11))(_dssslclk(1))
			)))
			(@ALWAYS#124_3@ (_arch 3 0 124 (_prcs 5(_trgt(23))(_sens(1)(0)(12))(_dssslclk(1))
			)))
			(@ALWAYS#131_4@ (_arch 4 0 131 (_prcs 6(_trgt(25))(_sens(1)(0)(23))(_dssslclk(1))
			)))
			(@ALWAYS#138_5@ (_arch 5 0 138 (_prcs 7(_trgt(24))(_sens(1)(0)(13))(_dssslclk(1))
			)))
			(@ALWAYS#145_6@ (_arch 6 0 145 (_prcs 8(_trgt(26))(_sens(1)(0)(24))(_dssslclk(1))
			)))
			(@ASSIGN#171_7@ (_arch 7 0 171 (_prcs 11(_simple)(_trgt(4))(_sens(25))
			)))
			(@ASSIGN#172_8@ (_arch 8 0 172 (_prcs 12(_simple)(_trgt(5))(_sens(26))
			)))
			(@ASSIGN#174_9@ (_arch 9 0 174 (_prcs 13(_alias ((o_left_vld)(d2_left_vld)))(_simple)(_trgt(6))(_sens(22))
			)))
			(@ASSIGN#175_10@ (_arch 10 0 175 (_prcs 14(_alias ((o_right_vld)(d2_right_vld)))(_simple)(_trgt(7))(_sens(20))
			)))
			(@ASSIGN#177_11@ (_arch 11 0 177 (_prcs 15(_simple)(_trgt(17))(_sens(10)(14))
			)))
			(@ASSIGN#178_12@ (_arch 12 0 178 (_prcs 16(_simple)(_trgt(18))(_sens(11)(15))
			)))
			(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 17 (_virtual))))
		)
	)
	
	
	(_model . i2s_rx 25 -1)

)
I 000055 55 2091          1492044491186 I2S_Controller
(_unit VERILOG 6.3365.6.764 (I2S_Controller 0 1(I2S_Controller 0 1))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 4b1d414c1b1f1c5e184c58114c4d1e4c4f4c494d1d)
	(_ent
		(_time 1492044488000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 15 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int o_ws ~reg 0 5 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 6 (_array ~wire ((_range  2)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_left_vld ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_vld ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]reg~ 0 28 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int count ~[4:0]reg~ 0 28 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#48_0@ (_arch 0 0 48 (_prcs 0(_trgt(8)(3))(_read(2)(0)(8)(3))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 1 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst i2s_rx_inst 0 66 (_ent . i2s_rx)
		(_gen
			((DATA_WIDTH) (DATA_WIDTH))
		)
		(_port
			((i_sys_rst) (rst))
			((i_sck) (o_sck))
			((i_ws) (o_ws))
			((i_sd) (i_sd))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_model . I2S_Controller 3 -1)

)
I 000045 55 6123          1492044491188 pll2
(_unit VERILOG 6.3365.6.764 (pll2 0 8(pll2 0 8))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../pll2.v\ VERILOG (\./../../pll2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 5b0e58585a0c5c485f5d4b01595d0858595c5b5d08)
	(_ent
		(_time 1492044488000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \15\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \95\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \15\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \16\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \96\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \16\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll2 4 -1)

)
I 000048 55 1737          1492044491190 clk_div
(_unit VERILOG 6.3365.6.764 (clk_div 0 1(clk_div 0 1))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../clkdiv.v\ VERILOG (\./../../clkdiv.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 5b0f5b585a0c5d4e0f584f01035c5d5d585d085d09)
	(_ent
		(_time 1492044488000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 3 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WIDTH ~vector~0 0 3 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~1 0 5 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N ~vector~1 0 5 \4\ (_ent -1 (_cnst \4\))))
		(_port (_int clk ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int clk_out ~wire 0 6 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[WIDTH-1:0]reg~ 0 12 (_array ~reg ((_range  4)))))
		(_sig (_int r_reg ~[WIDTH-1:0]reg~ 0 12 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[WIDTH-1:0]wire~ 0 13 (_array ~wire ((_range  5)))))
		(_sig (_int r_nxt ~[WIDTH-1:0]wire~ 0 13 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int clk_track ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(3)(5))(_read(0)(1)(4)(5))
				(_need_init)
			)))
			(@ASSIGN#35_1@ (_arch 1 0 35 (_prcs 1(_simple)(_trgt(4))(_sens(3))
			)))
			(@ASSIGN#36_2@ (_arch 2 0 36 (_prcs 2(_alias ((clk_out)(clk_track)))(_simple)(_trgt(2))(_sens(5))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . clk_div 6 -1)

)
I 000045 55 6123          1492044491192 pll1
(_unit VERILOG 6.3365.6.764 (pll1 0 8(pll1 0 8))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../pll1.v\ VERILOG (\./../../pll1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 5b0e58585a0c5c485c5d4b01595d08585a5c5b5d08)
	(_ent
		(_time 1492044488000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \0\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \103\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \12\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \1\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \104\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \13\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll1 4 -1)

)
I 000044 55 11194         1492044491194 top
(_unit VERILOG 6.3365.6.764 (top 0 1(top 0 1))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../top.v\ VERILOG (\./../../top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_code 5b0e5c585f0d0f4c0c541d000a5c5f5d0d5c5b5c5f)
	(_ent
		(_time 1492044488000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 21 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 21 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst_n ~wire 0 1 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mclk ~wire 0 2 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws ~wire 0 5 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 6 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int horizontal_out ~[15:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int vertical_out ~[15:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mclk2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd2 ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck2 ~wire 0 10 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws2 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int SDA ~wire 0 12 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 13 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 15 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int beam_forming_valid ~wire 0 16 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trigger ~wire 0 17 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int subMean_left_out ~[15:0]wire~ 0 40 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[5:0]wire~ 0 42 (_array ~wire ((_dto i 5 i 0)))))
		(_sig (_int zcr_count_right ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_count_left ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int zcr_valid_right ~wire 0 43 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_valid_left ~wire 0 43 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fpga_clk ~wire 0 44 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fifo_in1 ~[15:0]wire~ 0 45 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[31:0]wire~ 0 46 (_array ~wire ((_dto i 31 i 0)))))
		(_sig (_int fifo_in2 ~[31:0]wire~ 0 46 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wr_en ~wire 0 47 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wr_en2 ~wire 0 47 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_right_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_left_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[30:0]wire~ 0 52 (_array ~wire ((_dto i 30 i 0)))))
		(_sig (_int ste_left ~[30:0]wire~ 0 52 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst ~wire 0 53 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sys_rst ~wire 0 54 (_arch (_uni)))(_net implicit)(_flags1))
		(_type (_int ~[7:0]wire~ 0 59 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int DATA ~[7:0]wire~ 0 59 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_right_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_left_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_vld ~wire 0 71 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld ~wire 0 72 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int osc_clk ~wire 0 78 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rvl_clk ~wire 0 86 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock ~wire 0 87 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int compute_clk ~wire 0 98 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock2 ~wire 0 99 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_left_vld2 ~wire 0 108 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld2 ~wire 0 109 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_empty ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_full ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int almost_full ~wire 0 125 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_empty ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_full ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int ste_left_valid ~wire 0 151 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int subMean_left_valid ~wire 0 159 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rd_en1 ~wire 0 184 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int led_pattern ~wire 0 185 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int Clock ~wire 0 192 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int CS_L ~wire 0 194 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int RW_L ~wire 0 195 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int INTR_L ~wire 0 196 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A0 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A1 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A2 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \3 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \4 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \5 \ ~wire -1 184 (_int (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#184_0@ (_int 0 0 184 (_prcs 0(_alias ((\5 \)(i_sys_rst)(rd_en1)))(_simple)(_trgt(70))(_sens(37)(57))
			)))
			(@ASSIGN#54_1@ (_arch 1 0 54 (_prcs 1(_simple)(_trgt(37))(_sens(36)(45)(47))
			)))
			(@ASSIGN#55_2@ (_arch 2 0 55 (_prcs 2(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#113_3@ (_arch 3 0 113 (_prcs 3(_simple)(_trgt(33))(_sens(27))
			)))
			(@ASSIGN#114_4@ (_arch 4 0 114 (_prcs 4(_simple)(_trgt(34))(_sens(28))
			)))
			(@ASSIGN#115_5@ (_arch 5 0 115 (_prcs 5(_simple)(_trgt(23))(_sens(27(d_31_16)))
			)))
			(@ASSIGN#116_6@ (_arch 6 0 116 (_prcs 6(_simple)(_trgt(31))(_sens(29))
			)))
			(@ASSIGN#117_7@ (_arch 7 0 117 (_prcs 7(_simple)(_trgt(32))(_sens(30))
			)))
			(@ASSIGN#120_8@ (_arch 8 0 120 (_prcs 8(_simple)(_trgt(25))(_sens(42))
			)))
			(@ASSIGN#121_9@ (_arch 9 0 121 (_prcs 9(_simple)(_trgt(25))(_sens(48)(49))
			)))
			(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 10 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 OSCH_inst.NOM_FREQ (_string \V"16.63"\) (_source 0 76))
	)
	(_scope
	)
	(_inst port1 0 64 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_inst OSCH_inst 0 77 (_ent . OSCH)
		(_port
			((STDBY) (\1 \))
			((OSC) (osc_clk))
			((SEDSTDBY) (_open))
		)
	)
	(_inst my_pll1 0 81 (_ent . pll1)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (fpga_clk))
			((CLKOS) (mclk))
			((CLKOS2) (rvl_clk))
			((LOCK) (lock))
		)
	)
	(_inst div8 0 90 (_ent . clk_div)
		(_port
			((clk) (mclk))
			((reset) (i_sys_rst))
			((clk_out) (o_sck))
		)
	)
	(_inst my_pll2 0 93 (_ent . pll2)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (mclk2))
			((CLKOS) (o_sck2))
			((CLKOS2) (compute_clk))
			((LOCK) (lock2))
		)
	)
	(_inst port2 0 101 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd2))
			((o_sck) (o_sck2))
			((o_ws) (o_ws2))
			((o_left_data) (o_left_data2))
			((o_right_data) (o_right_data2))
			((o_left_vld) (o_left_vld2))
			((o_right_vld) (o_right_vld2))
		)
	)
	(_inst horizontal_port 0 123 (_ent . fifo_horizontal)
		(_port
			((Data) (fifo_in1))
			((WrClock) (o_sck))
			((RdClock) (o_ws))
			((WrEn) (wr_en))
			((RdEn) (\2 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (horizontal_out))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (almost_full))
		)
	)
	(_inst vertical_right 0 129 (_ent . fifo_right)
		(_port
			((Data) (o_right_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_right_vld2))
			((RdEn) (\3 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_right_data2))
			((Empty) (right_empty))
			((Full) (right_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst vertical_left 0 132 (_ent . fifo_left)
		(_port
			((Data) (o_left_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_left_vld2))
			((RdEn) (\4 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_left_data2))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst zcr1 0 138 (_ent . zcr)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((zcr_count) (zcr_count_left))
			((zcr_valid) (zcr_valid_left))
		)
	)
	(_inst ste1 0 146 (_ent . ste)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((ste) (ste_left))
			((ste_valid) (ste_left_valid))
		)
	)
	(_inst subMean1 0 154 (_ent . submean2)
		(_port
			((clk) (o_ws))
			((data_in) (horizontal_out))
			((reset) (i_sys_rst))
			((subMean_out) (subMean_left_out))
			((subMean_valid) (subMean_left_valid))
		)
	)
	(_inst class1 0 163 (_ent . classification)
		(_port
			((zcr_count_left) (zcr_count_left))
			((zcr_valid_left) (zcr_valid_left))
			((ste_left) (ste_left))
			((ste_left_valid) (ste_left_valid))
			((subMean_left_out) (subMean_left_out))
			((subMean_left_valid) (subMean_left_valid))
			((glass) (glass))
			((shout) (shout))
		)
	)
	(_inst beam_forming 0 178 (_ent . beamforming2)
		(_port
			((trigger) (trigger))
			((compute_clk) (compute_clk))
			((clk) (o_ws2))
			((left_data_in) (out_left_data2))
			((right_data_in) (out_right_data2))
			((reset) (\5 \))
			((led_pattern) (led_pattern))
			((beam_forming_valid) (beam_forming_valid))
		)
	)
	(_inst i2c1 0 189 (_ent . I2C_Top)
		(_port
			((SDA) (SDA))
			((SCL) (SCL))
			((Clock) (Clock))
			((Reset_L) (i_sys_rst))
			((CS_L) (CS_L))
			((RW_L) (RW_L))
			((INTR_L) (INTR_L))
			((A0) (A0))
			((A1) (A1))
			((A2) (A2))
			((DATA) (DATA))
		)
	)
	(_model . top 11 -1)

)
I 000058 55 6378          1492044491196 I2S_Controller_tb
(_unit VERILOG 6.3365.6.764 (I2S_Controller_tb 0 5(I2S_Controller_tb 0 5))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../my_tb.v\ VERILOG (\./../../my_tb.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_code 5b0d515d0b0f0c4e0d5e595e1d015f5c5f5c595d0d5d08)
	(_ent
		(_time 1492044488000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 12 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 12 \32\ (_ent -1 (_cnst \32\))))
		(_sig (_int rst_n ~reg 0 43 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck ~wire 0 44 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws ~wire 0 45 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck2 ~wire 0 48 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws2 ~wire 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd2 ~reg 0 50 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 54 (_array ~wire ((_range  15)))))
		(_sig (_int horizontal_out ~[DATA_WIDTH-1:0]wire~ 0 54 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:20]~ 0 57 (_array ~reg ((_to i 0 i 20)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem ~[15:0]reg~[0:20]~ 0 57 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:4005]~ 0 58 (_array ~reg ((_to i 0 i 4005)(_dto i 15 i 0)))))
		(_sig (_int input_right_mem ~[15:0]reg~[0:4005]~ 0 58 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:90]~ 0 60 (_array ~reg ((_to i 0 i 90)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem2 ~[15:0]reg~[0:90]~ 0 60 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int input_right_mem2 ~[15:0]reg~[0:90]~ 0 61 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int i_sys_rst ~wire 0 65 (_arch (_uni)))(_net implicit)(_nonbaction)(_noforceassign))
		(_type (_int ~[31:0]reg~ 0 70 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int input_left_data_array ~[31:0]reg~ 0 70 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array ~[31:0]reg~ 0 71 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_left_data_array2 ~[31:0]reg~ 0 72 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array2 ~[31:0]reg~ 0 73 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 74 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int count ~[6:0]reg~ 0 74 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int count2 ~[6:0]reg~ 0 75 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sd_right_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sd_right_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 81 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int count_left ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_left2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int trigger ~reg 0 83 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_downward 0 DUT i_sys_rst)(_flags1))
		(_subprogram
			(_func \$readmemh\)

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#65_0@ (_arch 0 0 65 (_prcs 0(_simple)(_trgt(12))(_sens(38))
			)))
			(@INITIAL#84_1@ (_arch 1 0 84 (_prcs 1(_trgt(9)(8))
			)))
			(@INITIAL#89_2@ (_arch 2 0 89 (_prcs 2(_trgt(11)(10))
			)))
			(@INITIAL#97_3@ (_arch 3 0 97 (_prcs 3(_trgt(0)(31)(32))
			)))
			(@INITIAL#105_4@ (_arch 4 0 105 (_prcs 4(_trgt(33)(34))
			)))
			(@ALWAYS#111_5@ (_arch 5 0 111 (_prcs 5(_trgt(32)(14)(31)(13))(_read(32)(9)(31)(8))(_sens(2))
				(_need_init)
			)))
			(@ALWAYS#142_6@ (_arch 6 0 142 (_prcs 6(_trgt(34)(16)(33)(15))(_read(34)(11)(33)(10))(_sens(5))
				(_need_init)
			)))
			(@INITIAL#176_7@ (_arch 7 0 176 (_prcs 7(_trgt(35))
			)))
			(@ALWAYS#182,210,237_8@ (_arch 8 0 182 (_prcs 8(_trgt(17)(23)(24))(_read(1)(12)(17)(2)(14)(13))
				(_need_init)
			)))
			(@ALWAYS#195,223,250_9@ (_arch 9 0 195 (_prcs 9(_trgt(18)(27)(28))(_read(4)(12)(18)(5)(16)(15))
				(_need_init)
			)))
			(@ALWAYS#263_10@ (_arch 10 0 263 (_prcs 14(_trgt(26))(_read)(_sens(24)(2)(23))
				(_need_init)
			)))
			(@ALWAYS#265_11@ (_arch 11 0 265 (_prcs 15(_trgt(30))(_read)(_sens(5)(28)(27))
				(_need_init)
			)))
			(@ALWAYS#269_12@ (_arch 12 0 269 (_prcs 16(_trgt(3))(_sens(1)(26))(_dssslclk(1))
				(_need_init)
			)))
			(@ALWAYS#272_13@ (_arch 13 0 272 (_prcs 17(_trgt(6))(_sens(4)(30))(_dssslclk(4))
				(_need_init)
			)))
			(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 18 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 DUT.DATA_WIDTH (_code 16) (_source 0 67))
	)
	(_scope
	)
	(_inst DUT 0 22 (_ent . top)
		(_port
			((rst_n) (rst_n))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((i_sd2) (i_sd2))
			((o_sck2) (o_sck2))
			((o_ws2) (o_ws2))
			((horizontal_out) (horizontal_out))
			((trigger) (trigger))
			((mclk) (_open))
			((vertical_out) (_open))
			((mclk2) (_open))
			((SDA) (_open))
			((SCL) (_open))
			((glass) (_open))
			((shout) (_open))
			((beam_forming_valid) (_open))
		)
	)
	(_inst GSR_INST 0 40 (_ent . GSR)
		(_port
			((GSR) (\1 \))
		)
	)
	(_inst PUR_INST 0 41 (_ent . PUR)
		(_port
			((PUR) (\2 \))
		)
	)
	(_model . I2S_Controller_tb 21 -1)

)
I 000051 55 1809          1492044491198 char_cntrl
(_unit VERILOG 6.3365.6.764 (char_cntrl 0 1(char_cntrl 0 1))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../char_cntrl.v\ VERILOG (\./../../char_cntrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 5b0f5b58010c0e4c5a0d1d01095d0e5c5f5c595d08)
	(_ent
		(_time 1492044488000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDLE ~vector~0 0 11 \1'b0\ (_ent -1 (_cnst \1'b0\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE ~vector~1 0 11 \1'b1\ (_ent -1 (_cnst \1'b1\))))
		(_port (_int in ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk ~wire 0 4 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int out ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[8:0]reg~ 0 13 (_array ~reg ((_dto i 8 i 0)))))
		(_sig (_int counter ~[8:0]reg~ 0 13 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int state ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~reg 0 14 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(4)(3))(_read(1)(2)(5)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_COMBO@ (_arch 1 0 33 (_prcs 1(_trgt(6))(_read)(_sens(5)(4)(0))
				(_need_init)
			)))
			(@ALWAYS#FSM_SEQ@ (_arch 2 0 52 (_prcs 2(_trgt(5))(_sens(1)(2)(6))(_dssslclk(1))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit FSM_COMBO begin 0 34)
		(_unit FSM_SEQ begin 0 53)
	)
	(_model . char_cntrl 4 -1)

)
I 000053 55 4297          1492044491200 beam_forming
(_unit VERILOG 6.3365.6.764 (beam_forming 0 1(beam_forming 0 1))
	(_version vd0)
	(_time 1492044488733 2017.04.12 19:48:08)
	(_source (\./../../beamforming.v\ VERILOG (\./../../beamforming.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 7a2e7b7b2e2d2f6c2e7e2c7c6c207d7d787c2e7c737c2f)
	(_ent
		(_time 1492044488000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \30\ (_ent -1 (_cnst \30\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  3)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 6 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size*3]~ 0 20 (_array ~reg ((_range  4)(_dto i 15 i 0)))))
		(_sig (_int left_data_storage ~[15:0]reg~[0:window_size*3]~ 0 20 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int right_data_storage ~[15:0]reg~[0:window_size*3]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 22 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 22 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[6:0]reg~ 0 23 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int full ~reg 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~ 0 25 (_array ~reg ((_dto i 21 i 0)))))
		(_sig (_int min_diff ~[21:0]reg~ 0 25 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~[0:59]~ 0 26 (_array ~reg ((_to i 0 i 59)(_dto i 21 i 0)))))
		(_sig (_int current_diff ~[21:0]reg~[0:59]~ 0 26 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int j ~integer~S 0 27 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int shift_index_counter ~integer~S 0 28 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int final_index ~integer~S 0 29 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int diff_done ~integer~S 0 30 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[7:0]reg~[0:window_size*2]~ 0 32 (_array ~reg ((_range  5)(_dto i 7 i 0)))))
		(_sig (_int phase_diff_LUT ~[7:0]reg~[0:window_size*2]~ 0 32 (_arch (_uni ))) (_reg memory )(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#33_0@ (_arch 0 0 33 (_prcs 0(_trgt(17(0))(17(1))(17(2))(17(3))(17(4))(17(5))(17(6))(17(7))(17(8))(17(9))(17(10))(17(11))(17(12))(17(13))(17(14))(17(15))(17(16))(17(17))(17(18))(17(19))(17(20))(17(21))(17(22))(17(23))(17(24))(17(25))(17(26))(17(27))(17(28))(17(29))(17(30))(17(31))(17(32))(17(33))(17(34))(17(35))(17(36))(17(37))(17(38))(17(39))(17(40))(17(41))(17(42))(17(43))(17(44))(17(45))(17(46))(17(47))(17(48))(17(49))(17(50))(17(51))(17(52))(17(53))(17(54))(17(55))(17(56))(17(57))(17(58))(17(59))(17(60))(9)(11)(14)(12(0))(12(1))(12(2))(12(3))(12(4))(12(5))(12(6))(12(7))(12(8))(12(9))(12(10))(12(11))(12(12))(12(13))(12(14))(12(15))(12(16))(12(17))(12(18))(12(19))(12(20))(12(21))(12(22))(12(23))(12(24))(12(25))(12(26))(12(27))(12(28))(12(29))(12(30))(12(31))(12(32))(12(33))(12(34))(12(35))(12(36))(12(37))(12(38))(12(39))(12(40))(12(41))(12(42))(12(43))(12(44))(12(45))(12(46))(12(47))(12(48))(12(49))(12(50))(12(51))(12(52))(12(53))(12(54))(12(55))(12(56))(12(57))(12(58))(12(59))(16)(13))
			)))
			(@ALWAYS#161,164,197,216,234_1@ (_arch 1 0 161 (_prcs 1(_trgt(4)(9)(5)(10)(11)(16)(8)(6)(7)(14)(13)(12)(15))(_read(0)(3)(17)(15)(8)(9)(2)(1)(10)(16)(14)(13)(6)(7)(12)(11))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_model . beam_forming 10 -1)

)
I 000053 55 1861          1492044549716 Start_Behave
(_unit VHDL (start_generator 0 54(start_behave 0 64))
	(_version vd0)
	(_time 1492044549717 2017.04.12 19:49:09)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 74227674742321637227602d737273727172217271)
	(_ent
		(_time 1492043708291)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int Start_Enable -1 0 57(_ent(_in))))
		(_port (_int SCL -2 0 58(_ent(_in))))
		(_port (_int SDA -2 0 59(_ent(_in))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Gen_State 0 0 66(_arch(_uni))))
		(_sig (_int Next_Start_Gen_State 0 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 68(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Gen_State 1 0 68(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_1 2 0 69(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_2 3 0 70(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_3 4 0 71(_arch(_string \"11"\))))
		(_prcs
			(I2C_Start_Gen_States(_arch 0 0 76(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Start_Gen_State_Machine(_arch 1 0 85(_prcs (_simple)(_trgt(7)(5))(_sens(6)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Behave 2 -1)
)
I 000057 55 1625          1492044549731 Start_Det_Behave
(_unit VHDL (start_detect 0 138(start_det_behave 0 147))
	(_version vd0)
	(_time 1492044549732 2017.04.12 19:49:09)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 84d2868b84d3d193828490dd838280828183808281)
	(_ent
		(_time 1492043708311)
	)
	(_object
		(_port (_int MPU_CLK -1 0 139(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 140(_ent(_in)(_event))))
		(_port (_int SCL -2 0 141(_ent(_in)(_event))))
		(_port (_int SDA -2 0 142(_ent(_in)(_event))))
		(_port (_int Start_Det -1 0 143(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 149(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Det_State 0 0 149(_arch(_uni)(_event))))
		(_sig (_int Next_Start_Det_State 0 0 150(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 151(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Det_State 1 0 151(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 152(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Det_State_1 2 0 152(_arch(_string \"01"\))))
		(_prcs
			(I2C_Start_Det_States(_arch 0 0 156(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Start_Det_Reg(_arch 1 0 165(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Start_Det_State_Machine(_arch 2 0 182(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Det_Behave 3 -1)
)
I 000052 55 1867          1492044549737 Stop_Behave
(_unit VHDL (stop_generator 0 213(stop_behave 0 223))
	(_version vd0)
	(_time 1492044549738 2017.04.12 19:49:09)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 84d2868b84d3869380d5c2ded2828182d182818386)
	(_ent
		(_time 1492043708318)
	)
	(_object
		(_port (_int MPU_CLK -1 0 214(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 215(_ent(_in)(_event))))
		(_port (_int Stop_Enable -1 0 216(_ent(_in))))
		(_port (_int SCL -2 0 217(_ent(_in))))
		(_port (_int SDA -2 0 218(_ent(_in))))
		(_port (_int SDA_EN3 -1 0 219(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 225(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Gen_State 0 0 225(_arch(_uni))))
		(_sig (_int Next_Stop_Gen_State 0 0 226(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 227(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Gen_State 1 0 227(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 228(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_1 2 0 228(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 229(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_2 3 0 229(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 230(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_3 4 0 230(_arch(_string \"11"\))))
		(_prcs
			(I2C_Stop_Gen_States(_arch 0 0 234(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Stop_Gen_State_Machine(_arch 1 0 244(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Behave 2 -1)
)
I 000056 55 1614          1492044549745 Stop_Det_Behave
(_unit VHDL (stop_detect 0 297(stop_det_behave 0 306))
	(_version vd0)
	(_time 1492044549746 2017.04.12 19:49:09)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 93c5919d94c491849791d5c9c69596949795969590)
	(_ent
		(_time 1492043708324)
	)
	(_object
		(_port (_int MPU_CLK -1 0 298(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 299(_ent(_in)(_event))))
		(_port (_int SCL -2 0 300(_ent(_in)(_event))))
		(_port (_int SDA -2 0 301(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 302(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 308(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Det_State 0 0 308(_arch(_uni)(_event))))
		(_sig (_int Next_Stop_Det_State 0 0 309(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 310(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Det_State 1 0 310(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 311(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Det_State_1 2 0 311(_arch(_string \"01"\))))
		(_prcs
			(I2C_Stop_Det_States(_arch 0 0 315(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Stop_Det_Reg(_arch 1 0 324(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Stop_Det_State_Machine(_arch 2 0 341(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Det_Behave 3 -1)
)
I 000051 55 1504          1492044549820 Int_Behave
(_unit VHDL (int_ctrl_block 0 52(int_behave 0 66))
	(_version vd0)
	(_time 1492044549821 2017.04.12 19:49:09)
	(_source (\./../../i2c_int_blk.vhd\))
	(_parameters tan)
	(_code e1b6e9b2b5b7b1f4b5b3f2bab4e6e3e7b2e4b7e7e3)
	(_ent
		(_time 1492043708585)
	)
	(_object
		(_port (_int MPU_CLK -1 0 53(_ent(_in)(_event))))
		(_port (_int RST_L -1 0 54(_ent(_in))))
		(_port (_int abort -1 0 55(_ent(_in))))
		(_port (_int Trans_IE -1 0 56(_ent(_in))))
		(_port (_int Recieve_IE -1 0 57(_ent(_in))))
		(_port (_int I2C_RW -1 0 58(_ent(_in))))
		(_port (_int Trans_Buffer_Empty -1 0 59(_ent(_in))))
		(_port (_int Recieve_Buffer_Full -1 0 60(_ent(_in))))
		(_port (_int Iack -1 0 61(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 62(_ent(_out))))
		(_port (_int INTR_L -1 0 63(_ent(_out))))
		(_sig (_int tbe_en -1 0 67(_arch(_uni)(_event))))
		(_sig (_int rbf_en -1 0 68(_arch(_uni)(_event))))
		(_sig (_int reset -1 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment (_trgt(11))(_sens(3)(5)(6)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(12))(_sens(4)(5)(7)))))
			(line__73(_arch 2 0 73(_assignment (_trgt(13))(_sens(1)(2)))))
			(line__75(_arch 3 0 75(_prcs (_trgt(9)(10))(_sens(11)(12)(13)(0)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Int_Behave 4 -1)
)
I 000052 55 2036          1492044549859 Arch_Behave
(_unit VHDL (arbitrator 0 54(arch_behave 0 67))
	(_version vd0)
	(_time 1492044549860 2017.04.12 19:49:09)
	(_source (\./../../i2c_arb_blk.vhd\))
	(_parameters tan)
	(_code 01560206025657170d07155a520700060507570603)
	(_ent
		(_time 1492043708858)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int SCL -2 0 57(_ent(_in))))
		(_port (_int SDA -2 0 58(_ent(_in)(_event))))
		(_port (_int SDA_EN1 -1 0 59(_ent(_in)(_event))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_in)(_event))))
		(_port (_int SDA_EN3 -1 0 61(_ent(_in)(_event))))
		(_port (_int WCS_Ack -1 0 62(_ent(_in)(_event))))
		(_port (_int RCS_Ack -1 0 63(_ent(_in))))
		(_port (_int Lost_ARB -1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_State 0 0 68(_arch(_uni)(_event))))
		(_sig (_int Next_State 0 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle 1 0 70(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_1 2 0 71(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 72(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_2 3 0 72(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 73(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_3 4 0 73(_arch(_string \"11"\))))
		(_prcs
			(I2C_Arb_States(_arch 0 0 78(_prcs (_trgt(10))(_sens(0)(1)(11))(_dssslsensitivity 2))))
			(I2C_Arb_Register(_arch 1 0 87(_prcs (_trgt(9))(_sens(0)(1)(3)(4)(5)(6)(7)(10)(8))(_dssslsensitivity 8))))
			(I2C_Arb_Logic(_arch 2 0 107(_prcs (_simple)(_trgt(11))(_sens(2)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Arch_Behave 3 -1)
)
I 000053 55 3058          1492044549891 Count_Behave
(_unit VHDL (counter_block 0 57(count_behave 0 71))
	(_version vd0)
	(_time 1492044549892 2017.04.12 19:49:09)
	(_source (\./../../i2c_cnt_blk.vhd\))
	(_parameters tan)
	(_code 20772124767671362476347a742722257626222673)
	(_ent
		(_time 1492043709145)
	)
	(_object
		(_port (_int MPU_CLK -1 0 58(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 59(_ent(_in))))
		(_port (_int SCL -2 0 60(_ent(_in)(_event))))
		(_port (_int Abort -1 0 61(_ent(_in))))
		(_port (_int Byte_Cnt_EN -1 0 62(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_EN -1 0 63(_ent(_in)(_event))))
		(_port (_int go -1 0 64(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 65(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Byte_Count_Reg 0 0 65(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 66(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 1 0 66(_ent(_out))))
		(_port (_int Bit_Cnt_Flag -1 0 67(_ent(_out))))
		(_port (_int Byte_Cnt_Flag -1 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Bit_Counter 2 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Byte_Counter 3 0 73(_arch(_uni)(_event))))
		(_sig (_int Current_Bit_State -1 0 74(_arch(_uni)(_event))))
		(_sig (_int Next_Bit_State -1 0 75(_arch(_uni))))
		(_cnst (_int Idle_Bit_State -1 0 76(_arch((i 2)))))
		(_cnst (_int Count_Bit_State -1 0 77(_arch((i 3)))))
		(_sig (_int Current_Byte_State -1 0 78(_arch(_uni)(_event))))
		(_sig (_int Next_Byte_State -1 0 79(_arch(_uni))))
		(_cnst (_int Idle_Byte_State -1 0 80(_arch((i 2)))))
		(_cnst (_int Count_Byte_State -1 0 81(_arch((i 3)))))
		(_sig (_int reset -1 0 82(_arch(_uni)(_event))))
		(_sig (_int Byte_Cmpr -1 0 84(_arch(_uni)(_event))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment (_alias((Bit_Count)(Bit_Counter)))(_trgt(8))(_sens(11)))))
			(line__89(_arch 1 0 89(_assignment (_trgt(17))(_sens(1)(3)(6)))))
			(Bit_Count_States(_arch 2 0 91(_prcs (_trgt(13))(_sens(0)(17)(14))(_dssslsensitivity 2))))
			(Bit_Countp(_arch 3 0 100(_prcs (_trgt(9)(11))(_sens(0)(2)(5)(13)(17)(11))(_dssslsensitivity 5))))
			(Bit_Count_State_Machine(_arch 4 0 121(_prcs (_simple)(_trgt(14))(_sens(2)(5)(13)))))
			(Byte_Count_States(_arch 5 0 148(_prcs (_trgt(15))(_sens(0)(17)(16))(_dssslsensitivity 2))))
			(Byte_Countp(_arch 6 0 157(_prcs (_trgt(10)(12))(_sens(0)(2)(4)(15)(17)(18)(12))(_dssslsensitivity 6))))
			(Byte_Comparitor(_arch 7 0 182(_prcs (_trgt(18))(_sens(0)(7)(12)(17)))))
			(Byte_Count_State_Machine(_arch 8 0 195(_prcs (_simple)(_trgt(16))(_sens(2)(4)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197379)
		(33686018 33686018)
	)
	(_model . Count_Behave 9 -1)
)
I 000055 55 1460          1492044549922 Clk_Gen_Behave
(_unit VHDL (i2c_clock_generator 0 54(clk_gen_behave 0 67))
	(_version vd0)
	(_time 1492044549923 2017.04.12 19:49:09)
	(_source (\./../../i2c_clk_blk.vhd\))
	(_parameters tan)
	(_code 3f68343f6b68682a6a3e2c653d3969393c396d3a69)
	(_ent
		(_time 1492043709415)
	)
	(_object
		(_gen (_int cnt_f_hi -1 0 55 \105\ (_ent((i 105)))))
		(_gen (_int cnt_s_hi -1 0 56 \417\ (_ent((i 417)))))
		(_gen (_int cnt_f_lo -1 0 57 \209\ (_ent gms((i 209)))))
		(_gen (_int cnt_s_lo -1 0 58 \834\ (_ent gms((i 834)))))
		(_port (_int MPU_CLK -2 0 59(_ent(_in)(_event))))
		(_port (_int Rst_L -2 0 60(_ent(_in))))
		(_port (_int Mode -2 0 61(_ent(_in)(_event))))
		(_port (_int Abort -2 0 62(_ent(_in))))
		(_port (_int SCL_CK -2 0 63(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~834~13 0 68(_scalar (_to i 0 i 834))))
		(_sig (_int count 0 0 68(_arch(_uni))))
		(_sig (_int reset -2 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(6))(_sens(1)(3)))))
			(counter(_arch 1 0 74(_prcs (_trgt(5))(_sens(0)(2)(6)(5))(_dssslsensitivity 3))))
			(std_fast(_arch 2 0 89(_prcs (_simple)(_trgt(4))(_sens(0)(2)(5)(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . Clk_Gen_Behave 3 -1)
)
I 000053 55 1056          1492044549945 Synch_Behave
(_unit VHDL (synch_block 0 62(synch_behave 0 71))
	(_version vd0)
	(_time 1492044549946 2017.04.12 19:49:09)
	(_source (\./../../i2c_sync_blk.vhd\))
	(_parameters tan)
	(_code 4f194e4c10184e594e4d571648494d491c4919494c)
	(_ent
		(_time 1492043709587)
	)
	(_object
		(_port (_int MPU_CLK -1 0 63(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 64(_ent(_in)(_event))))
		(_port (_int SCL -2 0 65(_ent(_in)(_event))))
		(_port (_int SDA -2 0 66(_ent(_in)(_event))))
		(_port (_int SCL_synch -2 0 67(_ent(_out))))
		(_port (_int SDA_synch -2 0 68(_ent(_out))))
		(_sig (_int t1 -2 0 72(_arch(_uni))))
		(_sig (_int t2 -2 0 73(_arch(_uni))))
		(_prcs
			(Sync(_arch 0 0 79(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Synch_Behave 1 -1)
)
I 000056 55 8790          1492044549987 I2C_Main_Behave
(_unit VHDL (i2c_main 0 56(i2c_main_behave 0 90))
	(_version vd0)
	(_time 1492044549988 2017.04.12 19:49:09)
	(_source (\./../../i2c_main_blk.vhd\))
	(_parameters tan)
	(_code 7e29757a2929296b287a28786f2426782b78777d7c787d)
	(_ent
		(_time 1492043709789)
	)
	(_object
		(_port (_int MPU_CLK -1 0 57(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 58(_ent(_in))))
		(_port (_int SCL -2 0 59(_ent(_in)(_event))))
		(_port (_int SDA -2 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 61(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 0 0 61(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_Flag -1 0 62(_ent(_in)(_event))))
		(_port (_int Byte_Cnt_Flag -1 0 63(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 64(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Trans_Buffer 1 0 64(_ent(_in))))
		(_port (_int Low_Address_Reg 1 0 65(_ent(_in))))
		(_port (_int Lost_Arb -1 0 66(_ent(_in))))
		(_port (_int Start_Det -1 0 67(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 68(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 69(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Command_Reg 2 0 69(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 72(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Status_Reg 3 0 72(_ent(_out))))
		(_port (_int Read_Buffer 1 0 76(_ent(_out))))
		(_port (_int Bit_Cnt_EN -1 0 77(_ent(_out))))
		(_port (_int Byte_Cnt_EN -1 0 78(_ent(_out))))
		(_port (_int Start_EN -1 0 79(_ent(_out))))
		(_port (_int Stop_EN -1 0 80(_ent(_out))))
		(_port (_int SDA_EN1 -1 0 81(_ent(_out))))
		(_port (_int TBE_Set -1 0 82(_ent(_out))))
		(_port (_int RBF_Set -1 0 83(_ent(_out))))
		(_port (_int Go_Clear -1 0 84(_ent(_out))))
		(_port (_int WCS_Ack -1 0 85(_ent(_out))))
		(_port (_int RCS_Ack -1 0 86(_ent(_out))))
		(_sig (_int go -1 0 91(_arch(_uni)(_event))))
		(_sig (_int abort -1 0 92(_arch(_uni))))
		(_sig (_int I2C_Bus_Busy -1 0 93(_arch(_uni))))
		(_sig (_int Error -1 0 94(_arch(_uni))))
		(_sig (_int Abort_Ack -1 0 95(_arch(_uni))))
		(_sig (_int Done -1 0 96(_arch(_uni))))
		(_sig (_int Reset -1 0 97(_arch(_uni)(_event))))
		(_sig (_int I2C_RW_Bit -1 0 99(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 100(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Read_SR 4 0 100(_arch(_uni))))
		(_sig (_int Trans_Buffer_SR 4 0 101(_arch(_uni))))
		(_sig (_int Value -1 0 103(_arch(_uni)(_event))))
		(_sig (_int det_low -1 0 105(_arch(_uni)(_event))))
		(_sig (_int det_high -1 0 106(_arch(_uni)(_event))))
		(_sig (_int MCS_Write_Flag -1 0 107(_arch(_uni))))
		(_sig (_int MCS_Read_Flag -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 109(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int load 5 0 109(_arch(_uni)(_event))))
		(_sig (_int shift -1 0 110(_arch(_uni)(_event))))
		(_sig (_int bit_cnt2 -1 0 111(_arch(_uni)(_event))))
		(_sig (_int b0 -1 0 114(_arch(_uni))))
		(_sig (_int b1 -1 0 115(_arch(_uni))))
		(_sig (_int s -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 120(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int MCS 6 0 120(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 121(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Idle_State 7 0 121(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 122(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Start_EN_State 8 0 122(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 123(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_Slv_Addr_State 9 0 123(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 124(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Write_State 10 0 124(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 125(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Read_State 11 0 125(_arch(_string \"10000"\))))
		(_sig (_int WCS 6 0 129(_arch(_uni)(_event))))
		(_sig (_int Next_WCS 6 0 130(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 131(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_State 12 0 131(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 132(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Write_State 13 0 132(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 133(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Ack_Write_State 14 0 133(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 134(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Ack_Write_State 15 0 134(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 135(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Error_Write_State 16 0 135(_arch(_string \"10000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 139(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int RCS 17 0 139(_arch(_uni)(_event))))
		(_sig (_int Next_RCS 17 0 140(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 141(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Read_State 18 0 141(_arch(_string \"000001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 142(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Read_State 19 0 142(_arch(_string \"000010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 143(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State 20 0 143(_arch(_string \"000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1328 0 144(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State2 21 0 144(_arch(_string \"001000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 145(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Ack_Read_State 22 0 145(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 146(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Error_Read_State 23 0 146(_arch(_string \"100000"\))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_alias((go)(Command_Reg(1))))(_simpleassign BUF)(_trgt(25))(_sens(12(1))))))
			(line__150(_arch 1 0 150(_assignment (_alias((abort)(Command_Reg(0))))(_simpleassign BUF)(_trgt(26))(_sens(12(0))))))
			(line__151(_arch 2 0 151(_assignment (_alias((I2C_RW_Bit)(Low_Address_Reg(0))))(_simpleassign BUF)(_trgt(32))(_sens(8(0))))))
			(line__153(_arch 3 0 153(_assignment (_alias((WCS_Ack)(WCS(3))))(_simpleassign BUF)(_trgt(23))(_sens(47(3))))))
			(line__154(_arch 4 0 154(_assignment (_alias((RCS_Ack)(RCS(4))))(_simpleassign BUF)(_trgt(24))(_sens(49(4))))))
			(line__156(_arch 5 0 156(_assignment (_alias((Status_Reg)(I2C_Bus_Busy)(Error)(Abort_Ack)(Done)))(_trgt(13))(_sens(27)(28)(29)(30)))))
			(line__158(_arch 6 0 158(_assignment (_trgt(31))(_sens(1)(26)))))
			(line__160(_arch 7 0 160(_assignment (_trgt(39))(_sens(32)(46(4))))))
			(line__162(_arch 8 0 162(_assignment (_trgt(38))(_sens(32)(46(3))(46(2))))))
			(output_proc(_arch 9 0 164(_prcs (_trgt(14)(15)(16)(17)(18)(20)(21)(22)(27)(28)(29)(30)(42)(43)(44)(45))(_sens(0)(10)(11)(31)(32)(36)(42)(46)(47)(4)(5)(6)(26)(27)(33)(38)(39)(43)(44)(45)(49(2))(49(0))(49(4))(49(5)))(_dssslsensitivity 9))))
			(I2C_Det(_arch 10 0 281(_prcs (_trgt(36)(37))(_sens(0)(2)(31)))))
			(I2C_Load_SR_Process(_arch 11 0 303(_prcs (_trgt(34(d_7_0))(34)(35))(_sens(0)(31)(40)(41)(7(7))(7(d_6_0))(8(7))(8(d_6_0))(34(7))(34(d_6_0))(34(d_7_0))(35))(_dssslsensitivity 4))))
			(I2C_drive_sda_Process(_arch 12 0 334(_prcs (_trgt(19))(_sens(0)(5)(31)(35)(46(0))(46(1))(47(2))(47(3))(47(4))(36)(49(4)))(_dssslsensitivity 9))))
			(I2C_Write_Process(_arch 13 0 357(_prcs (_simple)(_trgt(40)(41))(_sens(0)(4)(31)(36)(46(3))(46(2))(47(0)))(_read(40)))))
			(I2C_Read_Process(_arch 14 0 384(_prcs (_trgt(33))(_sens(0)(3)(4)(31)(37)(49)(33)(46(4)))(_dssslsensitivity 6))))
			(I2C_WSM(_arch 15 0 410(_prcs (_trgt(47))(_sens(0)(31)(48)))))
			(I2C_WSM_Process(_arch 16 0 419(_prcs (_simple)(_trgt(48))(_sens(3)(5)(9)(36)(37)(38)(47)))))
			(I2C_RSM(_arch 17 0 469(_prcs (_trgt(49))(_sens(0)(31)(50)))))
			(I2C_RSM_Process(_arch 18 0 478(_prcs (_simple)(_trgt(50))(_sens(3)(5)(9)(36)(37)(39)(49)))))
			(I2C_MSM_Process(_arch 19 0 539(_prcs (_trgt(46))(_sens(0)(2)(6)(10)(25)(31)(32)(46)(27)(47(3)))(_dssslsensitivity 8))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_part (46(0))(46(1))(47(2))(47(3))(47(4))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018)
		(197122)
		(770)
		(515)
		(771)
		(131586)
		(33686018 131586)
	)
	(_model . I2C_Main_Behave 20 -1)
)
I 000058 55 5338          1492044550047 MPU_to_I2C_Behave
(_unit VHDL (mpu_to_i2c 0 55(mpu_to_i2c_behave 0 83))
	(_version vd0)
	(_time 1492044550048 2017.04.12 19:49:10)
	(_source (\./../../i2c_mpu_blk.vhd\))
	(_parameters tan)
	(_code bcebeae9efeaeda9b9bfa8e6bbb9eabab5bfbebabf)
	(_ent
		(_time 1492043709997)
	)
	(_object
		(_port (_int MPU_CLK -1 0 56(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 57(_ent(_in)(_event))))
		(_port (_int CS_L -1 0 58(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 59(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Addr_Bits 0 0 59(_ent(_in)(_event))))
		(_port (_int RW_L -1 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 61(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Read_Buffer 1 0 61(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 62(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Status_Reg 2 0 62(_ent(_in))))
		(_port (_int TBE_Set -1 0 66(_ent(_in)(_event))))
		(_port (_int RBF_Set -1 0 67(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 68(_ent(_in)(_event))))
		(_port (_int Go_Clear -1 0 69(_ent(_in)(_event))))
		(_port (_int Low_Address_Reg 1 0 70(_ent(_out))))
		(_port (_int Upper_Address_Reg 0 0 71(_ent(_out))))
		(_port (_int Byte_Count_Reg 1 0 72(_ent(_out))))
		(_port (_int Command_Reg 1 0 73(_ent(_out))))
		(_port (_int Trans_Buffer 1 0 76(_ent(_out))))
		(_port (_int Trans_Buffer_Empty -1 0 77(_ent(_out))))
		(_port (_int Read_Buffer_Full -1 0 78(_ent(_out))))
		(_port (_int Iack -1 0 79(_ent(_out))))
		(_port (_int DATA 1 0 80(_ent(_inout)(_event))))
		(_sig (_int tbe -1 0 84(_arch(_uni))))
		(_sig (_int rbf -1 0 85(_arch(_uni))))
		(_sig (_int write_pulse -1 0 87(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ns 3 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int transb 4 0 90(_arch(_uni))))
		(_sig (_int laddr 4 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 92(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int upaddr 5 0 92(_arch(_uni))))
		(_sig (_int bcnt 4 0 93(_arch(_uni))))
		(_sig (_int cmd 4 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 96(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int write 6 0 96(_arch(_string \"000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 97(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int low_addr 7 0 97(_arch(_string \"001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 98(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int up_addr 8 0 98(_arch(_string \"010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 99(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int command 9 0 99(_arch(_string \"100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 100(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int byte_cnt 10 0 100(_arch(_string \"101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 101(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int iack_st 11 0 101(_arch(_string \"110"\))))
		(_sig (_int temp_data 4 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1315 0 171(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int idle 12 0 171(_prcs 10(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1317 0 172(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int one 13 0 172(_prcs 10(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1319 0 173(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int two 14 0 173(_prcs 10(_string \"10"\))))
		(_prcs
			(line__108(_arch 0 0 108(_assignment (_alias((Trans_Buffer_Empty)(tbe)))(_simpleassign BUF)(_trgt(16))(_sens(20)))))
			(line__109(_arch 1 0 109(_assignment (_alias((Read_Buffer_Full)(rbf)))(_simpleassign BUF)(_trgt(17))(_sens(21)))))
			(line__110(_arch 2 0 110(_assignment (_trgt(19))(_sens(29)(2)(4)))))
			(line__111(_arch 3 0 111(_assignment (_alias((Trans_Buffer)(transb)))(_trgt(15))(_sens(24)))))
			(line__112(_arch 4 0 112(_assignment (_alias((Low_Address_Reg)(laddr)))(_trgt(11))(_sens(25)))))
			(line__113(_arch 5 0 113(_assignment (_alias((Upper_Address_Reg)(upaddr)))(_trgt(12))(_sens(26)))))
			(line__114(_arch 6 0 114(_assignment (_alias((Command_Reg)(cmd)))(_trgt(14))(_sens(28)))))
			(line__115(_arch 7 0 115(_assignment (_alias((Byte_Count_Reg)(bcnt)))(_trgt(13))(_sens(27)))))
			(tdata(_arch 8 0 117(_prcs (_simple)(_trgt(29))(_sens(20)(21)(3(2))(5)(6)))))
			(MPU(_arch 9 0 127(_prcs (_trgt(24)(25)(26)(27)(28(7))(28))(_sens(22)(0)(1)(3)(10)(19)(24)(25)(26)(27)(28))(_dssslsensitivity 6))))
			(pulse_write(_arch 10 0 169(_prcs (_trgt(22)(23))(_sens(0)(1)(2)(4)(23))(_dssslsensitivity 4))))
			(iack_set(_arch 11 0 208(_prcs (_trgt(18))(_sens(0)(1)(9)(2)(3)(4))(_dssslsensitivity 3))))
			(trans_buf_empty(_arch 12 0 221(_prcs (_trgt(20))(_sens(0)(1)(7)(2)(3)(4))(_dssslsensitivity 3))))
			(read_buf_full(_arch 13 0 234(_prcs (_trgt(21))(_sens(0)(1)(8)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036)
		(2)
		(131586)
		(33686018 33686018)
		(131843)
	)
	(_model . MPU_to_I2C_Behave 14 -1)
)
I 000062 55 344           1492044551301 $root 0000000000557 3
™U    ™U  @  -  ¨Áæì®˝eiàù}m˚Èª˘A!è|Óe∫ük†có,∑≥"@`Ãﬂ÷ÿÖ¡PΩP—£g±º≈¢“∑éHI$˜D€f.;æÅ˜Dåäb˘˛7Eå’ÙàyG˘ÓMp:"u
û+ô:1lfÄ∫=oøüvêY·8œ≤‡bé3#≥}YGé1Ï‹j4sìò icW º5◊ˇÏÂ˚iKpÂÖâú‡æ®≠A∆íﬁ`-§;éÀ¢´H i∞0sª£Œwıµ“◊ÚNr Rò∞Iõ)M˙§»ô±ä0Ëã·Öµ!F©¢‘P•%ÅèËÏ[˙ óü«\Ñ⁄™EÊö)wÚ
à_ÈU}ê/’(: ùx≤: ¸)9¡ËÄ^Ò?·"lQˇ∆¡ˇIÿ>ï•gËÚ%`mÍ–Ò8ÇÖ’LU™U™I 000048 55 10339         1492044551306 I2C_Top
(_unit VERILOG 6.3365.6.764 (I2C_Top 0 55(I2C_Top 0 55))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../i2c_top.v\ VERILOG (\./../../i2c_top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_code 3d68313d6b686a286b39386f7b666c39343e3f393e386b)
	(_ent
		(_time 1492044550000)
	)
	(_parameters        accs         )
	(_object
		(_port (_int SDA ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int Clock ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset_L ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CS_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RW_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int INTR_L ~wire 0 58 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int A0 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A1 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A2 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 60 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int DATA ~[7:0]wire~ 0 60 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int Start_Enable ~wire 0 78 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Enable ~wire 0 79 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Start_Det_Bit ~wire 0 80 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Det_Bit ~wire 0 81 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1 ~wire 0 83 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_2 ~wire 0 84 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_3 ~wire 0 85 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1_out ~wire 0 87 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_2_out ~wire 0 88 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_3_out ~wire 0 89 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SCL_CK ~wire 0 91 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL_synch ~wire 0 93 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_synch ~wire 0 94 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[2:0]wire~ 0 95 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int Bit_Count ~[2:0]wire~ 0 95 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Enable ~wire 0 96 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Enable ~wire 0 97 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Flag ~wire 0 98 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Flag ~wire 0 99 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buf_Empty_Set ~wire 0 100 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buf_Full_Set ~wire 0 101 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Iack_Clear ~wire 0 102 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Go_Clear ~wire 0 103 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer_Empty ~wire 0 104 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer_Full ~wire 0 105 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int abits ~[2:0]wire~ 0 106 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA1 ~wire 0 108 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL1 ~wire 0 109 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wcsack ~wire 0 110 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rcsack ~wire 0 111 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Command_Reg ~[7:0]wire~ 0 113 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Status_Reg ~[7:0]wire~ 0 116 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer ~[7:0]wire~ 0 121 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer ~[7:0]wire~ 0 122 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Low_Address_Reg ~[7:0]wire~ 0 123 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Reg ~[7:0]wire~ 0 125 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_GO ~wire 0 128 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort ~wire 0 129 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Iack ~wire 0 130 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Mode ~wire 0 131 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Addr_Size ~wire 0 132 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int I2C_Recieve_IE ~wire 0 133 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Trans_IE ~wire 0 134 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Bus_Busy ~wire 0 137 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort_Ack ~wire 0 138 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Error ~wire 0 139 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Lost_Arb ~wire 0 140 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Done ~wire 0 141 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_RW_Bit ~wire 0 144 (_arch (_uni)))(_net)(_flags1))
		(_sig (_virtual \3 \ 0 223 (_uni ((41(d_7_5))(41(3))))))
		(_sig (_virtual \2 \ 0 220 (_uni ((46)(47)))))
		(_sig (_virtual \1 \ 0 187 (_uni ((53)(55)(54)(56)(57)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#151_0@ (_arch 0 0 151 (_prcs 0(_simple)(_trgt(46))(_sens(40(7)))
			)))
			(@ASSIGN#152_1@ (_arch 1 0 152 (_prcs 1(_simple)(_trgt(47))(_sens(40(6)))
			)))
			(@ASSIGN#153_2@ (_arch 2 0 153 (_prcs 2(_simple)(_trgt(49))(_sens(40(4)))
			)))
			(@ASSIGN#154_3@ (_arch 3 0 154 (_prcs 3(_simple)(_trgt(50))(_sens(40(2)))
			)))
			(@ASSIGN#155_4@ (_arch 4 0 155 (_prcs 4(_simple)(_trgt(52))(_sens(40(1)))
			)))
			(@ASSIGN#156_5@ (_arch 5 0 156 (_prcs 5(_simple)(_trgt(51))(_sens(40(0)))
			)))
			(@ASSIGN#157_6@ (_arch 6 0 157 (_prcs 6(_simple)(_trgt(58))(_sens(44(0)))
			)))
			(@ASSIGN#160_7@ (_arch 7 0 160 (_prcs 7(_simple)(_trgt(53))(_sens(41(7)))
			)))
			(@ASSIGN#161_8@ (_arch 8 0 161 (_prcs 8(_simple)(_trgt(54))(_sens(41(6)))
			)))
			(@ASSIGN#162_9@ (_arch 9 0 162 (_prcs 9(_simple)(_trgt(55))(_sens(41(5)))
			)))
			(@ASSIGN#163_10@ (_arch 10 0 163 (_prcs 10(_simple)(_trgt(56))(_sens(41(4)))
			)))
			(@ASSIGN#164_11@ (_arch 11 0 164 (_prcs 11(_simple)(_trgt(57))(_sens(41(3)))
			)))
			(@ASSIGN#167_12@ (_arch 12 0 167 (_prcs 12(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#168_13@ (_arch 13 0 168 (_prcs 13(_simple)(_trgt(37))(_sens(1))
			)))
			(@ASSIGN#174_14@ (_arch 14 0 174 (_prcs 14(_simple)(_trgt(1))(_sens(21))
			)))
			(@ASSIGN#176_15@ (_arch 15 0 176 (_prcs 15(_simple)(_trgt(0))(_sens(15)(16)(17))
			)))
			(@ASSIGN#178_16@ (_arch 16 0 178 (_prcs 16(_simple)(_trgt(35))(_sens(9)(8)(7))
			)))
		)
	)
	
	
	(_scope
	)
	(_inst MPU_to_I2C_1 0 180 (_ent . MPU_to_I2C)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((CS_L) (CS_L))
			((Addr_Bits) (abits))
			((RW_L) (RW_L))
			((Read_Buffer) (Read_Buffer))
			((Status_Reg) (\1 \))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Iack_Clear) (Iack_Clear))
			((Go_Clear) (Go_Clear))
			((Low_Address_Reg) (Low_Address_Reg))
			((Upper_Address_Reg) (_open))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Command_Reg) (Command_Reg))
			((Trans_Buffer) (Trans_Buffer))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Read_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((DATA) (DATA))
		)
	)
	(_inst I2C_Main_1 0 207 (_ent . I2C_Main)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
			((Trans_Buffer) (Trans_Buffer))
			((Low_Address_Reg) (Low_Address_Reg))
			((Lost_Arb) (I2C_Lost_Arb))
			((Start_Det) (Start_Det_Bit))
			((Stop_Det) (Stop_Det_Bit))
			((Command_Reg) (\2 \))
			((Status_Reg) (\3 \))
			((Read_Buffer) (Read_Buffer))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Start_EN) (Start_Enable))
			((Stop_EN) (Stop_Enable))
			((SDA_EN1) (SDA_EN_1))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Go_Clear) (Go_Clear))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
		)
	)
	(_inst Synch_1 0 240 (_ent . Synch_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL1))
			((SDA) (SDA1))
			((SCL_synch) (SCL_synch))
			((SDA_synch) (SDA_synch))
		)
	)
	(_inst I2C_Clock_Gen_1 0 250 (_ent . I2C_Clock_Generator)
		(_gen
			((_cnst \7\))
			((_cnst \162\))
			((_cnst \14\))
			((_cnst \325\))
		)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Mode) (I2C_Mode))
			((Abort) (I2C_Abort))
			((SCL_CK) (SCL_CK))
		)
		(_delay (7.000000)(162.000000))
	)
	(_inst Counter_Blk_1 0 263 (_ent . Counter_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((Abort) (Command_Reg(6)))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Go) (I2C_GO))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
		)
	)
	(_inst Arb_1 0 277 (_ent . Arbitrator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN1) (SDA_EN_1))
			((SDA_EN2) (SDA_EN_2))
			((SDA_EN3) (SDA_EN_3))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
			((Lost_ARB) (Status_Reg(4)))
		)
	)
	(_inst Int_Ctrl_1 0 290 (_ent . Int_Ctrl_Block)
		(_port
			((MPU_CLK) (Clock))
			((RST_L) (Reset_L))
			((abort) (I2C_Abort))
			((Trans_IE) (I2C_Trans_IE))
			((Recieve_IE) (I2C_Recieve_IE))
			((I2C_RW) (I2C_RW_Bit))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Recieve_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((Iack_Clear) (Iack_Clear))
			((INTR_L) (INTR_L))
		)
	)
	(_inst Start_Gen_1 0 304 (_ent . Start_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Start_Enable) (Start_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN2) (SDA_EN_2))
		)
	)
	(_inst Start_Det_1 0 313 (_ent . Start_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Start_Det) (Start_Det_Bit))
		)
	)
	(_inst Stop_Gen_1 0 321 (_ent . Stop_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Stop_Enable) (Stop_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN3) (SDA_EN_3))
		)
	)
	(_inst Stop_Det_1 0 330 (_ent . Stop_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Stop_Det) (Stop_Det_Bit))
		)
	)
	(_model . I2C_Top 18 -1)

)
I 000053 55 4223          1492044551309 beamforming2
(_unit VERILOG 6.3365.6.764 (beamforming2 0 1(beamforming2 0 1))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../beamforming2.v\ VERILOG (\./../../beamforming2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 4c1b4b4e1a1b195a10185a164b4b4e4a184a454a19)
	(_ent
		(_time 1492044550000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 13 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 13 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 14 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 14 \30\ (_ent -1 (_cnst \30\))))
		(_type (_int ~vector~2 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int idle ~vector~2 0 15 \3'd000\ (_ent -1 (_cnst \3'd0\))))
		(_type (_int ~vector~3 0 16 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int fill ~vector~3 0 16 \3'd1\ (_ent -1 (_cnst \3'd1\))))
		(_type (_int ~vector~4 0 17 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_diff ~vector~4 0 17 \3'd2\ (_ent -1 (_cnst \3'd2\))))
		(_type (_int ~vector~5 0 18 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_add ~vector~5 0 18 \3'd3\ (_ent -1 (_cnst \3'd3\))))
		(_type (_int ~vector~6 0 19 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int done ~vector~6 0 19 \3'd4\ (_ent -1 (_cnst \3'd4\))))
		(_port (_int compute_clk ~wire 0 2 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  4)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trigger ~wire 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 7 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 8 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 8 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 9 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[1:0]reg~ 0 31 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int state ~[1:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~[1:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 32 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int index ~[5:0]reg~ 0 32 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:89]~ 0 34 (_array ~reg ((_to i 0 i 89)(_dto i 15 i 0)))))
		(_sig (_int right_data_storage ~[15:0]reg~[0:89]~ 0 34 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int left_data_storage ~[15:0]reg~[0:89]~ 0 35 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[30:0]reg~[0:29]~ 0 36 (_array ~reg ((_to i 0 i 29)(_dto i 30 i 0)))))
		(_sig (_int difference ~[30:0]reg~[0:29]~ 0 36 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[50:0]reg~ 0 37 (_array ~reg ((_dto i 50 i 0)))))
		(_sig (_int sum ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sum_temp ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 39 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int inner_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int inner_loop2 ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int outer_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int i ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int j ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#42_0@ (_arch 0 0 42 (_prcs 0(_trgt(9))(_read)(_sens(4)(8)(7))
				(_need_init)
			)))
			(@ALWAYS#64_1@ (_arch 1 0 64 (_prcs 1(_trgt(8))(_read(1)(5)(9))
				(_need_init)
			)))
			(@ALWAYS#74,102_2@ (_arch 2 0 74 (_prcs 2(_trgt(6)(19)(12)(11)(12(0))(11(0))(7)(10)(16)(18)(13)(14)(15)(17))(_read(1)(5)(8)(19)(2)(3)(12)(11)(16)(18)(17)(13)(15)(14))
				(_need_init)
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 4 (_virtual))))
		)
	)
	
	
	(_model . beamforming2 5 -1)

)
I 000055 55 2047          1492044551311 classification
(_unit VERILOG 6.3365.6.764 (classification 0 1(classification 0 1))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../clasification.v\ VERILOG (\./../../clasification.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code 4c1b4a4e4c1b195b4e1a5f16144a4a4a454a4f4a4d)
	(_ent
		(_time 1492044550000)
	)
	(_parameters        accs         )
	(_object
		(_type (_int ~[5:0]wire~ 0 3 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int zcr_count_left ~[5:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int zcr_valid_left ~wire 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[30:0]wire~ 0 6 (_array ~wire ((_dto i 30 i 0)))))
		(_port (_int ste_left ~[30:0]wire~ 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ste_left_valid ~wire 0 7 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 9 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int subMean_left_out ~[15:0]wire~ 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int subMean_left_valid ~wire 0 10 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 12 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 13 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int zcr_active ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ste_active ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int submean_active ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#20_0@ (_arch 0 0 20 (_prcs 0(_simple)(_trgt(8))(_sens(0)(1))
			)))
			(@ASSIGN#21_1@ (_arch 1 0 21 (_prcs 1(_simple)(_trgt(9))(_sens(2)(3))
			)))
			(@ASSIGN#22_2@ (_arch 2 0 22 (_prcs 2(_simple)(_trgt(10))(_sens(4)(5))
			)))
			(@ASSIGN#23_3@ (_arch 3 0 23 (_prcs 3(_alias ((glass)(zcr_active)(ste_active)(submean_active)))(_simple)(_trgt(6))(_sens(8)(9)(10))
			)))
			(@ASSIGN#24_4@ (_arch 4 0 24 (_prcs 4(_alias ((shout)(glass)))(_simple)(_trgt(7))(_sens(6))
			)))
		)
	)
	
	
	(_model . classification 6 -1)

)
I 000056 55 1179          1492044551313 rising_edge_det
(_unit VERILOG 6.3365.6.764 (rising_edge_det 0 1(rising_edge_det 0 1))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../rising_edge_det.v\ VERILOG (\./../../rising_edge_det.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 4c1a4b4e161a1b5a444f09161a491a4a494a484a4b)
	(_ent
		(_time 1492044550000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_port (_int clk ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int reset ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int din ~wire 0 1 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pe ~reg 0 1 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int temp ~reg 0 6 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#8_0@ (_arch 0 0 8 (_prcs 0(_trgt(4))(_sens(0)(1)(2))(_dssslclk(0))
			)))
			(@ALWAYS#15_1@ (_arch 1 0 15 (_prcs 1(_trgt(3))(_sens(0)(1)(4)(2))(_dssslclk(0))
			)))
		)
	)
	
	
	(_model . rising_edge_det 3 -1)

)
I 000053 55 4397          1492044551315 fifo_submean
(_unit VERILOG 6.3365.6.764 (fifo_submean 0 8(fifo_submean 0 8))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../fifo_submean.v\ VERILOG (\./../../fifo_submean.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 4c1b4f4e161b1e5a191b0a171e4b494a4e4a184a49)
	(_ent
		(_time 1492044550000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Data ~[14:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[14:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_submean_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_submean_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_submean_0_0.AFPOINTER1 (_string \V"0b00000010010000"\) (_source 0 34))
		(_toward 0 fifo_submean_0_0.AFPOINTER (_string \V"0b00000010100000"\) (_source 0 35))
		(_toward 0 fifo_submean_0_0.AEPOINTER1 (_string \V"0b00000010110000"\) (_source 0 36))
		(_toward 0 fifo_submean_0_0.AEPOINTER (_string \V"0b00000010100000"\) (_source 0 37))
		(_toward 0 fifo_submean_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_submean_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_submean_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_submean_0_0.REGMODE (_string \V"OUTREG"\) (_source 0 41))
		(_toward 0 fifo_submean_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_submean_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_submean_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (scuba_vlo))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (_open))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_submean 3 -1)

)
I 000049 55 3373          1492044551317 submean2
(_unit VERILOG 6.3365.6.764 (submean2 0 1(submean2 0 1))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../submean2.v\ VERILOG (\./../../submean2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 4c1a4a4f1a1b1a5a1b4d59161c4a194f4e4b4f4b49)
	(_ent
		(_time 1492044550000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 10 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 11 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  3)))))
		(_port (_int data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 6 (_array ~reg ((_range  4)))))
		(_port (_int subMean_out ~[DATA_WIDTH-1:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int subMean_valid ~wire 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int Full ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Rd_En ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 21 (_array ~reg ((_range  5)(_dto i 15 i 0)))))
		(_sig (_int subMean_window ~[15:0]reg~[0:window_size-1]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[19:0]reg~ 0 22 (_array ~reg ((_dto i 19 i 0)))))
		(_sig (_int sum ~[19:0]reg~ 0 22 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~ 0 23 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int avg ~[15:0]reg~ 0 23 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[4:0]reg~ 0 24 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int window_init_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int window_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 25 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 25 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[14:0]wire~ 0 26 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int fifo_out ~[14:0]wire~ 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#33_0@ (_arch 0 0 33 (_prcs 0(_alias ((subMean_valid)(Rd_En)))(_simple)(_trgt(4))(_sens(6))
			)))
			(@ALWAYS#35_1@ (_arch 1 0 35 (_prcs 1(_trgt(8)(9)(3))(_read(0)(2)(6)(8)(1(d_14_0))(13)(9))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst f1 0 28 (_ent . fifo_submean)
		(_port
			((Data) (data_in(d_14_0)))
			((WrClock) (clk))
			((RdClock) (clk))
			((WrEn) (\1 \))
			((RdEn) (Rd_En))
			((Reset) (reset))
			((RPReset) (_open))
			((Q) (fifo_out))
			((Empty) (_open))
			((Full) (Full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst r1 0 31 (_ent . rising_edge_det)
		(_port
			((clk) (clk))
			((reset) (reset))
			((din) (Full))
			((pe) (Rd_En))
		)
	)
	(_model . submean2 6 -1)

)
I 000048 55 9625          1492044551329 squares
(_unit VERILOG 6.3365.6.764 (squares 0 8(squares 0 8))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../squares.v\ VERILOG (\./../../squares.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 4c1a4a4f1e1a1d5a1f485e16184b4f4b4f4b4d4b49)
	(_ent
		(_time 1492044550000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[6:0]wire~ 0 8 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int Address ~[6:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClockEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Q ~[14:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int qdataout14_ffin ~wire 0 15 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout13_ffin ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout12_ffin ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout11_ffin ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout10_ffin ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout9_ffin ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout8_ffin ~wire 0 21 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout7_ffin ~wire 0 22 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout6_ffin ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout5_ffin ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout4_ffin ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout3_ffin ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout2_ffin ~wire 0 27 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout1_ffin ~wire 0 28 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout0_ffin ~wire 0 29 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
	)
	
	
	(_defparam
		(_toward 0 mem_0_14.initval (_cnst \128'h80000000000000000000000000000000\) (_source 0 91))
		(_toward 0 mem_0_13.initval (_cnst \128'h7FFFFFFFFC0000000000000000000000\) (_source 0 96))
		(_toward 0 mem_0_12.initval (_cnst \128'h7FFFC00003FFFFFF8000000000000000\) (_source 0 101))
		(_toward 0 mem_0_11.initval (_cnst \128'h7F803FE003FFC0007FFFE00000000000\) (_source 0 106))
		(_toward 0 mem_0_10.initval (_cnst \128'h78783C1F83F03F807F801FFF80000000\) (_source 0 111))
		(_toward 0 mem_0_9.initval (_cnst \128'h6666339C638E3878787C1F807FC00000\) (_source 0 116))
		(_toward 0 mem_0_8.initval (_cnst \128'h5555AB5A5A49B66666639C78783F8000\) (_source 0 121))
		(_toward 0 mem_0_7.initval (_cnst \128'h0F0E33336D2D55555A5B6666387800\) (_source 0 126))
		(_toward 0 mem_0_6.initval (_cnst \128'h0F332D555A6678000F332D555A66780\) (_source 0 131))
		(_toward 0 mem_0_5.initval (_cnst \128'h03355660033556600335566003355660\) (_source 0 136))
		(_toward 0 mem_0_4.initval (_cnst \128'h0D580D580D580D580D580D580D580D58\) (_source 0 141))
		(_toward 0 mem_0_3.initval (_cnst \128'h14141414141414141414141414141414\) (_source 0 146))
		(_toward 0 mem_0_2.initval (_cnst \128'h22222222222222222222222222222222\) (_source 0 151))
		(_toward 0 mem_0_1.initval (_cnst \128'h0\) (_source 0 156))
		(_toward 0 mem_0_0.initval (_cnst \128'h55555555555555555555555555555555\) (_source 0 161))
	)
	(_scope
	)
	(_inst FF_14 0 31 (_ent . FD1P3DX)
		(_port
			((D) (qdataout14_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(14)))
		)
	)
	(_inst FF_13 0 35 (_ent . FD1P3DX)
		(_port
			((D) (qdataout13_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(13)))
		)
	)
	(_inst FF_12 0 39 (_ent . FD1P3DX)
		(_port
			((D) (qdataout12_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(12)))
		)
	)
	(_inst FF_11 0 43 (_ent . FD1P3DX)
		(_port
			((D) (qdataout11_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(11)))
		)
	)
	(_inst FF_10 0 47 (_ent . FD1P3DX)
		(_port
			((D) (qdataout10_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(10)))
		)
	)
	(_inst FF_9 0 51 (_ent . FD1P3DX)
		(_port
			((D) (qdataout9_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(9)))
		)
	)
	(_inst FF_8 0 55 (_ent . FD1P3DX)
		(_port
			((D) (qdataout8_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(8)))
		)
	)
	(_inst FF_7 0 59 (_ent . FD1P3DX)
		(_port
			((D) (qdataout7_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(7)))
		)
	)
	(_inst FF_6 0 63 (_ent . FD1P3DX)
		(_port
			((D) (qdataout6_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(6)))
		)
	)
	(_inst FF_5 0 67 (_ent . FD1P3DX)
		(_port
			((D) (qdataout5_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(5)))
		)
	)
	(_inst FF_4 0 71 (_ent . FD1P3DX)
		(_port
			((D) (qdataout4_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(4)))
		)
	)
	(_inst FF_3 0 75 (_ent . FD1P3DX)
		(_port
			((D) (qdataout3_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(3)))
		)
	)
	(_inst FF_2 0 79 (_ent . FD1P3DX)
		(_port
			((D) (qdataout2_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(2)))
		)
	)
	(_inst FF_1 0 83 (_ent . FD1P3DX)
		(_port
			((D) (qdataout1_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(1)))
		)
	)
	(_inst FF_0 0 87 (_ent . FD1P3DX)
		(_port
			((D) (qdataout0_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(0)))
		)
	)
	(_inst mem_0_14 0 92 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout14_ffin))
		)
	)
	(_inst mem_0_13 0 97 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout13_ffin))
		)
	)
	(_inst mem_0_12 0 102 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout12_ffin))
		)
	)
	(_inst mem_0_11 0 107 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout11_ffin))
		)
	)
	(_inst mem_0_10 0 112 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout10_ffin))
		)
	)
	(_inst mem_0_9 0 117 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout9_ffin))
		)
	)
	(_inst mem_0_8 0 122 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout8_ffin))
		)
	)
	(_inst mem_0_7 0 127 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout7_ffin))
		)
	)
	(_inst mem_0_6 0 132 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout6_ffin))
		)
	)
	(_inst mem_0_5 0 137 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout5_ffin))
		)
	)
	(_inst mem_0_4 0 142 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout4_ffin))
		)
	)
	(_inst mem_0_3 0 147 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout3_ffin))
		)
	)
	(_inst mem_0_2 0 152 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout2_ffin))
		)
	)
	(_inst mem_0_1 0 157 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout1_ffin))
		)
	)
	(_inst mem_0_0 0 162 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout0_ffin))
		)
	)
	(_model . squares 1 -1)

)
I 000044 55 2480          1492044551331 ste
(_unit VERILOG 6.3365.6.764 (ste 0 1(ste 0 1))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../ste.v\ VERILOG (\./../../ste.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 4c1a4a4f1b1b1d5b4b4d5816184b4f4b484a494b4f)
	(_ent
		(_time 1492044550000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 8 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 8 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 9 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[30:0]reg~ 0 5 (_array ~reg ((_dto i 30 i 0)))))
		(_port (_int ste ~[30:0]reg~ 0 5 (_arch (_out)))(_reg)(_flags2))
		(_port (_int ste_valid ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[14:0]wire~ 0 17 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int square ~[14:0]wire~ 0 17 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[6:0]reg~ 0 18 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 19 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int ste_window ~[15:0]reg~[0:window_size-1]~ 0 19 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 20 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 20 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int sum ~[30:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#23,48,60_0@ (_arch 0 0 23 (_prcs 0(_trgt(6)(3)(4)(8)(7)(9))(_read(0)(2)(6)(9)(8)(1)(5))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst sq1 0 58 (_ent . squares)
		(_port
			((Address) (data(d_14_8)))
			((OutClock) (clk))
			((OutClockEn) (\1 \))
			((Reset) (reset))
			((Q) (square))
		)
	)
	(_model . ste 6 -1)

)
I 000044 55 2302          1492044551333 zcr
(_unit VERILOG 6.3365.6.764 (zcr 0 1(zcr 0 1))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../zcr.v\ VERILOG (\./../../zcr.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 4c1a184e1c1a1a5b191b5f171f4b1d4a4f4b4e4b1d)
	(_ent
		(_time 1492044550000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[5:0]reg~ 0 6 (_array ~reg ((_dto i 5 i 0)))))
		(_port (_int zcr_count ~[5:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int zcr_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int zcr_count_temp ~[5:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int current ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int not_previous ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 21 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 22 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int zcr_window ~[15:0]reg~[0:window_size-1]~ 0 22 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int clear ~reg 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 24 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 24 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#26,49,61_0@ (_arch 0 0 26 (_prcs 0(_trgt(8)(4)(3)(11)(9)(5)(6)(7))(_read(0)(2)(8)(5)(11)(1)(9)(6)(7))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . zcr 6 -1)

)
I 000050 55 4335          1492044551335 fifo_left
(_unit VERILOG 6.3365.6.764 (fifo_left 0 8(fifo_left 0 8))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../fifo_left.v\ VERILOG (\./../../fifo_left.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 4c1b4f4e161b1e5a191b0a164e4a494a4a4b484a4a)
	(_ent
		(_time 1492044550000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_left_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_left_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_left_0_0.AFPOINTER1 (_string \V"0b00000011010000"\) (_source 0 34))
		(_toward 0 fifo_left_0_0.AFPOINTER (_string \V"0b00000011100000"\) (_source 0 35))
		(_toward 0 fifo_left_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_left_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_left_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_left_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_left_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_left_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_left_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_left_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_left_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_left 3 -1)

)
I 000051 55 4355          1492044551337 fifo_right
(_unit VERILOG 6.3365.6.764 (fifo_right 0 8(fifo_right 0 8))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../fifo_right.v\ VERILOG (\./../../fifo_right.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 4c1b4f4e161b1e5a191b0a171f4a454a4b4a444b48)
	(_ent
		(_time 1492044550000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_right_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_right_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_right_0_0.AFPOINTER1 (_string \V"0b00000011110000"\) (_source 0 34))
		(_toward 0 fifo_right_0_0.AFPOINTER (_string \V"0b00000100000000"\) (_source 0 35))
		(_toward 0 fifo_right_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_right_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_right_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_right_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_right_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_right_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_right_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_right_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_right_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_right 3 -1)

)
I 000056 55 4455          1492044551341 fifo_horizontal
(_unit VERILOG 6.3365.6.764 (fifo_horizontal 0 8(fifo_horizontal 0 8))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../fifo_horizontal.v\ VERILOG (\./../../fifo_horizontal.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 4c1b4f4e161b1e5a191b0a16154a1a4b4e4a454b1d)
	(_ent
		(_time 1492044550000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER1 (_string \V"0b00000011100000"\) (_source 0 34))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER (_string \V"0b00000011110000"\) (_source 0 35))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_horizontal_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_horizontal_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_horizontal_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_horizontal_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_horizontal_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_horizontal 3 -1)

)
I 000047 55 4474          1492044551343 i2s_rx
(_unit VERILOG 6.3365.6.764 (i2s_rx 0 9(i2s_rx 0 9))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_code 5c0b505a0d0a0b495b084e07055a555f5e5b5f590a)
	(_ent
		(_time 1492044550000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 11 \16\ (_ent -1 (_cnst \16\))))
		(_port (_int i_sys_rst ~wire 0 13 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sck ~wire 0 15 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_ws ~wire 0 16 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int i_sd ~wire 0 17 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 19 (_array ~wire ((_range  14)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 19 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 20 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_left_vld ~wire 0 21 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_vld ~wire 0 22 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int ws_i ~reg 0 39 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 40 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_vld_i ~reg 0 41 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_i ~reg 0 42 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 43 (_array ~reg ((_range  15)))))
		(_sig (_int left_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 43 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 44 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_vld_reg_i ~reg 0 45 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_reg_i ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_pulse_i ~wire 0 48 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_vld ~wire 0 49 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_vld ~wire 0 50 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int d1_right_vld ~reg 0 52 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_right_vld ~reg 0 53 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int d1_left_vld ~reg 0 54 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_left_vld ~reg 0 55 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 56 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 57 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 58 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 59 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_i ~reg 0 60 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#64,82,93,152,161_0@ (_arch 0 0 64 (_prcs 0(_trgt(8)(9)(27)(12)(13)(10)(11)(21)(22)(19)(20))(_read(1)(0)(2)(8)(3)(9)(12(_range 16))(27)(13(_range 17))(16)(10)(11)(17)(21)(18)(19))
				(_need_init)
			)))
			(@ASSIGN#79_1@ (_arch 1 0 79 (_prcs 1(_simple)(_trgt(16))(_sens(8)(9))
			)))
			(@ALWAYS#111_2@ (_arch 2 0 111 (_prcs 4(_trgt(14)(15))(_sens(1)(0)(10)(11))(_dssslclk(1))
			)))
			(@ALWAYS#124_3@ (_arch 3 0 124 (_prcs 5(_trgt(23))(_sens(1)(0)(12))(_dssslclk(1))
			)))
			(@ALWAYS#131_4@ (_arch 4 0 131 (_prcs 6(_trgt(25))(_sens(1)(0)(23))(_dssslclk(1))
			)))
			(@ALWAYS#138_5@ (_arch 5 0 138 (_prcs 7(_trgt(24))(_sens(1)(0)(13))(_dssslclk(1))
			)))
			(@ALWAYS#145_6@ (_arch 6 0 145 (_prcs 8(_trgt(26))(_sens(1)(0)(24))(_dssslclk(1))
			)))
			(@ASSIGN#171_7@ (_arch 7 0 171 (_prcs 11(_simple)(_trgt(4))(_sens(25))
			)))
			(@ASSIGN#172_8@ (_arch 8 0 172 (_prcs 12(_simple)(_trgt(5))(_sens(26))
			)))
			(@ASSIGN#174_9@ (_arch 9 0 174 (_prcs 13(_alias ((o_left_vld)(d2_left_vld)))(_simple)(_trgt(6))(_sens(22))
			)))
			(@ASSIGN#175_10@ (_arch 10 0 175 (_prcs 14(_alias ((o_right_vld)(d2_right_vld)))(_simple)(_trgt(7))(_sens(20))
			)))
			(@ASSIGN#177_11@ (_arch 11 0 177 (_prcs 15(_simple)(_trgt(17))(_sens(10)(14))
			)))
			(@ASSIGN#178_12@ (_arch 12 0 178 (_prcs 16(_simple)(_trgt(18))(_sens(11)(15))
			)))
			(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 17 (_virtual))))
		)
	)
	
	
	(_model . i2s_rx 25 -1)

)
I 000055 55 2091          1492044551346 I2S_Controller
(_unit VERILOG 6.3365.6.764 (I2S_Controller 0 1(I2S_Controller 0 1))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 5c09505a0d080b490f5b4f065b5a095b585b5e5a0a)
	(_ent
		(_time 1492044550000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 15 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int o_ws ~reg 0 5 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 6 (_array ~wire ((_range  2)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_left_vld ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_vld ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]reg~ 0 28 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int count ~[4:0]reg~ 0 28 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#48_0@ (_arch 0 0 48 (_prcs 0(_trgt(8)(3))(_read(2)(0)(8)(3))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 1 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst i2s_rx_inst 0 66 (_ent . i2s_rx)
		(_gen
			((DATA_WIDTH) (DATA_WIDTH))
		)
		(_port
			((i_sys_rst) (rst))
			((i_sck) (o_sck))
			((i_ws) (o_ws))
			((i_sd) (i_sd))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_model . I2S_Controller 3 -1)

)
I 000045 55 6123          1492044551348 pll2
(_unit VERILOG 6.3365.6.764 (pll2 0 8(pll2 0 8))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../pll2.v\ VERILOG (\./../../pll2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 5c0a595f5c0b5b4f585a4c065e5a0f5f5e5b5c5a0f)
	(_ent
		(_time 1492044550000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \15\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \95\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \15\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \16\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \96\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \16\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll2 4 -1)

)
I 000048 55 1737          1492044551351 clk_div
(_unit VERILOG 6.3365.6.764 (clk_div 0 1(clk_div 0 1))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../clkdiv.v\ VERILOG (\./../../clkdiv.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 5c0b5a5f5c0b5a49085f4806045b5a5a5f5a0f5a0e)
	(_ent
		(_time 1492044550000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 3 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WIDTH ~vector~0 0 3 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~1 0 5 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N ~vector~1 0 5 \4\ (_ent -1 (_cnst \4\))))
		(_port (_int clk ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int clk_out ~wire 0 6 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[WIDTH-1:0]reg~ 0 12 (_array ~reg ((_range  4)))))
		(_sig (_int r_reg ~[WIDTH-1:0]reg~ 0 12 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[WIDTH-1:0]wire~ 0 13 (_array ~wire ((_range  5)))))
		(_sig (_int r_nxt ~[WIDTH-1:0]wire~ 0 13 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int clk_track ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(3)(5))(_read(0)(1)(4)(5))
				(_need_init)
			)))
			(@ASSIGN#35_1@ (_arch 1 0 35 (_prcs 1(_simple)(_trgt(4))(_sens(3))
			)))
			(@ASSIGN#36_2@ (_arch 2 0 36 (_prcs 2(_alias ((clk_out)(clk_track)))(_simple)(_trgt(2))(_sens(5))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . clk_div 6 -1)

)
I 000045 55 6123          1492044551354 pll1
(_unit VERILOG 6.3365.6.764 (pll1 0 8(pll1 0 8))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../pll1.v\ VERILOG (\./../../pll1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 5c0a595f5c0b5b4f5b5a4c065e5a0f5f5d5b5c5a0f)
	(_ent
		(_time 1492044550000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \0\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \103\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \12\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \1\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \104\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \13\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll1 4 -1)

)
I 000044 55 11194         1492044551357 top
(_unit VERILOG 6.3365.6.764 (top 0 1(top 0 1))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../top.v\ VERILOG (\./../../top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_code 5c0a5d5f590a084b0b531a070d5b585a0a5b5c5b58)
	(_ent
		(_time 1492044550000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 21 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 21 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst_n ~wire 0 1 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mclk ~wire 0 2 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws ~wire 0 5 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 6 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int horizontal_out ~[15:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int vertical_out ~[15:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mclk2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd2 ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck2 ~wire 0 10 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws2 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int SDA ~wire 0 12 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 13 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 15 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int beam_forming_valid ~wire 0 16 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trigger ~wire 0 17 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int subMean_left_out ~[15:0]wire~ 0 40 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[5:0]wire~ 0 42 (_array ~wire ((_dto i 5 i 0)))))
		(_sig (_int zcr_count_right ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_count_left ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int zcr_valid_right ~wire 0 43 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_valid_left ~wire 0 43 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fpga_clk ~wire 0 44 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fifo_in1 ~[15:0]wire~ 0 45 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[31:0]wire~ 0 46 (_array ~wire ((_dto i 31 i 0)))))
		(_sig (_int fifo_in2 ~[31:0]wire~ 0 46 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wr_en ~wire 0 47 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wr_en2 ~wire 0 47 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_right_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_left_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[30:0]wire~ 0 52 (_array ~wire ((_dto i 30 i 0)))))
		(_sig (_int ste_left ~[30:0]wire~ 0 52 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst ~wire 0 53 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sys_rst ~wire 0 54 (_arch (_uni)))(_net implicit)(_flags1))
		(_type (_int ~[7:0]wire~ 0 59 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int DATA ~[7:0]wire~ 0 59 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_right_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_left_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_vld ~wire 0 71 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld ~wire 0 72 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int osc_clk ~wire 0 78 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rvl_clk ~wire 0 86 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock ~wire 0 87 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int compute_clk ~wire 0 98 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock2 ~wire 0 99 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_left_vld2 ~wire 0 108 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld2 ~wire 0 109 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_empty ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_full ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int almost_full ~wire 0 125 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_empty ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_full ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int ste_left_valid ~wire 0 151 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int subMean_left_valid ~wire 0 159 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rd_en1 ~wire 0 184 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int led_pattern ~wire 0 185 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int Clock ~wire 0 192 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int CS_L ~wire 0 194 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int RW_L ~wire 0 195 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int INTR_L ~wire 0 196 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A0 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A1 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A2 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \3 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \4 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \5 \ ~wire -1 184 (_int (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#184_0@ (_int 0 0 184 (_prcs 0(_alias ((\5 \)(i_sys_rst)(rd_en1)))(_simple)(_trgt(70))(_sens(37)(57))
			)))
			(@ASSIGN#54_1@ (_arch 1 0 54 (_prcs 1(_simple)(_trgt(37))(_sens(36)(45)(47))
			)))
			(@ASSIGN#55_2@ (_arch 2 0 55 (_prcs 2(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#113_3@ (_arch 3 0 113 (_prcs 3(_simple)(_trgt(33))(_sens(27))
			)))
			(@ASSIGN#114_4@ (_arch 4 0 114 (_prcs 4(_simple)(_trgt(34))(_sens(28))
			)))
			(@ASSIGN#115_5@ (_arch 5 0 115 (_prcs 5(_simple)(_trgt(23))(_sens(27(d_31_16)))
			)))
			(@ASSIGN#116_6@ (_arch 6 0 116 (_prcs 6(_simple)(_trgt(31))(_sens(29))
			)))
			(@ASSIGN#117_7@ (_arch 7 0 117 (_prcs 7(_simple)(_trgt(32))(_sens(30))
			)))
			(@ASSIGN#120_8@ (_arch 8 0 120 (_prcs 8(_simple)(_trgt(25))(_sens(42))
			)))
			(@ASSIGN#121_9@ (_arch 9 0 121 (_prcs 9(_simple)(_trgt(25))(_sens(48)(49))
			)))
			(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 10 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 OSCH_inst.NOM_FREQ (_string \V"16.63"\) (_source 0 76))
	)
	(_scope
	)
	(_inst port1 0 64 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_inst OSCH_inst 0 77 (_ent . OSCH)
		(_port
			((STDBY) (\1 \))
			((OSC) (osc_clk))
			((SEDSTDBY) (_open))
		)
	)
	(_inst my_pll1 0 81 (_ent . pll1)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (fpga_clk))
			((CLKOS) (mclk))
			((CLKOS2) (rvl_clk))
			((LOCK) (lock))
		)
	)
	(_inst div8 0 90 (_ent . clk_div)
		(_port
			((clk) (mclk))
			((reset) (i_sys_rst))
			((clk_out) (o_sck))
		)
	)
	(_inst my_pll2 0 93 (_ent . pll2)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (mclk2))
			((CLKOS) (o_sck2))
			((CLKOS2) (compute_clk))
			((LOCK) (lock2))
		)
	)
	(_inst port2 0 101 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd2))
			((o_sck) (o_sck2))
			((o_ws) (o_ws2))
			((o_left_data) (o_left_data2))
			((o_right_data) (o_right_data2))
			((o_left_vld) (o_left_vld2))
			((o_right_vld) (o_right_vld2))
		)
	)
	(_inst horizontal_port 0 123 (_ent . fifo_horizontal)
		(_port
			((Data) (fifo_in1))
			((WrClock) (o_sck))
			((RdClock) (o_ws))
			((WrEn) (wr_en))
			((RdEn) (\2 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (horizontal_out))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (almost_full))
		)
	)
	(_inst vertical_right 0 129 (_ent . fifo_right)
		(_port
			((Data) (o_right_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_right_vld2))
			((RdEn) (\3 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_right_data2))
			((Empty) (right_empty))
			((Full) (right_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst vertical_left 0 132 (_ent . fifo_left)
		(_port
			((Data) (o_left_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_left_vld2))
			((RdEn) (\4 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_left_data2))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst zcr1 0 138 (_ent . zcr)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((zcr_count) (zcr_count_left))
			((zcr_valid) (zcr_valid_left))
		)
	)
	(_inst ste1 0 146 (_ent . ste)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((ste) (ste_left))
			((ste_valid) (ste_left_valid))
		)
	)
	(_inst subMean1 0 154 (_ent . submean2)
		(_port
			((clk) (o_ws))
			((data_in) (horizontal_out))
			((reset) (i_sys_rst))
			((subMean_out) (subMean_left_out))
			((subMean_valid) (subMean_left_valid))
		)
	)
	(_inst class1 0 163 (_ent . classification)
		(_port
			((zcr_count_left) (zcr_count_left))
			((zcr_valid_left) (zcr_valid_left))
			((ste_left) (ste_left))
			((ste_left_valid) (ste_left_valid))
			((subMean_left_out) (subMean_left_out))
			((subMean_left_valid) (subMean_left_valid))
			((glass) (glass))
			((shout) (shout))
		)
	)
	(_inst beam_forming 0 178 (_ent . beamforming2)
		(_port
			((trigger) (trigger))
			((compute_clk) (compute_clk))
			((clk) (o_ws2))
			((left_data_in) (out_left_data2))
			((right_data_in) (out_right_data2))
			((reset) (\5 \))
			((led_pattern) (led_pattern))
			((beam_forming_valid) (beam_forming_valid))
		)
	)
	(_inst i2c1 0 189 (_ent . I2C_Top)
		(_port
			((SDA) (SDA))
			((SCL) (SCL))
			((Clock) (Clock))
			((Reset_L) (i_sys_rst))
			((CS_L) (CS_L))
			((RW_L) (RW_L))
			((INTR_L) (INTR_L))
			((A0) (A0))
			((A1) (A1))
			((A2) (A2))
			((DATA) (DATA))
		)
	)
	(_model . top 11 -1)

)
I 000058 55 6378          1492044551359 I2S_Controller_tb
(_unit VERILOG 6.3365.6.764 (I2S_Controller_tb 0 5(I2S_Controller_tb 0 5))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../my_tb.v\ VERILOG (\./../../my_tb.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_code 5c09505a0d080b490a595e591a06585b585b5e5a0a5a0f)
	(_ent
		(_time 1492044550000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 12 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 12 \32\ (_ent -1 (_cnst \32\))))
		(_sig (_int rst_n ~reg 0 43 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck ~wire 0 44 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws ~wire 0 45 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck2 ~wire 0 48 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws2 ~wire 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd2 ~reg 0 50 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 54 (_array ~wire ((_range  15)))))
		(_sig (_int horizontal_out ~[DATA_WIDTH-1:0]wire~ 0 54 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:20]~ 0 57 (_array ~reg ((_to i 0 i 20)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem ~[15:0]reg~[0:20]~ 0 57 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:4005]~ 0 58 (_array ~reg ((_to i 0 i 4005)(_dto i 15 i 0)))))
		(_sig (_int input_right_mem ~[15:0]reg~[0:4005]~ 0 58 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:90]~ 0 60 (_array ~reg ((_to i 0 i 90)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem2 ~[15:0]reg~[0:90]~ 0 60 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int input_right_mem2 ~[15:0]reg~[0:90]~ 0 61 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int i_sys_rst ~wire 0 65 (_arch (_uni)))(_net implicit)(_nonbaction)(_noforceassign))
		(_type (_int ~[31:0]reg~ 0 70 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int input_left_data_array ~[31:0]reg~ 0 70 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array ~[31:0]reg~ 0 71 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_left_data_array2 ~[31:0]reg~ 0 72 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array2 ~[31:0]reg~ 0 73 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 74 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int count ~[6:0]reg~ 0 74 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int count2 ~[6:0]reg~ 0 75 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sd_right_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sd_right_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 81 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int count_left ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_left2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int trigger ~reg 0 83 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_downward 0 DUT i_sys_rst)(_flags1))
		(_subprogram
			(_func \$readmemh\)

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#65_0@ (_arch 0 0 65 (_prcs 0(_simple)(_trgt(12))(_sens(38))
			)))
			(@INITIAL#84_1@ (_arch 1 0 84 (_prcs 1(_trgt(9)(8))
			)))
			(@INITIAL#89_2@ (_arch 2 0 89 (_prcs 2(_trgt(11)(10))
			)))
			(@INITIAL#97_3@ (_arch 3 0 97 (_prcs 3(_trgt(0)(31)(32))
			)))
			(@INITIAL#105_4@ (_arch 4 0 105 (_prcs 4(_trgt(33)(34))
			)))
			(@ALWAYS#111_5@ (_arch 5 0 111 (_prcs 5(_trgt(32)(14)(31)(13))(_read(32)(9)(31)(8))(_sens(2))
				(_need_init)
			)))
			(@ALWAYS#142_6@ (_arch 6 0 142 (_prcs 6(_trgt(34)(16)(33)(15))(_read(34)(11)(33)(10))(_sens(5))
				(_need_init)
			)))
			(@INITIAL#176_7@ (_arch 7 0 176 (_prcs 7(_trgt(35))
			)))
			(@ALWAYS#182,210,237_8@ (_arch 8 0 182 (_prcs 8(_trgt(17)(23)(24))(_read(1)(12)(17)(2)(14)(13))
				(_need_init)
			)))
			(@ALWAYS#195,223,250_9@ (_arch 9 0 195 (_prcs 9(_trgt(18)(27)(28))(_read(4)(12)(18)(5)(16)(15))
				(_need_init)
			)))
			(@ALWAYS#263_10@ (_arch 10 0 263 (_prcs 14(_trgt(26))(_read)(_sens(24)(2)(23))
				(_need_init)
			)))
			(@ALWAYS#265_11@ (_arch 11 0 265 (_prcs 15(_trgt(30))(_read)(_sens(5)(27)(28))
				(_need_init)
			)))
			(@ALWAYS#269_12@ (_arch 12 0 269 (_prcs 16(_trgt(3))(_sens(1)(26))(_dssslclk(1))
				(_need_init)
			)))
			(@ALWAYS#272_13@ (_arch 13 0 272 (_prcs 17(_trgt(6))(_sens(4)(30))(_dssslclk(4))
				(_need_init)
			)))
			(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 18 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 DUT.DATA_WIDTH (_code 16) (_source 0 67))
	)
	(_scope
	)
	(_inst DUT 0 22 (_ent . top)
		(_port
			((rst_n) (rst_n))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((i_sd2) (i_sd2))
			((o_sck2) (o_sck2))
			((o_ws2) (o_ws2))
			((horizontal_out) (horizontal_out))
			((trigger) (trigger))
			((mclk) (_open))
			((vertical_out) (_open))
			((mclk2) (_open))
			((SDA) (_open))
			((SCL) (_open))
			((glass) (_open))
			((shout) (_open))
			((beam_forming_valid) (_open))
		)
	)
	(_inst GSR_INST 0 40 (_ent . GSR)
		(_port
			((GSR) (\1 \))
		)
	)
	(_inst PUR_INST 0 41 (_ent . PUR)
		(_port
			((PUR) (\2 \))
		)
	)
	(_model . I2S_Controller_tb 21 -1)

)
I 000051 55 1809          1492044551361 char_cntrl
(_unit VERILOG 6.3365.6.764 (char_cntrl 0 1(char_cntrl 0 1))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../char_cntrl.v\ VERILOG (\./../../char_cntrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 5c0b5a5f070b094b5d0a1a060e5a095b585b5e5a0f)
	(_ent
		(_time 1492044550000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDLE ~vector~0 0 11 \1'b0\ (_ent -1 (_cnst \1'b0\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE ~vector~1 0 11 \1'b1\ (_ent -1 (_cnst \1'b1\))))
		(_port (_int in ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk ~wire 0 4 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int out ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[8:0]reg~ 0 13 (_array ~reg ((_dto i 8 i 0)))))
		(_sig (_int counter ~[8:0]reg~ 0 13 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int state ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~reg 0 14 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(4)(3))(_read(1)(2)(5)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_COMBO@ (_arch 1 0 33 (_prcs 1(_trgt(6))(_read)(_sens(4)(5)(0))
				(_need_init)
			)))
			(@ALWAYS#FSM_SEQ@ (_arch 2 0 52 (_prcs 2(_trgt(5))(_sens(1)(2)(6))(_dssslclk(1))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit FSM_COMBO begin 0 34)
		(_unit FSM_SEQ begin 0 53)
	)
	(_model . char_cntrl 4 -1)

)
I 000053 55 4297          1492044551363 beam_forming
(_unit VERILOG 6.3365.6.764 (beam_forming 0 1(beam_forming 0 1))
	(_version vd0)
	(_time 1492044550690 2017.04.12 19:49:10)
	(_source (\./../../beamforming.v\ VERILOG (\./../../beamforming.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 6c3b6b6c3a3b397a38683a6a7a366b6b6e6a386a656a39)
	(_ent
		(_time 1492044550000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \30\ (_ent -1 (_cnst \30\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  3)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 6 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size*3]~ 0 20 (_array ~reg ((_range  4)(_dto i 15 i 0)))))
		(_sig (_int left_data_storage ~[15:0]reg~[0:window_size*3]~ 0 20 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int right_data_storage ~[15:0]reg~[0:window_size*3]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 22 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 22 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[6:0]reg~ 0 23 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int full ~reg 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~ 0 25 (_array ~reg ((_dto i 21 i 0)))))
		(_sig (_int min_diff ~[21:0]reg~ 0 25 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~[0:59]~ 0 26 (_array ~reg ((_to i 0 i 59)(_dto i 21 i 0)))))
		(_sig (_int current_diff ~[21:0]reg~[0:59]~ 0 26 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int j ~integer~S 0 27 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int shift_index_counter ~integer~S 0 28 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int final_index ~integer~S 0 29 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int diff_done ~integer~S 0 30 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[7:0]reg~[0:window_size*2]~ 0 32 (_array ~reg ((_range  5)(_dto i 7 i 0)))))
		(_sig (_int phase_diff_LUT ~[7:0]reg~[0:window_size*2]~ 0 32 (_arch (_uni ))) (_reg memory )(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#33_0@ (_arch 0 0 33 (_prcs 0(_trgt(17(0))(17(1))(17(2))(17(3))(17(4))(17(5))(17(6))(17(7))(17(8))(17(9))(17(10))(17(11))(17(12))(17(13))(17(14))(17(15))(17(16))(17(17))(17(18))(17(19))(17(20))(17(21))(17(22))(17(23))(17(24))(17(25))(17(26))(17(27))(17(28))(17(29))(17(30))(17(31))(17(32))(17(33))(17(34))(17(35))(17(36))(17(37))(17(38))(17(39))(17(40))(17(41))(17(42))(17(43))(17(44))(17(45))(17(46))(17(47))(17(48))(17(49))(17(50))(17(51))(17(52))(17(53))(17(54))(17(55))(17(56))(17(57))(17(58))(17(59))(17(60))(9)(11)(14)(12(0))(12(1))(12(2))(12(3))(12(4))(12(5))(12(6))(12(7))(12(8))(12(9))(12(10))(12(11))(12(12))(12(13))(12(14))(12(15))(12(16))(12(17))(12(18))(12(19))(12(20))(12(21))(12(22))(12(23))(12(24))(12(25))(12(26))(12(27))(12(28))(12(29))(12(30))(12(31))(12(32))(12(33))(12(34))(12(35))(12(36))(12(37))(12(38))(12(39))(12(40))(12(41))(12(42))(12(43))(12(44))(12(45))(12(46))(12(47))(12(48))(12(49))(12(50))(12(51))(12(52))(12(53))(12(54))(12(55))(12(56))(12(57))(12(58))(12(59))(16)(13))
			)))
			(@ALWAYS#161,164,197,216,234_1@ (_arch 1 0 161 (_prcs 1(_trgt(4)(9)(5)(10)(11)(16)(8)(6)(7)(14)(13)(12)(15))(_read(0)(3)(17)(15)(8)(9)(2)(1)(10)(16)(14)(13)(6)(7)(12)(11))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_model . beam_forming 10 -1)

)
I 000053 55 1861          1492044567332 Start_Behave
(_unit VHDL (start_generator 0 54(start_behave 0 64))
	(_version vd0)
	(_time 1492044567333 2017.04.12 19:49:27)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 3d6f38396d6a682a3b6e29643a3b3a3b383b683b38)
	(_ent
		(_time 1492043708291)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int Start_Enable -1 0 57(_ent(_in))))
		(_port (_int SCL -2 0 58(_ent(_in))))
		(_port (_int SDA -2 0 59(_ent(_in))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Gen_State 0 0 66(_arch(_uni))))
		(_sig (_int Next_Start_Gen_State 0 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 68(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Gen_State 1 0 68(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_1 2 0 69(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_2 3 0 70(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_3 4 0 71(_arch(_string \"11"\))))
		(_prcs
			(I2C_Start_Gen_States(_arch 0 0 76(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Start_Gen_State_Machine(_arch 1 0 85(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(4)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Behave 2 -1)
)
I 000057 55 1625          1492044567366 Start_Det_Behave
(_unit VHDL (start_detect 0 138(start_det_behave 0 147))
	(_version vd0)
	(_time 1492044567367 2017.04.12 19:49:27)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 5d0f585f0d0a084a5b5d49045a5b595b585a595b58)
	(_ent
		(_time 1492043708311)
	)
	(_object
		(_port (_int MPU_CLK -1 0 139(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 140(_ent(_in)(_event))))
		(_port (_int SCL -2 0 141(_ent(_in)(_event))))
		(_port (_int SDA -2 0 142(_ent(_in)(_event))))
		(_port (_int Start_Det -1 0 143(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 149(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Det_State 0 0 149(_arch(_uni)(_event))))
		(_sig (_int Next_Start_Det_State 0 0 150(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 151(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Det_State 1 0 151(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 152(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Det_State_1 2 0 152(_arch(_string \"01"\))))
		(_prcs
			(I2C_Start_Det_States(_arch 0 0 156(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Start_Det_Reg(_arch 1 0 165(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Start_Det_State_Machine(_arch 2 0 182(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Det_Behave 3 -1)
)
I 000052 55 1867          1492044567372 Stop_Behave
(_unit VHDL (stop_generator 0 213(stop_behave 0 223))
	(_version vd0)
	(_time 1492044567373 2017.04.12 19:49:27)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 6c3e696d3b3b6e7b683d2a363a6a696a396a696b6e)
	(_ent
		(_time 1492043708318)
	)
	(_object
		(_port (_int MPU_CLK -1 0 214(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 215(_ent(_in)(_event))))
		(_port (_int Stop_Enable -1 0 216(_ent(_in))))
		(_port (_int SCL -2 0 217(_ent(_in))))
		(_port (_int SDA -2 0 218(_ent(_in))))
		(_port (_int SDA_EN3 -1 0 219(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 225(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Gen_State 0 0 225(_arch(_uni))))
		(_sig (_int Next_Stop_Gen_State 0 0 226(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 227(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Gen_State 1 0 227(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 228(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_1 2 0 228(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 229(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_2 3 0 229(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 230(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_3 4 0 230(_arch(_string \"11"\))))
		(_prcs
			(I2C_Stop_Gen_States(_arch 0 0 234(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Stop_Gen_State_Machine(_arch 1 0 244(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Behave 2 -1)
)
I 000056 55 1614          1492044567378 Stop_Det_Behave
(_unit VHDL (stop_detect 0 297(stop_det_behave 0 306))
	(_version vd0)
	(_time 1492044567379 2017.04.12 19:49:27)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 6c3e696d3b3b6e7b686e2a36396a696b686a696a6f)
	(_ent
		(_time 1492043708324)
	)
	(_object
		(_port (_int MPU_CLK -1 0 298(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 299(_ent(_in)(_event))))
		(_port (_int SCL -2 0 300(_ent(_in)(_event))))
		(_port (_int SDA -2 0 301(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 302(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 308(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Det_State 0 0 308(_arch(_uni)(_event))))
		(_sig (_int Next_Stop_Det_State 0 0 309(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 310(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Det_State 1 0 310(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 311(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Det_State_1 2 0 311(_arch(_string \"01"\))))
		(_prcs
			(I2C_Stop_Det_States(_arch 0 0 315(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Stop_Det_Reg(_arch 1 0 324(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Stop_Det_State_Machine(_arch 2 0 341(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Det_Behave 3 -1)
)
I 000051 55 1504          1492044567430 Int_Behave
(_unit VHDL (int_ctrl_block 0 52(int_behave 0 66))
	(_version vd0)
	(_time 1492044567431 2017.04.12 19:49:27)
	(_source (\./../../i2c_int_blk.vhd\))
	(_parameters tan)
	(_code 9bc894949ccdcb8ecfc988c0ce9c999dc89ecd9d99)
	(_ent
		(_time 1492043708585)
	)
	(_object
		(_port (_int MPU_CLK -1 0 53(_ent(_in)(_event))))
		(_port (_int RST_L -1 0 54(_ent(_in))))
		(_port (_int abort -1 0 55(_ent(_in))))
		(_port (_int Trans_IE -1 0 56(_ent(_in))))
		(_port (_int Recieve_IE -1 0 57(_ent(_in))))
		(_port (_int I2C_RW -1 0 58(_ent(_in))))
		(_port (_int Trans_Buffer_Empty -1 0 59(_ent(_in))))
		(_port (_int Recieve_Buffer_Full -1 0 60(_ent(_in))))
		(_port (_int Iack -1 0 61(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 62(_ent(_out))))
		(_port (_int INTR_L -1 0 63(_ent(_out))))
		(_sig (_int tbe_en -1 0 67(_arch(_uni)(_event))))
		(_sig (_int rbf_en -1 0 68(_arch(_uni)(_event))))
		(_sig (_int reset -1 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment (_trgt(11))(_sens(3)(5)(6)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(12))(_sens(4)(5)(7)))))
			(line__73(_arch 2 0 73(_assignment (_trgt(13))(_sens(1)(2)))))
			(line__75(_arch 3 0 75(_prcs (_trgt(9)(10))(_sens(11)(12)(13)(0)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Int_Behave 4 -1)
)
I 000052 55 2036          1492044567452 Arch_Behave
(_unit VHDL (arbitrator 0 54(arch_behave 0 67))
	(_version vd0)
	(_time 1492044567453 2017.04.12 19:49:27)
	(_source (\./../../i2c_arb_blk.vhd\))
	(_parameters tan)
	(_code bae9bdefe9edecacb6bcaee1e9bcbbbdbebcecbdb8)
	(_ent
		(_time 1492043708858)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int SCL -2 0 57(_ent(_in))))
		(_port (_int SDA -2 0 58(_ent(_in)(_event))))
		(_port (_int SDA_EN1 -1 0 59(_ent(_in)(_event))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_in)(_event))))
		(_port (_int SDA_EN3 -1 0 61(_ent(_in)(_event))))
		(_port (_int WCS_Ack -1 0 62(_ent(_in)(_event))))
		(_port (_int RCS_Ack -1 0 63(_ent(_in))))
		(_port (_int Lost_ARB -1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_State 0 0 68(_arch(_uni)(_event))))
		(_sig (_int Next_State 0 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle 1 0 70(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_1 2 0 71(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 72(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_2 3 0 72(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 73(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_3 4 0 73(_arch(_string \"11"\))))
		(_prcs
			(I2C_Arb_States(_arch 0 0 78(_prcs (_trgt(10))(_sens(0)(1)(11))(_dssslsensitivity 2))))
			(I2C_Arb_Register(_arch 1 0 87(_prcs (_trgt(9))(_sens(0)(1)(3)(4)(5)(6)(7)(10)(8))(_dssslsensitivity 8))))
			(I2C_Arb_Logic(_arch 2 0 107(_prcs (_simple)(_trgt(11))(_sens(2)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Arch_Behave 3 -1)
)
I 000053 55 3058          1492044567478 Count_Behave
(_unit VHDL (counter_block 0 57(count_behave 0 71))
	(_version vd0)
	(_time 1492044567479 2017.04.12 19:49:27)
	(_source (\./../../i2c_cnt_blk.vhd\))
	(_parameters tan)
	(_code da89df88dd8c8bccde8cce808eddd8df8cdcd8dc89)
	(_ent
		(_time 1492043709145)
	)
	(_object
		(_port (_int MPU_CLK -1 0 58(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 59(_ent(_in))))
		(_port (_int SCL -2 0 60(_ent(_in)(_event))))
		(_port (_int Abort -1 0 61(_ent(_in))))
		(_port (_int Byte_Cnt_EN -1 0 62(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_EN -1 0 63(_ent(_in)(_event))))
		(_port (_int go -1 0 64(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 65(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Byte_Count_Reg 0 0 65(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 66(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 1 0 66(_ent(_out))))
		(_port (_int Bit_Cnt_Flag -1 0 67(_ent(_out))))
		(_port (_int Byte_Cnt_Flag -1 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Bit_Counter 2 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Byte_Counter 3 0 73(_arch(_uni)(_event))))
		(_sig (_int Current_Bit_State -1 0 74(_arch(_uni)(_event))))
		(_sig (_int Next_Bit_State -1 0 75(_arch(_uni))))
		(_cnst (_int Idle_Bit_State -1 0 76(_arch((i 2)))))
		(_cnst (_int Count_Bit_State -1 0 77(_arch((i 3)))))
		(_sig (_int Current_Byte_State -1 0 78(_arch(_uni)(_event))))
		(_sig (_int Next_Byte_State -1 0 79(_arch(_uni))))
		(_cnst (_int Idle_Byte_State -1 0 80(_arch((i 2)))))
		(_cnst (_int Count_Byte_State -1 0 81(_arch((i 3)))))
		(_sig (_int reset -1 0 82(_arch(_uni)(_event))))
		(_sig (_int Byte_Cmpr -1 0 84(_arch(_uni)(_event))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment (_alias((Bit_Count)(Bit_Counter)))(_trgt(8))(_sens(11)))))
			(line__89(_arch 1 0 89(_assignment (_trgt(17))(_sens(1)(3)(6)))))
			(Bit_Count_States(_arch 2 0 91(_prcs (_trgt(13))(_sens(0)(17)(14))(_dssslsensitivity 2))))
			(Bit_Countp(_arch 3 0 100(_prcs (_trgt(9)(11))(_sens(0)(2)(5)(13)(17)(11))(_dssslsensitivity 5))))
			(Bit_Count_State_Machine(_arch 4 0 121(_prcs (_simple)(_trgt(14))(_sens(2)(5)(13)))))
			(Byte_Count_States(_arch 5 0 148(_prcs (_trgt(15))(_sens(0)(17)(16))(_dssslsensitivity 2))))
			(Byte_Countp(_arch 6 0 157(_prcs (_trgt(10)(12))(_sens(0)(2)(4)(15)(17)(18)(12))(_dssslsensitivity 6))))
			(Byte_Comparitor(_arch 7 0 182(_prcs (_trgt(18))(_sens(0)(7)(12)(17)))))
			(Byte_Count_State_Machine(_arch 8 0 195(_prcs (_simple)(_trgt(16))(_sens(2)(4)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197379)
		(33686018 33686018)
	)
	(_model . Count_Behave 9 -1)
)
I 000055 55 1460          1492044567518 Clk_Gen_Behave
(_unit VHDL (i2c_clock_generator 0 54(clk_gen_behave 0 67))
	(_version vd0)
	(_time 1492044567519 2017.04.12 19:49:27)
	(_source (\./../../i2c_clk_blk.vhd\))
	(_parameters tan)
	(_code f9aaf6acf2aeaeecacf8eaa3fbffaffffaffabfcaf)
	(_ent
		(_time 1492043709415)
	)
	(_object
		(_gen (_int cnt_f_hi -1 0 55 \105\ (_ent((i 105)))))
		(_gen (_int cnt_s_hi -1 0 56 \417\ (_ent((i 417)))))
		(_gen (_int cnt_f_lo -1 0 57 \209\ (_ent gms((i 209)))))
		(_gen (_int cnt_s_lo -1 0 58 \834\ (_ent gms((i 834)))))
		(_port (_int MPU_CLK -2 0 59(_ent(_in)(_event))))
		(_port (_int Rst_L -2 0 60(_ent(_in))))
		(_port (_int Mode -2 0 61(_ent(_in)(_event))))
		(_port (_int Abort -2 0 62(_ent(_in))))
		(_port (_int SCL_CK -2 0 63(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~834~13 0 68(_scalar (_to i 0 i 834))))
		(_sig (_int count 0 0 68(_arch(_uni))))
		(_sig (_int reset -2 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(6))(_sens(1)(3)))))
			(counter(_arch 1 0 74(_prcs (_trgt(5))(_sens(0)(2)(6)(5))(_dssslsensitivity 3))))
			(std_fast(_arch 2 0 89(_prcs (_simple)(_trgt(4))(_sens(0)(2)(5)(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . Clk_Gen_Behave 3 -1)
)
I 000053 55 1056          1492044567543 Synch_Behave
(_unit VHDL (synch_block 0 62(synch_behave 0 71))
	(_version vd0)
	(_time 1492044567544 2017.04.12 19:49:27)
	(_source (\./../../i2c_sync_blk.vhd\))
	(_parameters tan)
	(_code 184a1c1e194f190e191a00411f1e1a1e4b1e4e1e1b)
	(_ent
		(_time 1492043709587)
	)
	(_object
		(_port (_int MPU_CLK -1 0 63(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 64(_ent(_in)(_event))))
		(_port (_int SCL -2 0 65(_ent(_in)(_event))))
		(_port (_int SDA -2 0 66(_ent(_in)(_event))))
		(_port (_int SCL_synch -2 0 67(_ent(_out))))
		(_port (_int SDA_synch -2 0 68(_ent(_out))))
		(_sig (_int t1 -2 0 72(_arch(_uni))))
		(_sig (_int t2 -2 0 73(_arch(_uni))))
		(_prcs
			(Sync(_arch 0 0 79(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Synch_Behave 1 -1)
)
I 000056 55 8790          1492044567571 I2C_Main_Behave
(_unit VHDL (i2c_main 0 56(i2c_main_behave 0 90))
	(_version vd0)
	(_time 1492044567572 2017.04.12 19:49:27)
	(_source (\./../../i2c_main_blk.vhd\))
	(_parameters tan)
	(_code 376439373260602261336131266d6f3162313e34353134)
	(_ent
		(_time 1492043709789)
	)
	(_object
		(_port (_int MPU_CLK -1 0 57(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 58(_ent(_in))))
		(_port (_int SCL -2 0 59(_ent(_in)(_event))))
		(_port (_int SDA -2 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 61(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 0 0 61(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_Flag -1 0 62(_ent(_in)(_event))))
		(_port (_int Byte_Cnt_Flag -1 0 63(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 64(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Trans_Buffer 1 0 64(_ent(_in))))
		(_port (_int Low_Address_Reg 1 0 65(_ent(_in))))
		(_port (_int Lost_Arb -1 0 66(_ent(_in))))
		(_port (_int Start_Det -1 0 67(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 68(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 69(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Command_Reg 2 0 69(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 72(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Status_Reg 3 0 72(_ent(_out))))
		(_port (_int Read_Buffer 1 0 76(_ent(_out))))
		(_port (_int Bit_Cnt_EN -1 0 77(_ent(_out))))
		(_port (_int Byte_Cnt_EN -1 0 78(_ent(_out))))
		(_port (_int Start_EN -1 0 79(_ent(_out))))
		(_port (_int Stop_EN -1 0 80(_ent(_out))))
		(_port (_int SDA_EN1 -1 0 81(_ent(_out))))
		(_port (_int TBE_Set -1 0 82(_ent(_out))))
		(_port (_int RBF_Set -1 0 83(_ent(_out))))
		(_port (_int Go_Clear -1 0 84(_ent(_out))))
		(_port (_int WCS_Ack -1 0 85(_ent(_out))))
		(_port (_int RCS_Ack -1 0 86(_ent(_out))))
		(_sig (_int go -1 0 91(_arch(_uni)(_event))))
		(_sig (_int abort -1 0 92(_arch(_uni))))
		(_sig (_int I2C_Bus_Busy -1 0 93(_arch(_uni))))
		(_sig (_int Error -1 0 94(_arch(_uni))))
		(_sig (_int Abort_Ack -1 0 95(_arch(_uni))))
		(_sig (_int Done -1 0 96(_arch(_uni))))
		(_sig (_int Reset -1 0 97(_arch(_uni)(_event))))
		(_sig (_int I2C_RW_Bit -1 0 99(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 100(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Read_SR 4 0 100(_arch(_uni))))
		(_sig (_int Trans_Buffer_SR 4 0 101(_arch(_uni))))
		(_sig (_int Value -1 0 103(_arch(_uni)(_event))))
		(_sig (_int det_low -1 0 105(_arch(_uni)(_event))))
		(_sig (_int det_high -1 0 106(_arch(_uni)(_event))))
		(_sig (_int MCS_Write_Flag -1 0 107(_arch(_uni))))
		(_sig (_int MCS_Read_Flag -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 109(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int load 5 0 109(_arch(_uni)(_event))))
		(_sig (_int shift -1 0 110(_arch(_uni)(_event))))
		(_sig (_int bit_cnt2 -1 0 111(_arch(_uni)(_event))))
		(_sig (_int b0 -1 0 114(_arch(_uni))))
		(_sig (_int b1 -1 0 115(_arch(_uni))))
		(_sig (_int s -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 120(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int MCS 6 0 120(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 121(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Idle_State 7 0 121(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 122(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Start_EN_State 8 0 122(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 123(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_Slv_Addr_State 9 0 123(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 124(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Write_State 10 0 124(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 125(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Read_State 11 0 125(_arch(_string \"10000"\))))
		(_sig (_int WCS 6 0 129(_arch(_uni)(_event))))
		(_sig (_int Next_WCS 6 0 130(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 131(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_State 12 0 131(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 132(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Write_State 13 0 132(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 133(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Ack_Write_State 14 0 133(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 134(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Ack_Write_State 15 0 134(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 135(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Error_Write_State 16 0 135(_arch(_string \"10000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 139(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int RCS 17 0 139(_arch(_uni)(_event))))
		(_sig (_int Next_RCS 17 0 140(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 141(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Read_State 18 0 141(_arch(_string \"000001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 142(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Read_State 19 0 142(_arch(_string \"000010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 143(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State 20 0 143(_arch(_string \"000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1328 0 144(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State2 21 0 144(_arch(_string \"001000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 145(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Ack_Read_State 22 0 145(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 146(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Error_Read_State 23 0 146(_arch(_string \"100000"\))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_alias((go)(Command_Reg(1))))(_simpleassign BUF)(_trgt(25))(_sens(12(1))))))
			(line__150(_arch 1 0 150(_assignment (_alias((abort)(Command_Reg(0))))(_simpleassign BUF)(_trgt(26))(_sens(12(0))))))
			(line__151(_arch 2 0 151(_assignment (_alias((I2C_RW_Bit)(Low_Address_Reg(0))))(_simpleassign BUF)(_trgt(32))(_sens(8(0))))))
			(line__153(_arch 3 0 153(_assignment (_alias((WCS_Ack)(WCS(3))))(_simpleassign BUF)(_trgt(23))(_sens(47(3))))))
			(line__154(_arch 4 0 154(_assignment (_alias((RCS_Ack)(RCS(4))))(_simpleassign BUF)(_trgt(24))(_sens(49(4))))))
			(line__156(_arch 5 0 156(_assignment (_alias((Status_Reg)(I2C_Bus_Busy)(Error)(Abort_Ack)(Done)))(_trgt(13))(_sens(27)(28)(29)(30)))))
			(line__158(_arch 6 0 158(_assignment (_trgt(31))(_sens(1)(26)))))
			(line__160(_arch 7 0 160(_assignment (_trgt(39))(_sens(32)(46(4))))))
			(line__162(_arch 8 0 162(_assignment (_trgt(38))(_sens(32)(46(3))(46(2))))))
			(output_proc(_arch 9 0 164(_prcs (_trgt(14)(15)(16)(17)(18)(20)(21)(22)(27)(28)(29)(30)(42)(43)(44)(45))(_sens(0)(10)(11)(31)(32)(36)(42)(46)(47)(4)(5)(6)(26)(27)(33)(38)(39)(43)(44)(45)(49(2))(49(0))(49(4))(49(5)))(_dssslsensitivity 9))))
			(I2C_Det(_arch 10 0 281(_prcs (_trgt(36)(37))(_sens(0)(2)(31)))))
			(I2C_Load_SR_Process(_arch 11 0 303(_prcs (_trgt(34(d_7_0))(34)(35))(_sens(0)(31)(40)(41)(7(7))(7(d_6_0))(8(7))(8(d_6_0))(34(7))(34(d_6_0))(34(d_7_0))(35))(_dssslsensitivity 4))))
			(I2C_drive_sda_Process(_arch 12 0 334(_prcs (_trgt(19))(_sens(0)(5)(31)(35)(46(0))(46(1))(47(2))(47(3))(47(4))(36)(49(4)))(_dssslsensitivity 9))))
			(I2C_Write_Process(_arch 13 0 357(_prcs (_simple)(_trgt(40)(41))(_sens(0)(4)(31)(36)(46(3))(46(2))(47(0)))(_read(40)))))
			(I2C_Read_Process(_arch 14 0 384(_prcs (_trgt(33))(_sens(0)(3)(4)(31)(37)(49)(33)(46(4)))(_dssslsensitivity 6))))
			(I2C_WSM(_arch 15 0 410(_prcs (_trgt(47))(_sens(0)(31)(48)))))
			(I2C_WSM_Process(_arch 16 0 419(_prcs (_simple)(_trgt(48))(_sens(3)(5)(9)(36)(37)(38)(47)))))
			(I2C_RSM(_arch 17 0 469(_prcs (_trgt(49))(_sens(0)(31)(50)))))
			(I2C_RSM_Process(_arch 18 0 478(_prcs (_simple)(_trgt(50))(_sens(3)(5)(9)(36)(37)(39)(49)))))
			(I2C_MSM_Process(_arch 19 0 539(_prcs (_trgt(46))(_sens(0)(2)(6)(10)(25)(31)(32)(46)(27)(47(3)))(_dssslsensitivity 8))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_part (46(0))(46(1))(47(2))(47(3))(47(4))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018)
		(197122)
		(770)
		(515)
		(771)
		(131586)
		(33686018 131586)
	)
	(_model . I2C_Main_Behave 20 -1)
)
I 000058 55 5338          1492044567630 MPU_to_I2C_Behave
(_unit VHDL (mpu_to_i2c 0 55(mpu_to_i2c_behave 0 83))
	(_version vd0)
	(_time 1492044567631 2017.04.12 19:49:27)
	(_source (\./../../i2c_mpu_blk.vhd\))
	(_parameters tan)
	(_code 66353567603037736365723c616330606f65646065)
	(_ent
		(_time 1492043709997)
	)
	(_object
		(_port (_int MPU_CLK -1 0 56(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 57(_ent(_in)(_event))))
		(_port (_int CS_L -1 0 58(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 59(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Addr_Bits 0 0 59(_ent(_in)(_event))))
		(_port (_int RW_L -1 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 61(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Read_Buffer 1 0 61(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 62(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Status_Reg 2 0 62(_ent(_in))))
		(_port (_int TBE_Set -1 0 66(_ent(_in)(_event))))
		(_port (_int RBF_Set -1 0 67(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 68(_ent(_in)(_event))))
		(_port (_int Go_Clear -1 0 69(_ent(_in)(_event))))
		(_port (_int Low_Address_Reg 1 0 70(_ent(_out))))
		(_port (_int Upper_Address_Reg 0 0 71(_ent(_out))))
		(_port (_int Byte_Count_Reg 1 0 72(_ent(_out))))
		(_port (_int Command_Reg 1 0 73(_ent(_out))))
		(_port (_int Trans_Buffer 1 0 76(_ent(_out))))
		(_port (_int Trans_Buffer_Empty -1 0 77(_ent(_out))))
		(_port (_int Read_Buffer_Full -1 0 78(_ent(_out))))
		(_port (_int Iack -1 0 79(_ent(_out))))
		(_port (_int DATA 1 0 80(_ent(_inout)(_event))))
		(_sig (_int tbe -1 0 84(_arch(_uni))))
		(_sig (_int rbf -1 0 85(_arch(_uni))))
		(_sig (_int write_pulse -1 0 87(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ns 3 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int transb 4 0 90(_arch(_uni))))
		(_sig (_int laddr 4 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 92(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int upaddr 5 0 92(_arch(_uni))))
		(_sig (_int bcnt 4 0 93(_arch(_uni))))
		(_sig (_int cmd 4 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 96(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int write 6 0 96(_arch(_string \"000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 97(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int low_addr 7 0 97(_arch(_string \"001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 98(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int up_addr 8 0 98(_arch(_string \"010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 99(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int command 9 0 99(_arch(_string \"100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 100(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int byte_cnt 10 0 100(_arch(_string \"101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 101(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int iack_st 11 0 101(_arch(_string \"110"\))))
		(_sig (_int temp_data 4 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1315 0 171(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int idle 12 0 171(_prcs 10(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1317 0 172(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int one 13 0 172(_prcs 10(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1319 0 173(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int two 14 0 173(_prcs 10(_string \"10"\))))
		(_prcs
			(line__108(_arch 0 0 108(_assignment (_alias((Trans_Buffer_Empty)(tbe)))(_simpleassign BUF)(_trgt(16))(_sens(20)))))
			(line__109(_arch 1 0 109(_assignment (_alias((Read_Buffer_Full)(rbf)))(_simpleassign BUF)(_trgt(17))(_sens(21)))))
			(line__110(_arch 2 0 110(_assignment (_trgt(19))(_sens(29)(2)(4)))))
			(line__111(_arch 3 0 111(_assignment (_alias((Trans_Buffer)(transb)))(_trgt(15))(_sens(24)))))
			(line__112(_arch 4 0 112(_assignment (_alias((Low_Address_Reg)(laddr)))(_trgt(11))(_sens(25)))))
			(line__113(_arch 5 0 113(_assignment (_alias((Upper_Address_Reg)(upaddr)))(_trgt(12))(_sens(26)))))
			(line__114(_arch 6 0 114(_assignment (_alias((Command_Reg)(cmd)))(_trgt(14))(_sens(28)))))
			(line__115(_arch 7 0 115(_assignment (_alias((Byte_Count_Reg)(bcnt)))(_trgt(13))(_sens(27)))))
			(tdata(_arch 8 0 117(_prcs (_simple)(_trgt(29))(_sens(20)(21)(3(2))(5)(6)))))
			(MPU(_arch 9 0 127(_prcs (_trgt(24)(25)(26)(27)(28(7))(28))(_sens(22)(0)(1)(3)(10)(19)(24)(25)(26)(27)(28))(_dssslsensitivity 6))))
			(pulse_write(_arch 10 0 169(_prcs (_trgt(22)(23))(_sens(0)(1)(2)(4)(23))(_dssslsensitivity 4))))
			(iack_set(_arch 11 0 208(_prcs (_trgt(18))(_sens(0)(1)(9)(2)(3)(4))(_dssslsensitivity 3))))
			(trans_buf_empty(_arch 12 0 221(_prcs (_trgt(20))(_sens(0)(1)(7)(2)(3)(4))(_dssslsensitivity 3))))
			(read_buf_full(_arch 13 0 234(_prcs (_trgt(21))(_sens(0)(1)(8)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036)
		(2)
		(131586)
		(33686018 33686018)
		(131843)
	)
	(_model . MPU_to_I2C_Behave 14 -1)
)
I 000062 55 344           1492044568966 $root 0000000000557 3
™U    ™U  @  -  V}áê˛$§©¯I˚‚d©?∞ƒOœ√^ﬁh©[ê@ÀF)≥x¯îª}êÊk75
?≥⁄á'§|UÙx¥˘e°%Sç∆‹∏&=S˝≤x#j1ˆò~+Ñˆ ˝ü[_˚éÃ6bÍN-ı˙]Æ?IYî˙9∑‰WˆN	h°∫oÌi◊T∂Ôöô∆^0ÒLÒŒ¥òã	ÚÉ"iˇvóx“≥‹?Œ<“˛'ûÇÑnÌâ	Ó‡êJÆΩ>óﬂã2æQıEsÇ_ óU© è5†Èq~,'˛y∑∫(
ÎSÿ≠A	sÊ±(˛Ñ‡·)¯˜Ÿdé3>\·ßØ«l!m~Q@p√ŒŸ˝Â	ü≤%f·~À^ @]:“bÃfëÅ1G(•HZ‘LûYˇí1yŸÕÒÑ˛ÂlG]’w™Âk"37ÜU™U™I 000048 55 10339         1492044568968 I2C_Top
(_unit VERILOG 6.3365.6.764 (I2C_Top 0 55(I2C_Top 0 55))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../i2c_top.v\ VERILOG (\./../../i2c_top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_code 5e0f0558090b094b085a5b0c18050f5a575d5c5a5d5b08)
	(_ent
		(_time 1492044568000)
	)
	(_parameters        accs         )
	(_object
		(_port (_int SDA ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int Clock ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset_L ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CS_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RW_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int INTR_L ~wire 0 58 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int A0 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A1 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A2 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 60 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int DATA ~[7:0]wire~ 0 60 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int Start_Enable ~wire 0 78 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Enable ~wire 0 79 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Start_Det_Bit ~wire 0 80 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Det_Bit ~wire 0 81 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1 ~wire 0 83 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_2 ~wire 0 84 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_3 ~wire 0 85 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1_out ~wire 0 87 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_2_out ~wire 0 88 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_3_out ~wire 0 89 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SCL_CK ~wire 0 91 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL_synch ~wire 0 93 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_synch ~wire 0 94 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[2:0]wire~ 0 95 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int Bit_Count ~[2:0]wire~ 0 95 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Enable ~wire 0 96 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Enable ~wire 0 97 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Flag ~wire 0 98 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Flag ~wire 0 99 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buf_Empty_Set ~wire 0 100 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buf_Full_Set ~wire 0 101 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Iack_Clear ~wire 0 102 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Go_Clear ~wire 0 103 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer_Empty ~wire 0 104 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer_Full ~wire 0 105 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int abits ~[2:0]wire~ 0 106 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA1 ~wire 0 108 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL1 ~wire 0 109 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wcsack ~wire 0 110 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rcsack ~wire 0 111 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Command_Reg ~[7:0]wire~ 0 113 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Status_Reg ~[7:0]wire~ 0 116 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer ~[7:0]wire~ 0 121 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer ~[7:0]wire~ 0 122 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Low_Address_Reg ~[7:0]wire~ 0 123 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Reg ~[7:0]wire~ 0 125 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_GO ~wire 0 128 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort ~wire 0 129 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Iack ~wire 0 130 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Mode ~wire 0 131 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Addr_Size ~wire 0 132 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int I2C_Recieve_IE ~wire 0 133 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Trans_IE ~wire 0 134 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Bus_Busy ~wire 0 137 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort_Ack ~wire 0 138 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Error ~wire 0 139 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Lost_Arb ~wire 0 140 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Done ~wire 0 141 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_RW_Bit ~wire 0 144 (_arch (_uni)))(_net)(_flags1))
		(_sig (_virtual \3 \ 0 223 (_uni ((41(d_7_5))(41(3))))))
		(_sig (_virtual \2 \ 0 220 (_uni ((46)(47)))))
		(_sig (_virtual \1 \ 0 187 (_uni ((53)(55)(54)(56)(57)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#151_0@ (_arch 0 0 151 (_prcs 0(_simple)(_trgt(46))(_sens(40(7)))
			)))
			(@ASSIGN#152_1@ (_arch 1 0 152 (_prcs 1(_simple)(_trgt(47))(_sens(40(6)))
			)))
			(@ASSIGN#153_2@ (_arch 2 0 153 (_prcs 2(_simple)(_trgt(49))(_sens(40(4)))
			)))
			(@ASSIGN#154_3@ (_arch 3 0 154 (_prcs 3(_simple)(_trgt(50))(_sens(40(2)))
			)))
			(@ASSIGN#155_4@ (_arch 4 0 155 (_prcs 4(_simple)(_trgt(52))(_sens(40(1)))
			)))
			(@ASSIGN#156_5@ (_arch 5 0 156 (_prcs 5(_simple)(_trgt(51))(_sens(40(0)))
			)))
			(@ASSIGN#157_6@ (_arch 6 0 157 (_prcs 6(_simple)(_trgt(58))(_sens(44(0)))
			)))
			(@ASSIGN#160_7@ (_arch 7 0 160 (_prcs 7(_simple)(_trgt(53))(_sens(41(7)))
			)))
			(@ASSIGN#161_8@ (_arch 8 0 161 (_prcs 8(_simple)(_trgt(54))(_sens(41(6)))
			)))
			(@ASSIGN#162_9@ (_arch 9 0 162 (_prcs 9(_simple)(_trgt(55))(_sens(41(5)))
			)))
			(@ASSIGN#163_10@ (_arch 10 0 163 (_prcs 10(_simple)(_trgt(56))(_sens(41(4)))
			)))
			(@ASSIGN#164_11@ (_arch 11 0 164 (_prcs 11(_simple)(_trgt(57))(_sens(41(3)))
			)))
			(@ASSIGN#167_12@ (_arch 12 0 167 (_prcs 12(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#168_13@ (_arch 13 0 168 (_prcs 13(_simple)(_trgt(37))(_sens(1))
			)))
			(@ASSIGN#174_14@ (_arch 14 0 174 (_prcs 14(_simple)(_trgt(1))(_sens(21))
			)))
			(@ASSIGN#176_15@ (_arch 15 0 176 (_prcs 15(_simple)(_trgt(0))(_sens(15)(16)(17))
			)))
			(@ASSIGN#178_16@ (_arch 16 0 178 (_prcs 16(_simple)(_trgt(35))(_sens(9)(8)(7))
			)))
		)
	)
	
	
	(_scope
	)
	(_inst MPU_to_I2C_1 0 180 (_ent . MPU_to_I2C)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((CS_L) (CS_L))
			((Addr_Bits) (abits))
			((RW_L) (RW_L))
			((Read_Buffer) (Read_Buffer))
			((Status_Reg) (\1 \))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Iack_Clear) (Iack_Clear))
			((Go_Clear) (Go_Clear))
			((Low_Address_Reg) (Low_Address_Reg))
			((Upper_Address_Reg) (_open))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Command_Reg) (Command_Reg))
			((Trans_Buffer) (Trans_Buffer))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Read_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((DATA) (DATA))
		)
	)
	(_inst I2C_Main_1 0 207 (_ent . I2C_Main)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
			((Trans_Buffer) (Trans_Buffer))
			((Low_Address_Reg) (Low_Address_Reg))
			((Lost_Arb) (I2C_Lost_Arb))
			((Start_Det) (Start_Det_Bit))
			((Stop_Det) (Stop_Det_Bit))
			((Command_Reg) (\2 \))
			((Status_Reg) (\3 \))
			((Read_Buffer) (Read_Buffer))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Start_EN) (Start_Enable))
			((Stop_EN) (Stop_Enable))
			((SDA_EN1) (SDA_EN_1))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Go_Clear) (Go_Clear))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
		)
	)
	(_inst Synch_1 0 240 (_ent . Synch_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL1))
			((SDA) (SDA1))
			((SCL_synch) (SCL_synch))
			((SDA_synch) (SDA_synch))
		)
	)
	(_inst I2C_Clock_Gen_1 0 250 (_ent . I2C_Clock_Generator)
		(_gen
			((_cnst \7\))
			((_cnst \162\))
			((_cnst \14\))
			((_cnst \325\))
		)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Mode) (I2C_Mode))
			((Abort) (I2C_Abort))
			((SCL_CK) (SCL_CK))
		)
		(_delay (7.000000)(162.000000))
	)
	(_inst Counter_Blk_1 0 263 (_ent . Counter_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((Abort) (Command_Reg(6)))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Go) (I2C_GO))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
		)
	)
	(_inst Arb_1 0 277 (_ent . Arbitrator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN1) (SDA_EN_1))
			((SDA_EN2) (SDA_EN_2))
			((SDA_EN3) (SDA_EN_3))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
			((Lost_ARB) (Status_Reg(4)))
		)
	)
	(_inst Int_Ctrl_1 0 290 (_ent . Int_Ctrl_Block)
		(_port
			((MPU_CLK) (Clock))
			((RST_L) (Reset_L))
			((abort) (I2C_Abort))
			((Trans_IE) (I2C_Trans_IE))
			((Recieve_IE) (I2C_Recieve_IE))
			((I2C_RW) (I2C_RW_Bit))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Recieve_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((Iack_Clear) (Iack_Clear))
			((INTR_L) (INTR_L))
		)
	)
	(_inst Start_Gen_1 0 304 (_ent . Start_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Start_Enable) (Start_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN2) (SDA_EN_2))
		)
	)
	(_inst Start_Det_1 0 313 (_ent . Start_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Start_Det) (Start_Det_Bit))
		)
	)
	(_inst Stop_Gen_1 0 321 (_ent . Stop_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Stop_Enable) (Stop_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN3) (SDA_EN_3))
		)
	)
	(_inst Stop_Det_1 0 330 (_ent . Stop_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Stop_Det) (Stop_Det_Bit))
		)
	)
	(_model . I2C_Top 18 -1)

)
I 000053 55 4223          1492044568970 beamforming2
(_unit VERILOG 6.3365.6.764 (beamforming2 0 1(beamforming2 0 1))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../beamforming2.v\ VERILOG (\./../../beamforming2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 6d3e3d6d3c3a387b31397b376a6a6f6b396b646b38)
	(_ent
		(_time 1492044568000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 13 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 13 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 14 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 14 \30\ (_ent -1 (_cnst \30\))))
		(_type (_int ~vector~2 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int idle ~vector~2 0 15 \3'd000\ (_ent -1 (_cnst \3'd0\))))
		(_type (_int ~vector~3 0 16 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int fill ~vector~3 0 16 \3'd1\ (_ent -1 (_cnst \3'd1\))))
		(_type (_int ~vector~4 0 17 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_diff ~vector~4 0 17 \3'd2\ (_ent -1 (_cnst \3'd2\))))
		(_type (_int ~vector~5 0 18 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_add ~vector~5 0 18 \3'd3\ (_ent -1 (_cnst \3'd3\))))
		(_type (_int ~vector~6 0 19 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int done ~vector~6 0 19 \3'd4\ (_ent -1 (_cnst \3'd4\))))
		(_port (_int compute_clk ~wire 0 2 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  4)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trigger ~wire 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 7 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 8 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 8 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 9 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[1:0]reg~ 0 31 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int state ~[1:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~[1:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 32 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int index ~[5:0]reg~ 0 32 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:89]~ 0 34 (_array ~reg ((_to i 0 i 89)(_dto i 15 i 0)))))
		(_sig (_int right_data_storage ~[15:0]reg~[0:89]~ 0 34 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int left_data_storage ~[15:0]reg~[0:89]~ 0 35 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[30:0]reg~[0:29]~ 0 36 (_array ~reg ((_to i 0 i 29)(_dto i 30 i 0)))))
		(_sig (_int difference ~[30:0]reg~[0:29]~ 0 36 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[50:0]reg~ 0 37 (_array ~reg ((_dto i 50 i 0)))))
		(_sig (_int sum ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sum_temp ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 39 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int inner_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int inner_loop2 ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int outer_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int i ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int j ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#42_0@ (_arch 0 0 42 (_prcs 0(_trgt(9))(_read)(_sens(4)(8)(7))
				(_need_init)
			)))
			(@ALWAYS#64_1@ (_arch 1 0 64 (_prcs 1(_trgt(8))(_read(1)(5)(9))
				(_need_init)
			)))
			(@ALWAYS#74,102_2@ (_arch 2 0 74 (_prcs 2(_trgt(6)(19)(12)(11)(12(0))(11(0))(7)(10)(16)(18)(13)(14)(15)(17))(_read(1)(5)(8)(19)(2)(3)(12)(11)(16)(18)(17)(13)(15)(14))
				(_need_init)
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 4 (_virtual))))
		)
	)
	
	
	(_model . beamforming2 5 -1)

)
I 000055 55 2047          1492044568972 classification
(_unit VERILOG 6.3365.6.764 (classification 0 1(classification 0 1))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../clasification.v\ VERILOG (\./../../clasification.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code 6d3e3c6d6a3a387a6f3b7e37356b6b6b646b6e6b6c)
	(_ent
		(_time 1492044568000)
	)
	(_parameters        accs         )
	(_object
		(_type (_int ~[5:0]wire~ 0 3 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int zcr_count_left ~[5:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int zcr_valid_left ~wire 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[30:0]wire~ 0 6 (_array ~wire ((_dto i 30 i 0)))))
		(_port (_int ste_left ~[30:0]wire~ 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ste_left_valid ~wire 0 7 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 9 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int subMean_left_out ~[15:0]wire~ 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int subMean_left_valid ~wire 0 10 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 12 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 13 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int zcr_active ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ste_active ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int submean_active ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#20_0@ (_arch 0 0 20 (_prcs 0(_simple)(_trgt(8))(_sens(0)(1))
			)))
			(@ASSIGN#21_1@ (_arch 1 0 21 (_prcs 1(_simple)(_trgt(9))(_sens(2)(3))
			)))
			(@ASSIGN#22_2@ (_arch 2 0 22 (_prcs 2(_simple)(_trgt(10))(_sens(4)(5))
			)))
			(@ASSIGN#23_3@ (_arch 3 0 23 (_prcs 3(_alias ((glass)(zcr_active)(ste_active)(submean_active)))(_simple)(_trgt(6))(_sens(8)(9)(10))
			)))
			(@ASSIGN#24_4@ (_arch 4 0 24 (_prcs 4(_alias ((shout)(glass)))(_simple)(_trgt(7))(_sens(6))
			)))
		)
	)
	
	
	(_model . classification 6 -1)

)
I 000056 55 1179          1492044568974 rising_edge_det
(_unit VERILOG 6.3365.6.764 (rising_edge_det 0 1(rising_edge_det 0 1))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../rising_edge_det.v\ VERILOG (\./../../rising_edge_det.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 6d3f3d6d303b3a7b656e28373b683b6b686b696b6a)
	(_ent
		(_time 1492044568000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_port (_int clk ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int reset ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int din ~wire 0 1 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pe ~reg 0 1 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int temp ~reg 0 6 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#8_0@ (_arch 0 0 8 (_prcs 0(_trgt(4))(_sens(0)(1)(2))(_dssslclk(0))
			)))
			(@ALWAYS#15_1@ (_arch 1 0 15 (_prcs 1(_trgt(3))(_sens(0)(1)(4)(2))(_dssslclk(0))
			)))
		)
	)
	
	
	(_model . rising_edge_det 3 -1)

)
I 000053 55 4397          1492044568976 fifo_submean
(_unit VERILOG 6.3365.6.764 (fifo_submean 0 8(fifo_submean 0 8))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../fifo_submean.v\ VERILOG (\./../../fifo_submean.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 6d3e396d303a3f7b383a2b363f6a686b6f6b396b68)
	(_ent
		(_time 1492044568000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Data ~[14:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[14:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_submean_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_submean_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_submean_0_0.AFPOINTER1 (_string \V"0b00000010010000"\) (_source 0 34))
		(_toward 0 fifo_submean_0_0.AFPOINTER (_string \V"0b00000010100000"\) (_source 0 35))
		(_toward 0 fifo_submean_0_0.AEPOINTER1 (_string \V"0b00000010110000"\) (_source 0 36))
		(_toward 0 fifo_submean_0_0.AEPOINTER (_string \V"0b00000010100000"\) (_source 0 37))
		(_toward 0 fifo_submean_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_submean_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_submean_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_submean_0_0.REGMODE (_string \V"OUTREG"\) (_source 0 41))
		(_toward 0 fifo_submean_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_submean_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_submean_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (scuba_vlo))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (_open))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_submean 3 -1)

)
I 000049 55 3373          1492044568978 submean2
(_unit VERILOG 6.3365.6.764 (submean2 0 1(submean2 0 1))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../submean2.v\ VERILOG (\./../../submean2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 6d3f3c6c3c3a3b7b3a6c78373d6b386e6f6a6e6a68)
	(_ent
		(_time 1492044568000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 10 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 11 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  3)))))
		(_port (_int data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 6 (_array ~reg ((_range  4)))))
		(_port (_int subMean_out ~[DATA_WIDTH-1:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int subMean_valid ~wire 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int Full ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Rd_En ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 21 (_array ~reg ((_range  5)(_dto i 15 i 0)))))
		(_sig (_int subMean_window ~[15:0]reg~[0:window_size-1]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[19:0]reg~ 0 22 (_array ~reg ((_dto i 19 i 0)))))
		(_sig (_int sum ~[19:0]reg~ 0 22 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~ 0 23 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int avg ~[15:0]reg~ 0 23 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[4:0]reg~ 0 24 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int window_init_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int window_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 25 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 25 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[14:0]wire~ 0 26 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int fifo_out ~[14:0]wire~ 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#33_0@ (_arch 0 0 33 (_prcs 0(_alias ((subMean_valid)(Rd_En)))(_simple)(_trgt(4))(_sens(6))
			)))
			(@ALWAYS#35_1@ (_arch 1 0 35 (_prcs 1(_trgt(8)(9)(3))(_read(0)(2)(6)(8)(1(d_14_0))(13)(9))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst f1 0 28 (_ent . fifo_submean)
		(_port
			((Data) (data_in(d_14_0)))
			((WrClock) (clk))
			((RdClock) (clk))
			((WrEn) (\1 \))
			((RdEn) (Rd_En))
			((Reset) (reset))
			((RPReset) (_open))
			((Q) (fifo_out))
			((Empty) (_open))
			((Full) (Full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst r1 0 31 (_ent . rising_edge_det)
		(_port
			((clk) (clk))
			((reset) (reset))
			((din) (Full))
			((pe) (Rd_En))
		)
	)
	(_model . submean2 6 -1)

)
I 000048 55 9625          1492044568980 squares
(_unit VERILOG 6.3365.6.764 (squares 0 8(squares 0 8))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../squares.v\ VERILOG (\./../../squares.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 7d2f2c7d282b2c6b2e796f27297a7e7a7e7a7c7a78)
	(_ent
		(_time 1492044568000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[6:0]wire~ 0 8 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int Address ~[6:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClockEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Q ~[14:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int qdataout14_ffin ~wire 0 15 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout13_ffin ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout12_ffin ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout11_ffin ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout10_ffin ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout9_ffin ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout8_ffin ~wire 0 21 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout7_ffin ~wire 0 22 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout6_ffin ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout5_ffin ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout4_ffin ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout3_ffin ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout2_ffin ~wire 0 27 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout1_ffin ~wire 0 28 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout0_ffin ~wire 0 29 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
	)
	
	
	(_defparam
		(_toward 0 mem_0_14.initval (_cnst \128'h80000000000000000000000000000000\) (_source 0 91))
		(_toward 0 mem_0_13.initval (_cnst \128'h7FFFFFFFFC0000000000000000000000\) (_source 0 96))
		(_toward 0 mem_0_12.initval (_cnst \128'h7FFFC00003FFFFFF8000000000000000\) (_source 0 101))
		(_toward 0 mem_0_11.initval (_cnst \128'h7F803FE003FFC0007FFFE00000000000\) (_source 0 106))
		(_toward 0 mem_0_10.initval (_cnst \128'h78783C1F83F03F807F801FFF80000000\) (_source 0 111))
		(_toward 0 mem_0_9.initval (_cnst \128'h6666339C638E3878787C1F807FC00000\) (_source 0 116))
		(_toward 0 mem_0_8.initval (_cnst \128'h5555AB5A5A49B66666639C78783F8000\) (_source 0 121))
		(_toward 0 mem_0_7.initval (_cnst \128'h0F0E33336D2D55555A5B6666387800\) (_source 0 126))
		(_toward 0 mem_0_6.initval (_cnst \128'h0F332D555A6678000F332D555A66780\) (_source 0 131))
		(_toward 0 mem_0_5.initval (_cnst \128'h03355660033556600335566003355660\) (_source 0 136))
		(_toward 0 mem_0_4.initval (_cnst \128'h0D580D580D580D580D580D580D580D58\) (_source 0 141))
		(_toward 0 mem_0_3.initval (_cnst \128'h14141414141414141414141414141414\) (_source 0 146))
		(_toward 0 mem_0_2.initval (_cnst \128'h22222222222222222222222222222222\) (_source 0 151))
		(_toward 0 mem_0_1.initval (_cnst \128'h0\) (_source 0 156))
		(_toward 0 mem_0_0.initval (_cnst \128'h55555555555555555555555555555555\) (_source 0 161))
	)
	(_scope
	)
	(_inst FF_14 0 31 (_ent . FD1P3DX)
		(_port
			((D) (qdataout14_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(14)))
		)
	)
	(_inst FF_13 0 35 (_ent . FD1P3DX)
		(_port
			((D) (qdataout13_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(13)))
		)
	)
	(_inst FF_12 0 39 (_ent . FD1P3DX)
		(_port
			((D) (qdataout12_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(12)))
		)
	)
	(_inst FF_11 0 43 (_ent . FD1P3DX)
		(_port
			((D) (qdataout11_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(11)))
		)
	)
	(_inst FF_10 0 47 (_ent . FD1P3DX)
		(_port
			((D) (qdataout10_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(10)))
		)
	)
	(_inst FF_9 0 51 (_ent . FD1P3DX)
		(_port
			((D) (qdataout9_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(9)))
		)
	)
	(_inst FF_8 0 55 (_ent . FD1P3DX)
		(_port
			((D) (qdataout8_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(8)))
		)
	)
	(_inst FF_7 0 59 (_ent . FD1P3DX)
		(_port
			((D) (qdataout7_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(7)))
		)
	)
	(_inst FF_6 0 63 (_ent . FD1P3DX)
		(_port
			((D) (qdataout6_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(6)))
		)
	)
	(_inst FF_5 0 67 (_ent . FD1P3DX)
		(_port
			((D) (qdataout5_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(5)))
		)
	)
	(_inst FF_4 0 71 (_ent . FD1P3DX)
		(_port
			((D) (qdataout4_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(4)))
		)
	)
	(_inst FF_3 0 75 (_ent . FD1P3DX)
		(_port
			((D) (qdataout3_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(3)))
		)
	)
	(_inst FF_2 0 79 (_ent . FD1P3DX)
		(_port
			((D) (qdataout2_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(2)))
		)
	)
	(_inst FF_1 0 83 (_ent . FD1P3DX)
		(_port
			((D) (qdataout1_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(1)))
		)
	)
	(_inst FF_0 0 87 (_ent . FD1P3DX)
		(_port
			((D) (qdataout0_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(0)))
		)
	)
	(_inst mem_0_14 0 92 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout14_ffin))
		)
	)
	(_inst mem_0_13 0 97 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout13_ffin))
		)
	)
	(_inst mem_0_12 0 102 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout12_ffin))
		)
	)
	(_inst mem_0_11 0 107 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout11_ffin))
		)
	)
	(_inst mem_0_10 0 112 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout10_ffin))
		)
	)
	(_inst mem_0_9 0 117 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout9_ffin))
		)
	)
	(_inst mem_0_8 0 122 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout8_ffin))
		)
	)
	(_inst mem_0_7 0 127 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout7_ffin))
		)
	)
	(_inst mem_0_6 0 132 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout6_ffin))
		)
	)
	(_inst mem_0_5 0 137 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout5_ffin))
		)
	)
	(_inst mem_0_4 0 142 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout4_ffin))
		)
	)
	(_inst mem_0_3 0 147 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout3_ffin))
		)
	)
	(_inst mem_0_2 0 152 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout2_ffin))
		)
	)
	(_inst mem_0_1 0 157 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout1_ffin))
		)
	)
	(_inst mem_0_0 0 162 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout0_ffin))
		)
	)
	(_model . squares 1 -1)

)
I 000044 55 2480          1492044568982 ste
(_unit VERILOG 6.3365.6.764 (ste 0 1(ste 0 1))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../ste.v\ VERILOG (\./../../ste.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 7d2f2c7d2d2a2c6a7a7c6927297a7e7a797b787a7e)
	(_ent
		(_time 1492044568000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 8 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 8 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 9 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[30:0]reg~ 0 5 (_array ~reg ((_dto i 30 i 0)))))
		(_port (_int ste ~[30:0]reg~ 0 5 (_arch (_out)))(_reg)(_flags2))
		(_port (_int ste_valid ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[14:0]wire~ 0 17 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int square ~[14:0]wire~ 0 17 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[6:0]reg~ 0 18 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 19 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int ste_window ~[15:0]reg~[0:window_size-1]~ 0 19 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 20 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 20 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int sum ~[30:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#23,48,60_0@ (_arch 0 0 23 (_prcs 0(_trgt(6)(3)(4)(8)(7)(9))(_read(0)(2)(6)(9)(8)(1)(5))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst sq1 0 58 (_ent . squares)
		(_port
			((Address) (data(d_14_8)))
			((OutClock) (clk))
			((OutClockEn) (\1 \))
			((Reset) (reset))
			((Q) (square))
		)
	)
	(_model . ste 6 -1)

)
I 000044 55 2302          1492044568984 zcr
(_unit VERILOG 6.3365.6.764 (zcr 0 1(zcr 0 1))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../zcr.v\ VERILOG (\./../../zcr.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 7d2f7e7c2a2b2b6a282a6e262e7a2c7b7e7a7f7a2c)
	(_ent
		(_time 1492044568000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[5:0]reg~ 0 6 (_array ~reg ((_dto i 5 i 0)))))
		(_port (_int zcr_count ~[5:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int zcr_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int zcr_count_temp ~[5:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int current ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int not_previous ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 21 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 22 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int zcr_window ~[15:0]reg~[0:window_size-1]~ 0 22 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int clear ~reg 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 24 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 24 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#26,49,61_0@ (_arch 0 0 26 (_prcs 0(_trgt(8)(4)(3)(11)(9)(5)(6)(7))(_read(0)(2)(8)(5)(11)(1)(9)(6)(7))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . zcr 6 -1)

)
I 000050 55 4335          1492044568986 fifo_left
(_unit VERILOG 6.3365.6.764 (fifo_left 0 8(fifo_left 0 8))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../fifo_left.v\ VERILOG (\./../../fifo_left.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 7d2e297c202a2f6b282a3b277f7b787b7b7a797b7b)
	(_ent
		(_time 1492044568000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_left_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_left_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_left_0_0.AFPOINTER1 (_string \V"0b00000011010000"\) (_source 0 34))
		(_toward 0 fifo_left_0_0.AFPOINTER (_string \V"0b00000011100000"\) (_source 0 35))
		(_toward 0 fifo_left_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_left_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_left_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_left_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_left_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_left_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_left_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_left_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_left_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_left 3 -1)

)
I 000051 55 4355          1492044568988 fifo_right
(_unit VERILOG 6.3365.6.764 (fifo_right 0 8(fifo_right 0 8))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../fifo_right.v\ VERILOG (\./../../fifo_right.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 7d2e297c202a2f6b282a3b262e7b747b7a7b757a79)
	(_ent
		(_time 1492044568000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_right_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_right_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_right_0_0.AFPOINTER1 (_string \V"0b00000011110000"\) (_source 0 34))
		(_toward 0 fifo_right_0_0.AFPOINTER (_string \V"0b00000100000000"\) (_source 0 35))
		(_toward 0 fifo_right_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_right_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_right_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_right_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_right_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_right_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_right_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_right_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_right_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_right 3 -1)

)
I 000056 55 4455          1492044568990 fifo_horizontal
(_unit VERILOG 6.3365.6.764 (fifo_horizontal 0 8(fifo_horizontal 0 8))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../fifo_horizontal.v\ VERILOG (\./../../fifo_horizontal.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 8dded983d0dadf9bd8dacbd7d48bdb8a8f8b848adc)
	(_ent
		(_time 1492044568000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER1 (_string \V"0b00000011100000"\) (_source 0 34))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER (_string \V"0b00000011110000"\) (_source 0 35))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_horizontal_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_horizontal_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_horizontal_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_horizontal_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_horizontal_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_horizontal 3 -1)

)
I 000047 55 4474          1492044568992 i2s_rx
(_unit VERILOG 6.3365.6.764 (i2s_rx 0 9(i2s_rx 0 9))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_code 8dded686dbdbda988ad99fd6d48b848e8f8a8e88db)
	(_ent
		(_time 1492044568000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 11 \16\ (_ent -1 (_cnst \16\))))
		(_port (_int i_sys_rst ~wire 0 13 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sck ~wire 0 15 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_ws ~wire 0 16 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int i_sd ~wire 0 17 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 19 (_array ~wire ((_range  14)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 19 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 20 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_left_vld ~wire 0 21 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_vld ~wire 0 22 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int ws_i ~reg 0 39 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 40 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_vld_i ~reg 0 41 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_i ~reg 0 42 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 43 (_array ~reg ((_range  15)))))
		(_sig (_int left_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 43 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 44 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_vld_reg_i ~reg 0 45 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_reg_i ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_pulse_i ~wire 0 48 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_vld ~wire 0 49 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_vld ~wire 0 50 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int d1_right_vld ~reg 0 52 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_right_vld ~reg 0 53 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int d1_left_vld ~reg 0 54 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_left_vld ~reg 0 55 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 56 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 57 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 58 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 59 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_i ~reg 0 60 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#64,82,93,152,161_0@ (_arch 0 0 64 (_prcs 0(_trgt(8)(9)(27)(12)(13)(10)(11)(21)(22)(19)(20))(_read(1)(0)(2)(8)(3)(9)(12(_range 16))(27)(13(_range 17))(16)(10)(11)(17)(21)(18)(19))
				(_need_init)
			)))
			(@ASSIGN#79_1@ (_arch 1 0 79 (_prcs 1(_simple)(_trgt(16))(_sens(8)(9))
			)))
			(@ALWAYS#111_2@ (_arch 2 0 111 (_prcs 4(_trgt(14)(15))(_sens(1)(0)(10)(11))(_dssslclk(1))
			)))
			(@ALWAYS#124_3@ (_arch 3 0 124 (_prcs 5(_trgt(23))(_sens(1)(0)(12))(_dssslclk(1))
			)))
			(@ALWAYS#131_4@ (_arch 4 0 131 (_prcs 6(_trgt(25))(_sens(1)(0)(23))(_dssslclk(1))
			)))
			(@ALWAYS#138_5@ (_arch 5 0 138 (_prcs 7(_trgt(24))(_sens(1)(0)(13))(_dssslclk(1))
			)))
			(@ALWAYS#145_6@ (_arch 6 0 145 (_prcs 8(_trgt(26))(_sens(1)(0)(24))(_dssslclk(1))
			)))
			(@ASSIGN#171_7@ (_arch 7 0 171 (_prcs 11(_simple)(_trgt(4))(_sens(25))
			)))
			(@ASSIGN#172_8@ (_arch 8 0 172 (_prcs 12(_simple)(_trgt(5))(_sens(26))
			)))
			(@ASSIGN#174_9@ (_arch 9 0 174 (_prcs 13(_alias ((o_left_vld)(d2_left_vld)))(_simple)(_trgt(6))(_sens(22))
			)))
			(@ASSIGN#175_10@ (_arch 10 0 175 (_prcs 14(_alias ((o_right_vld)(d2_right_vld)))(_simple)(_trgt(7))(_sens(20))
			)))
			(@ASSIGN#177_11@ (_arch 11 0 177 (_prcs 15(_simple)(_trgt(17))(_sens(10)(14))
			)))
			(@ASSIGN#178_12@ (_arch 12 0 178 (_prcs 16(_simple)(_trgt(18))(_sens(11)(15))
			)))
			(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 17 (_virtual))))
		)
	)
	
	
	(_model . i2s_rx 25 -1)

)
I 000055 55 2091          1492044568994 I2S_Controller
(_unit VERILOG 6.3365.6.764 (I2S_Controller 0 1(I2S_Controller 0 1))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 8ddcd686dbd9da98de8a9ed78a8bd88a898a8f8bdb)
	(_ent
		(_time 1492044568000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 15 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int o_ws ~reg 0 5 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 6 (_array ~wire ((_range  2)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_left_vld ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_vld ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]reg~ 0 28 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int count ~[4:0]reg~ 0 28 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#48_0@ (_arch 0 0 48 (_prcs 0(_trgt(8)(3))(_read(2)(0)(8)(3))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 1 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst i2s_rx_inst 0 66 (_ent . i2s_rx)
		(_gen
			((DATA_WIDTH) (DATA_WIDTH))
		)
		(_port
			((i_sys_rst) (rst))
			((i_sck) (o_sck))
			((i_ws) (o_ws))
			((i_sd) (i_sd))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_model . I2S_Controller 3 -1)

)
I 000045 55 6123          1492044568996 pll2
(_unit VERILOG 6.3365.6.764 (pll2 0 8(pll2 0 8))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../pll2.v\ VERILOG (\./../../pll2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 8ddfdf838ada8a9e898b9dd78f8bde8e8f8a8d8bde)
	(_ent
		(_time 1492044568000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \15\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \95\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \15\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \16\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \96\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \16\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll2 4 -1)

)
I 000048 55 1737          1492044568998 clk_div
(_unit VERILOG 6.3365.6.764 (clk_div 0 1(clk_div 0 1))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../clkdiv.v\ VERILOG (\./../../clkdiv.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 8ddedc838ada8b98d98e99d7d58a8b8b8e8bde8bdf)
	(_ent
		(_time 1492044568000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 3 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WIDTH ~vector~0 0 3 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~1 0 5 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N ~vector~1 0 5 \4\ (_ent -1 (_cnst \4\))))
		(_port (_int clk ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int clk_out ~wire 0 6 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[WIDTH-1:0]reg~ 0 12 (_array ~reg ((_range  4)))))
		(_sig (_int r_reg ~[WIDTH-1:0]reg~ 0 12 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[WIDTH-1:0]wire~ 0 13 (_array ~wire ((_range  5)))))
		(_sig (_int r_nxt ~[WIDTH-1:0]wire~ 0 13 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int clk_track ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(3)(5))(_read(0)(1)(4)(5))
				(_need_init)
			)))
			(@ASSIGN#35_1@ (_arch 1 0 35 (_prcs 1(_simple)(_trgt(4))(_sens(3))
			)))
			(@ASSIGN#36_2@ (_arch 2 0 36 (_prcs 2(_alias ((clk_out)(clk_track)))(_simple)(_trgt(2))(_sens(5))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . clk_div 6 -1)

)
I 000045 55 6123          1492044569000 pll1
(_unit VERILOG 6.3365.6.764 (pll1 0 8(pll1 0 8))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../pll1.v\ VERILOG (\./../../pll1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 8ddfdf838ada8a9e8a8b9dd78f8bde8e8c8a8d8bde)
	(_ent
		(_time 1492044568000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \0\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \103\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \12\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \1\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \104\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \13\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll1 4 -1)

)
I 000044 55 11194         1492044569002 top
(_unit VERILOG 6.3365.6.764 (top 0 1(top 0 1))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../top.v\ VERILOG (\./../../top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_code 9cceca9399cac88bcb93dac7cd9b989aca9b9c9b98)
	(_ent
		(_time 1492044568000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 21 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 21 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst_n ~wire 0 1 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mclk ~wire 0 2 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws ~wire 0 5 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 6 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int horizontal_out ~[15:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int vertical_out ~[15:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mclk2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd2 ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck2 ~wire 0 10 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws2 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int SDA ~wire 0 12 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 13 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 15 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int beam_forming_valid ~wire 0 16 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trigger ~wire 0 17 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int subMean_left_out ~[15:0]wire~ 0 40 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[5:0]wire~ 0 42 (_array ~wire ((_dto i 5 i 0)))))
		(_sig (_int zcr_count_right ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_count_left ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int zcr_valid_right ~wire 0 43 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_valid_left ~wire 0 43 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fpga_clk ~wire 0 44 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fifo_in1 ~[15:0]wire~ 0 45 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[31:0]wire~ 0 46 (_array ~wire ((_dto i 31 i 0)))))
		(_sig (_int fifo_in2 ~[31:0]wire~ 0 46 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wr_en ~wire 0 47 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wr_en2 ~wire 0 47 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_right_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_left_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[30:0]wire~ 0 52 (_array ~wire ((_dto i 30 i 0)))))
		(_sig (_int ste_left ~[30:0]wire~ 0 52 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst ~wire 0 53 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sys_rst ~wire 0 54 (_arch (_uni)))(_net implicit)(_flags1))
		(_type (_int ~[7:0]wire~ 0 59 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int DATA ~[7:0]wire~ 0 59 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_right_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_left_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_vld ~wire 0 71 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld ~wire 0 72 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int osc_clk ~wire 0 78 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rvl_clk ~wire 0 86 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock ~wire 0 87 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int compute_clk ~wire 0 98 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock2 ~wire 0 99 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_left_vld2 ~wire 0 108 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld2 ~wire 0 109 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_empty ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_full ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int almost_full ~wire 0 125 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_empty ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_full ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int ste_left_valid ~wire 0 151 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int subMean_left_valid ~wire 0 159 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rd_en1 ~wire 0 184 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int led_pattern ~wire 0 185 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int Clock ~wire 0 192 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int CS_L ~wire 0 194 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int RW_L ~wire 0 195 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int INTR_L ~wire 0 196 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A0 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A1 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A2 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \3 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \4 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \5 \ ~wire -1 184 (_int (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#184_0@ (_int 0 0 184 (_prcs 0(_alias ((\5 \)(i_sys_rst)(rd_en1)))(_simple)(_trgt(70))(_sens(37)(57))
			)))
			(@ASSIGN#54_1@ (_arch 1 0 54 (_prcs 1(_simple)(_trgt(37))(_sens(36)(45)(47))
			)))
			(@ASSIGN#55_2@ (_arch 2 0 55 (_prcs 2(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#113_3@ (_arch 3 0 113 (_prcs 3(_simple)(_trgt(33))(_sens(27))
			)))
			(@ASSIGN#114_4@ (_arch 4 0 114 (_prcs 4(_simple)(_trgt(34))(_sens(28))
			)))
			(@ASSIGN#115_5@ (_arch 5 0 115 (_prcs 5(_simple)(_trgt(23))(_sens(27(d_31_16)))
			)))
			(@ASSIGN#116_6@ (_arch 6 0 116 (_prcs 6(_simple)(_trgt(31))(_sens(29))
			)))
			(@ASSIGN#117_7@ (_arch 7 0 117 (_prcs 7(_simple)(_trgt(32))(_sens(30))
			)))
			(@ASSIGN#120_8@ (_arch 8 0 120 (_prcs 8(_simple)(_trgt(25))(_sens(42))
			)))
			(@ASSIGN#121_9@ (_arch 9 0 121 (_prcs 9(_simple)(_trgt(25))(_sens(48)(49))
			)))
			(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 10 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 OSCH_inst.NOM_FREQ (_string \V"16.63"\) (_source 0 76))
	)
	(_scope
	)
	(_inst port1 0 64 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_inst OSCH_inst 0 77 (_ent . OSCH)
		(_port
			((STDBY) (\1 \))
			((OSC) (osc_clk))
			((SEDSTDBY) (_open))
		)
	)
	(_inst my_pll1 0 81 (_ent . pll1)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (fpga_clk))
			((CLKOS) (mclk))
			((CLKOS2) (rvl_clk))
			((LOCK) (lock))
		)
	)
	(_inst div8 0 90 (_ent . clk_div)
		(_port
			((clk) (mclk))
			((reset) (i_sys_rst))
			((clk_out) (o_sck))
		)
	)
	(_inst my_pll2 0 93 (_ent . pll2)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (mclk2))
			((CLKOS) (o_sck2))
			((CLKOS2) (compute_clk))
			((LOCK) (lock2))
		)
	)
	(_inst port2 0 101 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd2))
			((o_sck) (o_sck2))
			((o_ws) (o_ws2))
			((o_left_data) (o_left_data2))
			((o_right_data) (o_right_data2))
			((o_left_vld) (o_left_vld2))
			((o_right_vld) (o_right_vld2))
		)
	)
	(_inst horizontal_port 0 123 (_ent . fifo_horizontal)
		(_port
			((Data) (fifo_in1))
			((WrClock) (o_sck))
			((RdClock) (o_ws))
			((WrEn) (wr_en))
			((RdEn) (\2 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (horizontal_out))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (almost_full))
		)
	)
	(_inst vertical_right 0 129 (_ent . fifo_right)
		(_port
			((Data) (o_right_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_right_vld2))
			((RdEn) (\3 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_right_data2))
			((Empty) (right_empty))
			((Full) (right_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst vertical_left 0 132 (_ent . fifo_left)
		(_port
			((Data) (o_left_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_left_vld2))
			((RdEn) (\4 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_left_data2))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst zcr1 0 138 (_ent . zcr)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((zcr_count) (zcr_count_left))
			((zcr_valid) (zcr_valid_left))
		)
	)
	(_inst ste1 0 146 (_ent . ste)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((ste) (ste_left))
			((ste_valid) (ste_left_valid))
		)
	)
	(_inst subMean1 0 154 (_ent . submean2)
		(_port
			((clk) (o_ws))
			((data_in) (horizontal_out))
			((reset) (i_sys_rst))
			((subMean_out) (subMean_left_out))
			((subMean_valid) (subMean_left_valid))
		)
	)
	(_inst class1 0 163 (_ent . classification)
		(_port
			((zcr_count_left) (zcr_count_left))
			((zcr_valid_left) (zcr_valid_left))
			((ste_left) (ste_left))
			((ste_left_valid) (ste_left_valid))
			((subMean_left_out) (subMean_left_out))
			((subMean_left_valid) (subMean_left_valid))
			((glass) (glass))
			((shout) (shout))
		)
	)
	(_inst beam_forming 0 178 (_ent . beamforming2)
		(_port
			((trigger) (trigger))
			((compute_clk) (compute_clk))
			((clk) (o_ws2))
			((left_data_in) (out_left_data2))
			((right_data_in) (out_right_data2))
			((reset) (\5 \))
			((led_pattern) (led_pattern))
			((beam_forming_valid) (beam_forming_valid))
		)
	)
	(_inst i2c1 0 189 (_ent . I2C_Top)
		(_port
			((SDA) (SDA))
			((SCL) (SCL))
			((Clock) (Clock))
			((Reset_L) (i_sys_rst))
			((CS_L) (CS_L))
			((RW_L) (RW_L))
			((INTR_L) (INTR_L))
			((A0) (A0))
			((A1) (A1))
			((A2) (A2))
			((DATA) (DATA))
		)
	)
	(_model . top 11 -1)

)
I 000058 55 6378          1492044569004 I2S_Controller_tb
(_unit VERILOG 6.3365.6.764 (I2S_Controller_tb 0 5(I2S_Controller_tb 0 5))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../my_tb.v\ VERILOG (\./../../my_tb.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_code 9ccdc796cdc8cb89ca999e99dac6989b989b9e9aca9acf)
	(_ent
		(_time 1492044568000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 12 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 12 \32\ (_ent -1 (_cnst \32\))))
		(_sig (_int rst_n ~reg 0 43 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck ~wire 0 44 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws ~wire 0 45 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck2 ~wire 0 48 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws2 ~wire 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd2 ~reg 0 50 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 54 (_array ~wire ((_range  15)))))
		(_sig (_int horizontal_out ~[DATA_WIDTH-1:0]wire~ 0 54 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:20]~ 0 57 (_array ~reg ((_to i 0 i 20)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem ~[15:0]reg~[0:20]~ 0 57 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:4005]~ 0 58 (_array ~reg ((_to i 0 i 4005)(_dto i 15 i 0)))))
		(_sig (_int input_right_mem ~[15:0]reg~[0:4005]~ 0 58 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:90]~ 0 60 (_array ~reg ((_to i 0 i 90)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem2 ~[15:0]reg~[0:90]~ 0 60 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int input_right_mem2 ~[15:0]reg~[0:90]~ 0 61 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int i_sys_rst ~wire 0 65 (_arch (_uni)))(_net implicit)(_nonbaction)(_noforceassign))
		(_type (_int ~[31:0]reg~ 0 70 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int input_left_data_array ~[31:0]reg~ 0 70 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array ~[31:0]reg~ 0 71 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_left_data_array2 ~[31:0]reg~ 0 72 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array2 ~[31:0]reg~ 0 73 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 74 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int count ~[6:0]reg~ 0 74 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int count2 ~[6:0]reg~ 0 75 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sd_right_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sd_right_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 81 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int count_left ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_left2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int trigger ~reg 0 83 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_downward 0 DUT i_sys_rst)(_flags1))
		(_subprogram
			(_func \$readmemh\)

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#65_0@ (_arch 0 0 65 (_prcs 0(_simple)(_trgt(12))(_sens(38))
			)))
			(@INITIAL#84_1@ (_arch 1 0 84 (_prcs 1(_trgt(9)(8))
			)))
			(@INITIAL#89_2@ (_arch 2 0 89 (_prcs 2(_trgt(11)(10))
			)))
			(@INITIAL#97_3@ (_arch 3 0 97 (_prcs 3(_trgt(0)(31)(32))
			)))
			(@INITIAL#105_4@ (_arch 4 0 105 (_prcs 4(_trgt(33)(34))
			)))
			(@ALWAYS#111_5@ (_arch 5 0 111 (_prcs 5(_trgt(32)(14)(31)(13))(_read(32)(9)(31)(8))(_sens(2))
				(_need_init)
			)))
			(@ALWAYS#142_6@ (_arch 6 0 142 (_prcs 6(_trgt(34)(16)(33)(15))(_read(34)(11)(33)(10))(_sens(5))
				(_need_init)
			)))
			(@INITIAL#176_7@ (_arch 7 0 176 (_prcs 7(_trgt(35))
			)))
			(@ALWAYS#182,210,237_8@ (_arch 8 0 182 (_prcs 8(_trgt(17)(23)(24))(_read(1)(12)(17)(2)(14)(13))
				(_need_init)
			)))
			(@ALWAYS#195,223,250_9@ (_arch 9 0 195 (_prcs 9(_trgt(18)(27)(28))(_read(4)(12)(18)(5)(16)(15))
				(_need_init)
			)))
			(@ALWAYS#263_10@ (_arch 10 0 263 (_prcs 14(_trgt(26))(_read)(_sens(23)(2)(24))
				(_need_init)
			)))
			(@ALWAYS#265_11@ (_arch 11 0 265 (_prcs 15(_trgt(30))(_read)(_sens(5)(27)(28))
				(_need_init)
			)))
			(@ALWAYS#269_12@ (_arch 12 0 269 (_prcs 16(_trgt(3))(_sens(1)(26))(_dssslclk(1))
				(_need_init)
			)))
			(@ALWAYS#272_13@ (_arch 13 0 272 (_prcs 17(_trgt(6))(_sens(4)(30))(_dssslclk(4))
				(_need_init)
			)))
			(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 18 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 DUT.DATA_WIDTH (_code 16) (_source 0 67))
	)
	(_scope
	)
	(_inst DUT 0 22 (_ent . top)
		(_port
			((rst_n) (rst_n))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((i_sd2) (i_sd2))
			((o_sck2) (o_sck2))
			((o_ws2) (o_ws2))
			((horizontal_out) (horizontal_out))
			((trigger) (trigger))
			((mclk) (_open))
			((vertical_out) (_open))
			((mclk2) (_open))
			((SDA) (_open))
			((SCL) (_open))
			((glass) (_open))
			((shout) (_open))
			((beam_forming_valid) (_open))
		)
	)
	(_inst GSR_INST 0 40 (_ent . GSR)
		(_port
			((GSR) (\1 \))
		)
	)
	(_inst PUR_INST 0 41 (_ent . PUR)
		(_port
			((PUR) (\2 \))
		)
	)
	(_model . I2S_Controller_tb 21 -1)

)
I 000051 55 1809          1492044569006 char_cntrl
(_unit VERILOG 6.3365.6.764 (char_cntrl 0 1(char_cntrl 0 1))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../char_cntrl.v\ VERILOG (\./../../char_cntrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 9ccfcd93c7cbc98b9dcadac6ce9ac99b989b9e9acf)
	(_ent
		(_time 1492044568000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDLE ~vector~0 0 11 \1'b0\ (_ent -1 (_cnst \1'b0\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE ~vector~1 0 11 \1'b1\ (_ent -1 (_cnst \1'b1\))))
		(_port (_int in ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk ~wire 0 4 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int out ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[8:0]reg~ 0 13 (_array ~reg ((_dto i 8 i 0)))))
		(_sig (_int counter ~[8:0]reg~ 0 13 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int state ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~reg 0 14 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(4)(3))(_read(1)(2)(5)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_COMBO@ (_arch 1 0 33 (_prcs 1(_trgt(6))(_read)(_sens(5)(0)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_SEQ@ (_arch 2 0 52 (_prcs 2(_trgt(5))(_sens(1)(2)(6))(_dssslclk(1))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit FSM_COMBO begin 0 34)
		(_unit FSM_SEQ begin 0 53)
	)
	(_model . char_cntrl 4 -1)

)
I 000053 55 4297          1492044569008 beam_forming
(_unit VERILOG 6.3365.6.764 (beam_forming 0 1(beam_forming 0 1))
	(_version vd0)
	(_time 1492044568643 2017.04.12 19:49:28)
	(_source (\./../../beamforming.v\ VERILOG (\./../../beamforming.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 9ccfcc93cacbc98ac898ca9a8ac69b9b9e9ac89a959ac9)
	(_ent
		(_time 1492044568000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \30\ (_ent -1 (_cnst \30\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  3)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 6 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size*3]~ 0 20 (_array ~reg ((_range  4)(_dto i 15 i 0)))))
		(_sig (_int left_data_storage ~[15:0]reg~[0:window_size*3]~ 0 20 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int right_data_storage ~[15:0]reg~[0:window_size*3]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 22 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 22 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[6:0]reg~ 0 23 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int full ~reg 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~ 0 25 (_array ~reg ((_dto i 21 i 0)))))
		(_sig (_int min_diff ~[21:0]reg~ 0 25 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~[0:59]~ 0 26 (_array ~reg ((_to i 0 i 59)(_dto i 21 i 0)))))
		(_sig (_int current_diff ~[21:0]reg~[0:59]~ 0 26 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int j ~integer~S 0 27 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int shift_index_counter ~integer~S 0 28 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int final_index ~integer~S 0 29 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int diff_done ~integer~S 0 30 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[7:0]reg~[0:window_size*2]~ 0 32 (_array ~reg ((_range  5)(_dto i 7 i 0)))))
		(_sig (_int phase_diff_LUT ~[7:0]reg~[0:window_size*2]~ 0 32 (_arch (_uni ))) (_reg memory )(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#33_0@ (_arch 0 0 33 (_prcs 0(_trgt(17(0))(17(1))(17(2))(17(3))(17(4))(17(5))(17(6))(17(7))(17(8))(17(9))(17(10))(17(11))(17(12))(17(13))(17(14))(17(15))(17(16))(17(17))(17(18))(17(19))(17(20))(17(21))(17(22))(17(23))(17(24))(17(25))(17(26))(17(27))(17(28))(17(29))(17(30))(17(31))(17(32))(17(33))(17(34))(17(35))(17(36))(17(37))(17(38))(17(39))(17(40))(17(41))(17(42))(17(43))(17(44))(17(45))(17(46))(17(47))(17(48))(17(49))(17(50))(17(51))(17(52))(17(53))(17(54))(17(55))(17(56))(17(57))(17(58))(17(59))(17(60))(9)(11)(14)(12(0))(12(1))(12(2))(12(3))(12(4))(12(5))(12(6))(12(7))(12(8))(12(9))(12(10))(12(11))(12(12))(12(13))(12(14))(12(15))(12(16))(12(17))(12(18))(12(19))(12(20))(12(21))(12(22))(12(23))(12(24))(12(25))(12(26))(12(27))(12(28))(12(29))(12(30))(12(31))(12(32))(12(33))(12(34))(12(35))(12(36))(12(37))(12(38))(12(39))(12(40))(12(41))(12(42))(12(43))(12(44))(12(45))(12(46))(12(47))(12(48))(12(49))(12(50))(12(51))(12(52))(12(53))(12(54))(12(55))(12(56))(12(57))(12(58))(12(59))(16)(13))
			)))
			(@ALWAYS#161,164,197,216,234_1@ (_arch 1 0 161 (_prcs 1(_trgt(4)(9)(5)(10)(11)(16)(8)(6)(7)(14)(13)(12)(15))(_read(0)(3)(17)(15)(8)(9)(2)(1)(10)(16)(14)(13)(6)(7)(12)(11))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_model . beam_forming 10 -1)

)
I 000053 55 1861          1492044687565 Start_Behave
(_unit VHDL (start_generator 0 54(start_behave 0 64))
	(_version vd0)
	(_time 1492044687566 2017.04.12 19:51:27)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code e8bdb9bae4bfbdffeebbfcb1efeeefeeedeebdeeed)
	(_ent
		(_time 1492043708291)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int Start_Enable -1 0 57(_ent(_in))))
		(_port (_int SCL -2 0 58(_ent(_in))))
		(_port (_int SDA -2 0 59(_ent(_in))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Gen_State 0 0 66(_arch(_uni))))
		(_sig (_int Next_Start_Gen_State 0 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 68(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Gen_State 1 0 68(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_1 2 0 69(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_2 3 0 70(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_3 4 0 71(_arch(_string \"11"\))))
		(_prcs
			(I2C_Start_Gen_States(_arch 0 0 76(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Start_Gen_State_Machine(_arch 1 0 85(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(4)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Behave 2 -1)
)
I 000057 55 1625          1492044687581 Start_Det_Behave
(_unit VHDL (start_detect 0 138(start_det_behave 0 147))
	(_version vd0)
	(_time 1492044687582 2017.04.12 19:51:27)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code f7a2a6a6f4a0a2e0f1f7e3aef0f1f3f1f2f0f3f1f2)
	(_ent
		(_time 1492043708311)
	)
	(_object
		(_port (_int MPU_CLK -1 0 139(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 140(_ent(_in)(_event))))
		(_port (_int SCL -2 0 141(_ent(_in)(_event))))
		(_port (_int SDA -2 0 142(_ent(_in)(_event))))
		(_port (_int Start_Det -1 0 143(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 149(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Det_State 0 0 149(_arch(_uni)(_event))))
		(_sig (_int Next_Start_Det_State 0 0 150(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 151(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Det_State 1 0 151(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 152(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Det_State_1 2 0 152(_arch(_string \"01"\))))
		(_prcs
			(I2C_Start_Det_States(_arch 0 0 156(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Start_Det_Reg(_arch 1 0 165(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Start_Det_State_Machine(_arch 2 0 182(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Det_Behave 3 -1)
)
I 000052 55 1867          1492044687587 Stop_Behave
(_unit VHDL (stop_generator 0 213(stop_behave 0 223))
	(_version vd0)
	(_time 1492044687588 2017.04.12 19:51:27)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code f7a2a6a6f4a0f5e0f3a6b1ada1f1f2f1a2f1f2f0f5)
	(_ent
		(_time 1492043708318)
	)
	(_object
		(_port (_int MPU_CLK -1 0 214(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 215(_ent(_in)(_event))))
		(_port (_int Stop_Enable -1 0 216(_ent(_in))))
		(_port (_int SCL -2 0 217(_ent(_in))))
		(_port (_int SDA -2 0 218(_ent(_in))))
		(_port (_int SDA_EN3 -1 0 219(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 225(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Gen_State 0 0 225(_arch(_uni))))
		(_sig (_int Next_Stop_Gen_State 0 0 226(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 227(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Gen_State 1 0 227(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 228(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_1 2 0 228(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 229(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_2 3 0 229(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 230(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_3 4 0 230(_arch(_string \"11"\))))
		(_prcs
			(I2C_Stop_Gen_States(_arch 0 0 234(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Stop_Gen_State_Machine(_arch 1 0 244(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Behave 2 -1)
)
I 000056 55 1614          1492044687593 Stop_Det_Behave
(_unit VHDL (stop_detect 0 297(stop_det_behave 0 306))
	(_version vd0)
	(_time 1492044687594 2017.04.12 19:51:27)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 07525700045005100305415d520102000301020104)
	(_ent
		(_time 1492043708324)
	)
	(_object
		(_port (_int MPU_CLK -1 0 298(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 299(_ent(_in)(_event))))
		(_port (_int SCL -2 0 300(_ent(_in)(_event))))
		(_port (_int SDA -2 0 301(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 302(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 308(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Det_State 0 0 308(_arch(_uni)(_event))))
		(_sig (_int Next_Stop_Det_State 0 0 309(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 310(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Det_State 1 0 310(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 311(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Det_State_1 2 0 311(_arch(_string \"01"\))))
		(_prcs
			(I2C_Stop_Det_States(_arch 0 0 315(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Stop_Det_Reg(_arch 1 0 324(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Stop_Det_State_Machine(_arch 2 0 341(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Det_Behave 3 -1)
)
I 000051 55 1504          1492044687634 Int_Behave
(_unit VHDL (int_ctrl_block 0 52(int_behave 0 66))
	(_version vd0)
	(_time 1492044687635 2017.04.12 19:51:27)
	(_source (\./../../i2c_int_blk.vhd\))
	(_parameters tan)
	(_code 36626c33656066236264256d633134306533603034)
	(_ent
		(_time 1492043708585)
	)
	(_object
		(_port (_int MPU_CLK -1 0 53(_ent(_in)(_event))))
		(_port (_int RST_L -1 0 54(_ent(_in))))
		(_port (_int abort -1 0 55(_ent(_in))))
		(_port (_int Trans_IE -1 0 56(_ent(_in))))
		(_port (_int Recieve_IE -1 0 57(_ent(_in))))
		(_port (_int I2C_RW -1 0 58(_ent(_in))))
		(_port (_int Trans_Buffer_Empty -1 0 59(_ent(_in))))
		(_port (_int Recieve_Buffer_Full -1 0 60(_ent(_in))))
		(_port (_int Iack -1 0 61(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 62(_ent(_out))))
		(_port (_int INTR_L -1 0 63(_ent(_out))))
		(_sig (_int tbe_en -1 0 67(_arch(_uni)(_event))))
		(_sig (_int rbf_en -1 0 68(_arch(_uni)(_event))))
		(_sig (_int reset -1 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment (_trgt(11))(_sens(3)(5)(6)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(12))(_sens(4)(5)(7)))))
			(line__73(_arch 2 0 73(_assignment (_trgt(13))(_sens(1)(2)))))
			(line__75(_arch 3 0 75(_prcs (_trgt(9)(10))(_sens(11)(12)(13)(0)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Int_Behave 4 -1)
)
I 000052 55 2036          1492044687658 Arch_Behave
(_unit VHDL (arbitrator 0 54(arch_behave 0 67))
	(_version vd0)
	(_time 1492044687659 2017.04.12 19:51:27)
	(_source (\./../../i2c_arb_blk.vhd\))
	(_parameters tan)
	(_code 45111746421213534943511e164344424143134247)
	(_ent
		(_time 1492043708858)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int SCL -2 0 57(_ent(_in))))
		(_port (_int SDA -2 0 58(_ent(_in)(_event))))
		(_port (_int SDA_EN1 -1 0 59(_ent(_in)(_event))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_in)(_event))))
		(_port (_int SDA_EN3 -1 0 61(_ent(_in)(_event))))
		(_port (_int WCS_Ack -1 0 62(_ent(_in)(_event))))
		(_port (_int RCS_Ack -1 0 63(_ent(_in))))
		(_port (_int Lost_ARB -1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_State 0 0 68(_arch(_uni)(_event))))
		(_sig (_int Next_State 0 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle 1 0 70(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_1 2 0 71(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 72(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_2 3 0 72(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 73(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_3 4 0 73(_arch(_string \"11"\))))
		(_prcs
			(I2C_Arb_States(_arch 0 0 78(_prcs (_trgt(10))(_sens(0)(1)(11))(_dssslsensitivity 2))))
			(I2C_Arb_Register(_arch 1 0 87(_prcs (_trgt(9))(_sens(0)(1)(3)(4)(5)(6)(7)(10)(8))(_dssslsensitivity 8))))
			(I2C_Arb_Logic(_arch 2 0 107(_prcs (_simple)(_trgt(11))(_sens(2)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Arch_Behave 3 -1)
)
I 000053 55 3058          1492044687685 Count_Behave
(_unit VHDL (counter_block 0 57(count_behave 0 71))
	(_version vd0)
	(_time 1492044687686 2017.04.12 19:51:27)
	(_source (\./../../i2c_cnt_blk.vhd\))
	(_parameters tan)
	(_code 65313565363334736133713f316267603363676336)
	(_ent
		(_time 1492043709145)
	)
	(_object
		(_port (_int MPU_CLK -1 0 58(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 59(_ent(_in))))
		(_port (_int SCL -2 0 60(_ent(_in)(_event))))
		(_port (_int Abort -1 0 61(_ent(_in))))
		(_port (_int Byte_Cnt_EN -1 0 62(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_EN -1 0 63(_ent(_in)(_event))))
		(_port (_int go -1 0 64(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 65(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Byte_Count_Reg 0 0 65(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 66(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 1 0 66(_ent(_out))))
		(_port (_int Bit_Cnt_Flag -1 0 67(_ent(_out))))
		(_port (_int Byte_Cnt_Flag -1 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Bit_Counter 2 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Byte_Counter 3 0 73(_arch(_uni)(_event))))
		(_sig (_int Current_Bit_State -1 0 74(_arch(_uni)(_event))))
		(_sig (_int Next_Bit_State -1 0 75(_arch(_uni))))
		(_cnst (_int Idle_Bit_State -1 0 76(_arch((i 2)))))
		(_cnst (_int Count_Bit_State -1 0 77(_arch((i 3)))))
		(_sig (_int Current_Byte_State -1 0 78(_arch(_uni)(_event))))
		(_sig (_int Next_Byte_State -1 0 79(_arch(_uni))))
		(_cnst (_int Idle_Byte_State -1 0 80(_arch((i 2)))))
		(_cnst (_int Count_Byte_State -1 0 81(_arch((i 3)))))
		(_sig (_int reset -1 0 82(_arch(_uni)(_event))))
		(_sig (_int Byte_Cmpr -1 0 84(_arch(_uni)(_event))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment (_alias((Bit_Count)(Bit_Counter)))(_trgt(8))(_sens(11)))))
			(line__89(_arch 1 0 89(_assignment (_trgt(17))(_sens(1)(3)(6)))))
			(Bit_Count_States(_arch 2 0 91(_prcs (_trgt(13))(_sens(0)(17)(14))(_dssslsensitivity 2))))
			(Bit_Countp(_arch 3 0 100(_prcs (_trgt(9)(11))(_sens(0)(2)(5)(13)(17)(11))(_dssslsensitivity 5))))
			(Bit_Count_State_Machine(_arch 4 0 121(_prcs (_simple)(_trgt(14))(_sens(2)(5)(13)))))
			(Byte_Count_States(_arch 5 0 148(_prcs (_trgt(15))(_sens(0)(17)(16))(_dssslsensitivity 2))))
			(Byte_Countp(_arch 6 0 157(_prcs (_trgt(10)(12))(_sens(0)(2)(4)(15)(17)(18)(12))(_dssslsensitivity 6))))
			(Byte_Comparitor(_arch 7 0 182(_prcs (_trgt(18))(_sens(0)(7)(12)(17)))))
			(Byte_Count_State_Machine(_arch 8 0 195(_prcs (_simple)(_trgt(16))(_sens(2)(4)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197379)
		(33686018 33686018)
	)
	(_model . Count_Behave 9 -1)
)
I 000055 55 1460          1492044687717 Clk_Gen_Behave
(_unit VHDL (i2c_clock_generator 0 54(clk_gen_behave 0 67))
	(_version vd0)
	(_time 1492044687718 2017.04.12 19:51:27)
	(_source (\./../../i2c_clk_blk.vhd\))
	(_parameters tan)
	(_code 84d0de8f82d3d391d18597de8682d2828782d681d2)
	(_ent
		(_time 1492043709415)
	)
	(_object
		(_gen (_int cnt_f_hi -1 0 55 \105\ (_ent((i 105)))))
		(_gen (_int cnt_s_hi -1 0 56 \417\ (_ent((i 417)))))
		(_gen (_int cnt_f_lo -1 0 57 \209\ (_ent gms((i 209)))))
		(_gen (_int cnt_s_lo -1 0 58 \834\ (_ent gms((i 834)))))
		(_port (_int MPU_CLK -2 0 59(_ent(_in)(_event))))
		(_port (_int Rst_L -2 0 60(_ent(_in))))
		(_port (_int Mode -2 0 61(_ent(_in)(_event))))
		(_port (_int Abort -2 0 62(_ent(_in))))
		(_port (_int SCL_CK -2 0 63(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~834~13 0 68(_scalar (_to i 0 i 834))))
		(_sig (_int count 0 0 68(_arch(_uni))))
		(_sig (_int reset -2 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(6))(_sens(1)(3)))))
			(counter(_arch 1 0 74(_prcs (_trgt(5))(_sens(0)(2)(6)(5))(_dssslsensitivity 3))))
			(std_fast(_arch 2 0 89(_prcs (_simple)(_trgt(4))(_sens(0)(2)(5)(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . Clk_Gen_Behave 3 -1)
)
I 000053 55 1056          1492044687741 Synch_Behave
(_unit VHDL (synch_block 0 62(synch_behave 0 71))
	(_version vd0)
	(_time 1492044687742 2017.04.12 19:51:27)
	(_source (\./../../i2c_sync_blk.vhd\))
	(_parameters tan)
	(_code 94c1c49a99c3958295968ccd93929692c792c29297)
	(_ent
		(_time 1492043709587)
	)
	(_object
		(_port (_int MPU_CLK -1 0 63(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 64(_ent(_in)(_event))))
		(_port (_int SCL -2 0 65(_ent(_in)(_event))))
		(_port (_int SDA -2 0 66(_ent(_in)(_event))))
		(_port (_int SCL_synch -2 0 67(_ent(_out))))
		(_port (_int SDA_synch -2 0 68(_ent(_out))))
		(_sig (_int t1 -2 0 72(_arch(_uni))))
		(_sig (_int t2 -2 0 73(_arch(_uni))))
		(_prcs
			(Sync(_arch 0 0 79(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Synch_Behave 1 -1)
)
I 000056 55 8790          1492044687770 I2C_Main_Behave
(_unit VHDL (i2c_main 0 56(i2c_main_behave 0 90))
	(_version vd0)
	(_time 1492044687771 2017.04.12 19:51:27)
	(_source (\./../../i2c_main_blk.vhd\))
	(_parameters tan)
	(_code b3e7e9e2b2e4e4a6e5b7e5b5a2e9ebb5e6b5bab0b1b5b0)
	(_ent
		(_time 1492043709789)
	)
	(_object
		(_port (_int MPU_CLK -1 0 57(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 58(_ent(_in))))
		(_port (_int SCL -2 0 59(_ent(_in)(_event))))
		(_port (_int SDA -2 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 61(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 0 0 61(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_Flag -1 0 62(_ent(_in)(_event))))
		(_port (_int Byte_Cnt_Flag -1 0 63(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 64(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Trans_Buffer 1 0 64(_ent(_in))))
		(_port (_int Low_Address_Reg 1 0 65(_ent(_in))))
		(_port (_int Lost_Arb -1 0 66(_ent(_in))))
		(_port (_int Start_Det -1 0 67(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 68(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 69(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Command_Reg 2 0 69(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 72(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Status_Reg 3 0 72(_ent(_out))))
		(_port (_int Read_Buffer 1 0 76(_ent(_out))))
		(_port (_int Bit_Cnt_EN -1 0 77(_ent(_out))))
		(_port (_int Byte_Cnt_EN -1 0 78(_ent(_out))))
		(_port (_int Start_EN -1 0 79(_ent(_out))))
		(_port (_int Stop_EN -1 0 80(_ent(_out))))
		(_port (_int SDA_EN1 -1 0 81(_ent(_out))))
		(_port (_int TBE_Set -1 0 82(_ent(_out))))
		(_port (_int RBF_Set -1 0 83(_ent(_out))))
		(_port (_int Go_Clear -1 0 84(_ent(_out))))
		(_port (_int WCS_Ack -1 0 85(_ent(_out))))
		(_port (_int RCS_Ack -1 0 86(_ent(_out))))
		(_sig (_int go -1 0 91(_arch(_uni)(_event))))
		(_sig (_int abort -1 0 92(_arch(_uni))))
		(_sig (_int I2C_Bus_Busy -1 0 93(_arch(_uni))))
		(_sig (_int Error -1 0 94(_arch(_uni))))
		(_sig (_int Abort_Ack -1 0 95(_arch(_uni))))
		(_sig (_int Done -1 0 96(_arch(_uni))))
		(_sig (_int Reset -1 0 97(_arch(_uni)(_event))))
		(_sig (_int I2C_RW_Bit -1 0 99(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 100(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Read_SR 4 0 100(_arch(_uni))))
		(_sig (_int Trans_Buffer_SR 4 0 101(_arch(_uni))))
		(_sig (_int Value -1 0 103(_arch(_uni)(_event))))
		(_sig (_int det_low -1 0 105(_arch(_uni)(_event))))
		(_sig (_int det_high -1 0 106(_arch(_uni)(_event))))
		(_sig (_int MCS_Write_Flag -1 0 107(_arch(_uni))))
		(_sig (_int MCS_Read_Flag -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 109(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int load 5 0 109(_arch(_uni)(_event))))
		(_sig (_int shift -1 0 110(_arch(_uni)(_event))))
		(_sig (_int bit_cnt2 -1 0 111(_arch(_uni)(_event))))
		(_sig (_int b0 -1 0 114(_arch(_uni))))
		(_sig (_int b1 -1 0 115(_arch(_uni))))
		(_sig (_int s -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 120(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int MCS 6 0 120(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 121(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Idle_State 7 0 121(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 122(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Start_EN_State 8 0 122(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 123(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_Slv_Addr_State 9 0 123(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 124(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Write_State 10 0 124(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 125(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Read_State 11 0 125(_arch(_string \"10000"\))))
		(_sig (_int WCS 6 0 129(_arch(_uni)(_event))))
		(_sig (_int Next_WCS 6 0 130(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 131(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_State 12 0 131(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 132(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Write_State 13 0 132(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 133(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Ack_Write_State 14 0 133(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 134(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Ack_Write_State 15 0 134(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 135(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Error_Write_State 16 0 135(_arch(_string \"10000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 139(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int RCS 17 0 139(_arch(_uni)(_event))))
		(_sig (_int Next_RCS 17 0 140(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 141(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Read_State 18 0 141(_arch(_string \"000001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 142(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Read_State 19 0 142(_arch(_string \"000010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 143(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State 20 0 143(_arch(_string \"000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1328 0 144(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State2 21 0 144(_arch(_string \"001000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 145(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Ack_Read_State 22 0 145(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 146(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Error_Read_State 23 0 146(_arch(_string \"100000"\))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_alias((go)(Command_Reg(1))))(_simpleassign BUF)(_trgt(25))(_sens(12(1))))))
			(line__150(_arch 1 0 150(_assignment (_alias((abort)(Command_Reg(0))))(_simpleassign BUF)(_trgt(26))(_sens(12(0))))))
			(line__151(_arch 2 0 151(_assignment (_alias((I2C_RW_Bit)(Low_Address_Reg(0))))(_simpleassign BUF)(_trgt(32))(_sens(8(0))))))
			(line__153(_arch 3 0 153(_assignment (_alias((WCS_Ack)(WCS(3))))(_simpleassign BUF)(_trgt(23))(_sens(47(3))))))
			(line__154(_arch 4 0 154(_assignment (_alias((RCS_Ack)(RCS(4))))(_simpleassign BUF)(_trgt(24))(_sens(49(4))))))
			(line__156(_arch 5 0 156(_assignment (_alias((Status_Reg)(I2C_Bus_Busy)(Error)(Abort_Ack)(Done)))(_trgt(13))(_sens(27)(28)(29)(30)))))
			(line__158(_arch 6 0 158(_assignment (_trgt(31))(_sens(1)(26)))))
			(line__160(_arch 7 0 160(_assignment (_trgt(39))(_sens(32)(46(4))))))
			(line__162(_arch 8 0 162(_assignment (_trgt(38))(_sens(32)(46(3))(46(2))))))
			(output_proc(_arch 9 0 164(_prcs (_trgt(14)(15)(16)(17)(18)(20)(21)(22)(27)(28)(29)(30)(42)(43)(44)(45))(_sens(0)(10)(11)(31)(32)(36)(42)(46)(47)(4)(5)(6)(26)(27)(33)(38)(39)(43)(44)(45)(49(2))(49(0))(49(4))(49(5)))(_dssslsensitivity 9))))
			(I2C_Det(_arch 10 0 281(_prcs (_trgt(36)(37))(_sens(0)(2)(31)))))
			(I2C_Load_SR_Process(_arch 11 0 303(_prcs (_trgt(34(d_7_0))(34)(35))(_sens(0)(31)(40)(41)(7(7))(7(d_6_0))(8(7))(8(d_6_0))(34(7))(34(d_6_0))(34(d_7_0))(35))(_dssslsensitivity 4))))
			(I2C_drive_sda_Process(_arch 12 0 334(_prcs (_trgt(19))(_sens(0)(5)(31)(35)(46(0))(46(1))(47(2))(47(3))(47(4))(36)(49(4)))(_dssslsensitivity 9))))
			(I2C_Write_Process(_arch 13 0 357(_prcs (_simple)(_trgt(40)(41))(_sens(0)(4)(31)(36)(46(3))(46(2))(47(0)))(_read(40)))))
			(I2C_Read_Process(_arch 14 0 384(_prcs (_trgt(33))(_sens(0)(3)(4)(31)(37)(49)(33)(46(4)))(_dssslsensitivity 6))))
			(I2C_WSM(_arch 15 0 410(_prcs (_trgt(47))(_sens(0)(31)(48)))))
			(I2C_WSM_Process(_arch 16 0 419(_prcs (_simple)(_trgt(48))(_sens(3)(5)(9)(36)(37)(38)(47)))))
			(I2C_RSM(_arch 17 0 469(_prcs (_trgt(49))(_sens(0)(31)(50)))))
			(I2C_RSM_Process(_arch 18 0 478(_prcs (_simple)(_trgt(50))(_sens(3)(5)(9)(36)(37)(39)(49)))))
			(I2C_MSM_Process(_arch 19 0 539(_prcs (_trgt(46))(_sens(0)(2)(6)(10)(25)(31)(32)(46)(27)(47(3)))(_dssslsensitivity 8))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_part (46(0))(46(1))(47(2))(47(3))(47(4))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018)
		(197122)
		(770)
		(515)
		(771)
		(131586)
		(33686018 131586)
	)
	(_model . I2C_Main_Behave 20 -1)
)
I 000058 55 5338          1492044687809 MPU_to_I2C_Behave
(_unit VHDL (mpu_to_i2c 0 55(mpu_to_i2c_behave 0 83))
	(_version vd0)
	(_time 1492044687810 2017.04.12 19:51:27)
	(_source (\./../../i2c_mpu_blk.vhd\))
	(_parameters tan)
	(_code e2b6e5b0e0b4b3f7e7e1f6b8e5e7b4e4ebe1e0e4e1)
	(_ent
		(_time 1492043709997)
	)
	(_object
		(_port (_int MPU_CLK -1 0 56(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 57(_ent(_in)(_event))))
		(_port (_int CS_L -1 0 58(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 59(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Addr_Bits 0 0 59(_ent(_in)(_event))))
		(_port (_int RW_L -1 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 61(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Read_Buffer 1 0 61(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 62(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Status_Reg 2 0 62(_ent(_in))))
		(_port (_int TBE_Set -1 0 66(_ent(_in)(_event))))
		(_port (_int RBF_Set -1 0 67(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 68(_ent(_in)(_event))))
		(_port (_int Go_Clear -1 0 69(_ent(_in)(_event))))
		(_port (_int Low_Address_Reg 1 0 70(_ent(_out))))
		(_port (_int Upper_Address_Reg 0 0 71(_ent(_out))))
		(_port (_int Byte_Count_Reg 1 0 72(_ent(_out))))
		(_port (_int Command_Reg 1 0 73(_ent(_out))))
		(_port (_int Trans_Buffer 1 0 76(_ent(_out))))
		(_port (_int Trans_Buffer_Empty -1 0 77(_ent(_out))))
		(_port (_int Read_Buffer_Full -1 0 78(_ent(_out))))
		(_port (_int Iack -1 0 79(_ent(_out))))
		(_port (_int DATA 1 0 80(_ent(_inout)(_event))))
		(_sig (_int tbe -1 0 84(_arch(_uni))))
		(_sig (_int rbf -1 0 85(_arch(_uni))))
		(_sig (_int write_pulse -1 0 87(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ns 3 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int transb 4 0 90(_arch(_uni))))
		(_sig (_int laddr 4 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 92(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int upaddr 5 0 92(_arch(_uni))))
		(_sig (_int bcnt 4 0 93(_arch(_uni))))
		(_sig (_int cmd 4 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 96(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int write 6 0 96(_arch(_string \"000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 97(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int low_addr 7 0 97(_arch(_string \"001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 98(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int up_addr 8 0 98(_arch(_string \"010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 99(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int command 9 0 99(_arch(_string \"100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 100(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int byte_cnt 10 0 100(_arch(_string \"101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 101(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int iack_st 11 0 101(_arch(_string \"110"\))))
		(_sig (_int temp_data 4 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1315 0 171(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int idle 12 0 171(_prcs 10(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1317 0 172(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int one 13 0 172(_prcs 10(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1319 0 173(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int two 14 0 173(_prcs 10(_string \"10"\))))
		(_prcs
			(line__108(_arch 0 0 108(_assignment (_alias((Trans_Buffer_Empty)(tbe)))(_simpleassign BUF)(_trgt(16))(_sens(20)))))
			(line__109(_arch 1 0 109(_assignment (_alias((Read_Buffer_Full)(rbf)))(_simpleassign BUF)(_trgt(17))(_sens(21)))))
			(line__110(_arch 2 0 110(_assignment (_trgt(19))(_sens(29)(2)(4)))))
			(line__111(_arch 3 0 111(_assignment (_alias((Trans_Buffer)(transb)))(_trgt(15))(_sens(24)))))
			(line__112(_arch 4 0 112(_assignment (_alias((Low_Address_Reg)(laddr)))(_trgt(11))(_sens(25)))))
			(line__113(_arch 5 0 113(_assignment (_alias((Upper_Address_Reg)(upaddr)))(_trgt(12))(_sens(26)))))
			(line__114(_arch 6 0 114(_assignment (_alias((Command_Reg)(cmd)))(_trgt(14))(_sens(28)))))
			(line__115(_arch 7 0 115(_assignment (_alias((Byte_Count_Reg)(bcnt)))(_trgt(13))(_sens(27)))))
			(tdata(_arch 8 0 117(_prcs (_simple)(_trgt(29))(_sens(20)(21)(3(2))(5)(6)))))
			(MPU(_arch 9 0 127(_prcs (_trgt(24)(25)(26)(27)(28(7))(28))(_sens(22)(0)(1)(3)(10)(19)(24)(25)(26)(27)(28))(_dssslsensitivity 6))))
			(pulse_write(_arch 10 0 169(_prcs (_trgt(22)(23))(_sens(0)(1)(2)(4)(23))(_dssslsensitivity 4))))
			(iack_set(_arch 11 0 208(_prcs (_trgt(18))(_sens(0)(1)(9)(2)(3)(4))(_dssslsensitivity 3))))
			(trans_buf_empty(_arch 12 0 221(_prcs (_trgt(20))(_sens(0)(1)(7)(2)(3)(4))(_dssslsensitivity 3))))
			(read_buf_full(_arch 13 0 234(_prcs (_trgt(21))(_sens(0)(1)(8)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036)
		(2)
		(131586)
		(33686018 33686018)
		(131843)
	)
	(_model . MPU_to_I2C_Behave 14 -1)
)
I 000062 55 344           1492044688479 $root 0000000000557 3
™U    ™U  @  -  dÈ)'.`âïj#∂A)G8ÚBå—|Í±'û)ÁÀØVg¨d¥Æï&∞ˆ6m5$*cD-ˇ$a={<Ç·yHoã¸C€üAŸ~ÖÏ“qŸú(À1âÅ√Z~3"yÄªwæJôH˛®¢ç∏fk∞†∑%‘æ·÷e%úôm"^ÅxÆ6˜Î0qˇ2>ÃπÓ®≠Ëf–Õ=øVôÃõWb/øv<›Ä˝äjJv3[œCA‡∫¢B’ëπû£Ã˚6∏Z©›æÑ∂∫Óó“≈òﬁmıµSMC
?ﬂÅoﬁS¡&Tƒ“«Fà?ﬂè‹g,7±Üe> &=ﬂ7‡Ç‚Ñt˜*•Ìﬂ—`+v˛\ÍDË’&àçê?iò…’ˆ‹ƒ^TbDZÛÅf§Ù≤31∫ Ä+y<-l‚ùU™U™I 000048 55 10339         1492044688482 I2C_Top
(_unit VERILOG 6.3365.6.764 (I2C_Top 0 55(I2C_Top 0 55))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../i2c_top.v\ VERILOG (\./../../i2c_top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_code 97c1cb9d92c2c082c19392c5d1ccc6939e9495939492c1)
	(_ent
		(_time 1492044688000)
	)
	(_parameters        accs         )
	(_object
		(_port (_int SDA ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int Clock ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset_L ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CS_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RW_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int INTR_L ~wire 0 58 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int A0 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A1 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A2 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 60 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int DATA ~[7:0]wire~ 0 60 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int Start_Enable ~wire 0 78 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Enable ~wire 0 79 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Start_Det_Bit ~wire 0 80 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Det_Bit ~wire 0 81 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1 ~wire 0 83 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_2 ~wire 0 84 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_3 ~wire 0 85 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1_out ~wire 0 87 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_2_out ~wire 0 88 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_3_out ~wire 0 89 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SCL_CK ~wire 0 91 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL_synch ~wire 0 93 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_synch ~wire 0 94 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[2:0]wire~ 0 95 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int Bit_Count ~[2:0]wire~ 0 95 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Enable ~wire 0 96 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Enable ~wire 0 97 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Flag ~wire 0 98 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Flag ~wire 0 99 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buf_Empty_Set ~wire 0 100 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buf_Full_Set ~wire 0 101 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Iack_Clear ~wire 0 102 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Go_Clear ~wire 0 103 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer_Empty ~wire 0 104 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer_Full ~wire 0 105 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int abits ~[2:0]wire~ 0 106 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA1 ~wire 0 108 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL1 ~wire 0 109 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wcsack ~wire 0 110 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rcsack ~wire 0 111 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Command_Reg ~[7:0]wire~ 0 113 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Status_Reg ~[7:0]wire~ 0 116 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer ~[7:0]wire~ 0 121 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer ~[7:0]wire~ 0 122 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Low_Address_Reg ~[7:0]wire~ 0 123 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Reg ~[7:0]wire~ 0 125 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_GO ~wire 0 128 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort ~wire 0 129 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Iack ~wire 0 130 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Mode ~wire 0 131 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Addr_Size ~wire 0 132 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int I2C_Recieve_IE ~wire 0 133 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Trans_IE ~wire 0 134 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Bus_Busy ~wire 0 137 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort_Ack ~wire 0 138 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Error ~wire 0 139 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Lost_Arb ~wire 0 140 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Done ~wire 0 141 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_RW_Bit ~wire 0 144 (_arch (_uni)))(_net)(_flags1))
		(_sig (_virtual \3 \ 0 223 (_uni ((41(d_7_5))(41(3))))))
		(_sig (_virtual \2 \ 0 220 (_uni ((46)(47)))))
		(_sig (_virtual \1 \ 0 187 (_uni ((53)(55)(54)(56)(57)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#151_0@ (_arch 0 0 151 (_prcs 0(_simple)(_trgt(46))(_sens(40(7)))
			)))
			(@ASSIGN#152_1@ (_arch 1 0 152 (_prcs 1(_simple)(_trgt(47))(_sens(40(6)))
			)))
			(@ASSIGN#153_2@ (_arch 2 0 153 (_prcs 2(_simple)(_trgt(49))(_sens(40(4)))
			)))
			(@ASSIGN#154_3@ (_arch 3 0 154 (_prcs 3(_simple)(_trgt(50))(_sens(40(2)))
			)))
			(@ASSIGN#155_4@ (_arch 4 0 155 (_prcs 4(_simple)(_trgt(52))(_sens(40(1)))
			)))
			(@ASSIGN#156_5@ (_arch 5 0 156 (_prcs 5(_simple)(_trgt(51))(_sens(40(0)))
			)))
			(@ASSIGN#157_6@ (_arch 6 0 157 (_prcs 6(_simple)(_trgt(58))(_sens(44(0)))
			)))
			(@ASSIGN#160_7@ (_arch 7 0 160 (_prcs 7(_simple)(_trgt(53))(_sens(41(7)))
			)))
			(@ASSIGN#161_8@ (_arch 8 0 161 (_prcs 8(_simple)(_trgt(54))(_sens(41(6)))
			)))
			(@ASSIGN#162_9@ (_arch 9 0 162 (_prcs 9(_simple)(_trgt(55))(_sens(41(5)))
			)))
			(@ASSIGN#163_10@ (_arch 10 0 163 (_prcs 10(_simple)(_trgt(56))(_sens(41(4)))
			)))
			(@ASSIGN#164_11@ (_arch 11 0 164 (_prcs 11(_simple)(_trgt(57))(_sens(41(3)))
			)))
			(@ASSIGN#167_12@ (_arch 12 0 167 (_prcs 12(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#168_13@ (_arch 13 0 168 (_prcs 13(_simple)(_trgt(37))(_sens(1))
			)))
			(@ASSIGN#174_14@ (_arch 14 0 174 (_prcs 14(_simple)(_trgt(1))(_sens(21))
			)))
			(@ASSIGN#176_15@ (_arch 15 0 176 (_prcs 15(_simple)(_trgt(0))(_sens(15)(16)(17))
			)))
			(@ASSIGN#178_16@ (_arch 16 0 178 (_prcs 16(_simple)(_trgt(35))(_sens(9)(8)(7))
			)))
		)
	)
	
	
	(_scope
	)
	(_inst MPU_to_I2C_1 0 180 (_ent . MPU_to_I2C)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((CS_L) (CS_L))
			((Addr_Bits) (abits))
			((RW_L) (RW_L))
			((Read_Buffer) (Read_Buffer))
			((Status_Reg) (\1 \))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Iack_Clear) (Iack_Clear))
			((Go_Clear) (Go_Clear))
			((Low_Address_Reg) (Low_Address_Reg))
			((Upper_Address_Reg) (_open))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Command_Reg) (Command_Reg))
			((Trans_Buffer) (Trans_Buffer))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Read_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((DATA) (DATA))
		)
	)
	(_inst I2C_Main_1 0 207 (_ent . I2C_Main)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
			((Trans_Buffer) (Trans_Buffer))
			((Low_Address_Reg) (Low_Address_Reg))
			((Lost_Arb) (I2C_Lost_Arb))
			((Start_Det) (Start_Det_Bit))
			((Stop_Det) (Stop_Det_Bit))
			((Command_Reg) (\2 \))
			((Status_Reg) (\3 \))
			((Read_Buffer) (Read_Buffer))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Start_EN) (Start_Enable))
			((Stop_EN) (Stop_Enable))
			((SDA_EN1) (SDA_EN_1))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Go_Clear) (Go_Clear))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
		)
	)
	(_inst Synch_1 0 240 (_ent . Synch_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL1))
			((SDA) (SDA1))
			((SCL_synch) (SCL_synch))
			((SDA_synch) (SDA_synch))
		)
	)
	(_inst I2C_Clock_Gen_1 0 250 (_ent . I2C_Clock_Generator)
		(_gen
			((_cnst \7\))
			((_cnst \162\))
			((_cnst \14\))
			((_cnst \325\))
		)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Mode) (I2C_Mode))
			((Abort) (I2C_Abort))
			((SCL_CK) (SCL_CK))
		)
		(_delay (7.000000)(162.000000))
	)
	(_inst Counter_Blk_1 0 263 (_ent . Counter_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((Abort) (Command_Reg(6)))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Go) (I2C_GO))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
		)
	)
	(_inst Arb_1 0 277 (_ent . Arbitrator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN1) (SDA_EN_1))
			((SDA_EN2) (SDA_EN_2))
			((SDA_EN3) (SDA_EN_3))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
			((Lost_ARB) (Status_Reg(4)))
		)
	)
	(_inst Int_Ctrl_1 0 290 (_ent . Int_Ctrl_Block)
		(_port
			((MPU_CLK) (Clock))
			((RST_L) (Reset_L))
			((abort) (I2C_Abort))
			((Trans_IE) (I2C_Trans_IE))
			((Recieve_IE) (I2C_Recieve_IE))
			((I2C_RW) (I2C_RW_Bit))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Recieve_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((Iack_Clear) (Iack_Clear))
			((INTR_L) (INTR_L))
		)
	)
	(_inst Start_Gen_1 0 304 (_ent . Start_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Start_Enable) (Start_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN2) (SDA_EN_2))
		)
	)
	(_inst Start_Det_1 0 313 (_ent . Start_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Start_Det) (Start_Det_Bit))
		)
	)
	(_inst Stop_Gen_1 0 321 (_ent . Stop_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Stop_Enable) (Stop_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN3) (SDA_EN_3))
		)
	)
	(_inst Stop_Det_1 0 330 (_ent . Stop_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Stop_Det) (Stop_Det_Bit))
		)
	)
	(_model . I2C_Top 18 -1)

)
I 000053 55 4223          1492044688484 beamforming2
(_unit VERILOG 6.3365.6.764 (beamforming2 0 1(beamforming2 0 1))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../beamforming2.v\ VERILOG (\./../../beamforming2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 97c3c09895c0c281cbc581cd90909591c3919e91c2)
	(_ent
		(_time 1492044688000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 13 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 13 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 14 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 14 \30\ (_ent -1 (_cnst \30\))))
		(_type (_int ~vector~2 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int idle ~vector~2 0 15 \3'd000\ (_ent -1 (_cnst \3'd0\))))
		(_type (_int ~vector~3 0 16 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int fill ~vector~3 0 16 \3'd1\ (_ent -1 (_cnst \3'd1\))))
		(_type (_int ~vector~4 0 17 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_diff ~vector~4 0 17 \3'd2\ (_ent -1 (_cnst \3'd2\))))
		(_type (_int ~vector~5 0 18 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_add ~vector~5 0 18 \3'd3\ (_ent -1 (_cnst \3'd3\))))
		(_type (_int ~vector~6 0 19 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int done ~vector~6 0 19 \3'd4\ (_ent -1 (_cnst \3'd4\))))
		(_port (_int compute_clk ~wire 0 2 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  4)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trigger ~wire 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 7 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 8 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 8 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 9 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[1:0]reg~ 0 31 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int state ~[1:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~[1:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 32 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int index ~[5:0]reg~ 0 32 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:89]~ 0 34 (_array ~reg ((_to i 0 i 89)(_dto i 15 i 0)))))
		(_sig (_int right_data_storage ~[15:0]reg~[0:89]~ 0 34 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int left_data_storage ~[15:0]reg~[0:89]~ 0 35 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[30:0]reg~[0:29]~ 0 36 (_array ~reg ((_to i 0 i 29)(_dto i 30 i 0)))))
		(_sig (_int difference ~[30:0]reg~[0:29]~ 0 36 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[50:0]reg~ 0 37 (_array ~reg ((_dto i 50 i 0)))))
		(_sig (_int sum ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sum_temp ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 39 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int inner_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int inner_loop2 ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int outer_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int i ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int j ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#42_0@ (_arch 0 0 42 (_prcs 0(_trgt(9))(_read)(_sens(8)(7)(4))
				(_need_init)
			)))
			(@ALWAYS#66_1@ (_arch 1 0 66 (_prcs 1(_trgt(8))(_read(1)(5)(9))
				(_need_init)
			)))
			(@ALWAYS#76,104_2@ (_arch 2 0 76 (_prcs 2(_trgt(6)(19)(12)(11)(12(0))(11(0))(7)(10)(16)(18)(13)(14)(15)(17))(_read(1)(5)(8)(19)(2)(3)(12)(11)(16)(18)(17)(13)(15)(14))
				(_need_init)
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 4 (_virtual))))
		)
	)
	
	
	(_model . beamforming2 5 -1)

)
I 000055 55 2047          1492044688486 classification
(_unit VERILOG 6.3365.6.764 (classification 0 1(classification 0 1))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../clasification.v\ VERILOG (\./../../clasification.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code 97c3c198c3c0c28095c184cdcf9191919e91949196)
	(_ent
		(_time 1492044688000)
	)
	(_parameters        accs         )
	(_object
		(_type (_int ~[5:0]wire~ 0 3 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int zcr_count_left ~[5:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int zcr_valid_left ~wire 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[30:0]wire~ 0 6 (_array ~wire ((_dto i 30 i 0)))))
		(_port (_int ste_left ~[30:0]wire~ 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ste_left_valid ~wire 0 7 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 9 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int subMean_left_out ~[15:0]wire~ 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int subMean_left_valid ~wire 0 10 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 12 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 13 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int zcr_active ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ste_active ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int submean_active ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#20_0@ (_arch 0 0 20 (_prcs 0(_simple)(_trgt(8))(_sens(0)(1))
			)))
			(@ASSIGN#21_1@ (_arch 1 0 21 (_prcs 1(_simple)(_trgt(9))(_sens(2)(3))
			)))
			(@ASSIGN#22_2@ (_arch 2 0 22 (_prcs 2(_simple)(_trgt(10))(_sens(4)(5))
			)))
			(@ASSIGN#23_3@ (_arch 3 0 23 (_prcs 3(_alias ((glass)(zcr_active)(ste_active)(submean_active)))(_simple)(_trgt(6))(_sens(8)(9)(10))
			)))
			(@ASSIGN#24_4@ (_arch 4 0 24 (_prcs 4(_alias ((shout)(glass)))(_simple)(_trgt(7))(_sens(6))
			)))
		)
	)
	
	
	(_model . classification 6 -1)

)
I 000056 55 1179          1492044688488 rising_edge_det
(_unit VERILOG 6.3365.6.764 (rising_edge_det 0 1(rising_edge_det 0 1))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../rising_edge_det.v\ VERILOG (\./../../rising_edge_det.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 97c2c09899c1c0819f94d2cdc192c1919291939190)
	(_ent
		(_time 1492044688000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_port (_int clk ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int reset ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int din ~wire 0 1 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pe ~reg 0 1 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int temp ~reg 0 6 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#8_0@ (_arch 0 0 8 (_prcs 0(_trgt(4))(_sens(0)(1)(2))(_dssslclk(0))
			)))
			(@ALWAYS#15_1@ (_arch 1 0 15 (_prcs 1(_trgt(3))(_sens(0)(1)(4)(2))(_dssslclk(0))
			)))
		)
	)
	
	
	(_model . rising_edge_det 3 -1)

)
I 000053 55 4397          1492044688490 fifo_submean
(_unit VERILOG 6.3365.6.764 (fifo_submean 0 8(fifo_submean 0 8))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../fifo_submean.v\ VERILOG (\./../../fifo_submean.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 97c3c49899c0c581c2c0d1ccc59092919591c39192)
	(_ent
		(_time 1492044688000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Data ~[14:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[14:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_submean_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_submean_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_submean_0_0.AFPOINTER1 (_string \V"0b00000010010000"\) (_source 0 34))
		(_toward 0 fifo_submean_0_0.AFPOINTER (_string \V"0b00000010100000"\) (_source 0 35))
		(_toward 0 fifo_submean_0_0.AEPOINTER1 (_string \V"0b00000010110000"\) (_source 0 36))
		(_toward 0 fifo_submean_0_0.AEPOINTER (_string \V"0b00000010100000"\) (_source 0 37))
		(_toward 0 fifo_submean_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_submean_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_submean_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_submean_0_0.REGMODE (_string \V"OUTREG"\) (_source 0 41))
		(_toward 0 fifo_submean_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_submean_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_submean_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (scuba_vlo))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (_open))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_submean 3 -1)

)
I 000049 55 3373          1492044688492 submean2
(_unit VERILOG 6.3365.6.764 (submean2 0 1(submean2 0 1))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../submean2.v\ VERILOG (\./../../submean2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 97c2c19995c0c181c09682cdc791c2949590949092)
	(_ent
		(_time 1492044688000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 10 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 11 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  3)))))
		(_port (_int data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 6 (_array ~reg ((_range  4)))))
		(_port (_int subMean_out ~[DATA_WIDTH-1:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int subMean_valid ~wire 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int Full ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Rd_En ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 21 (_array ~reg ((_range  5)(_dto i 15 i 0)))))
		(_sig (_int subMean_window ~[15:0]reg~[0:window_size-1]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[19:0]reg~ 0 22 (_array ~reg ((_dto i 19 i 0)))))
		(_sig (_int sum ~[19:0]reg~ 0 22 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~ 0 23 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int avg ~[15:0]reg~ 0 23 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[4:0]reg~ 0 24 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int window_init_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int window_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 25 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 25 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[14:0]wire~ 0 26 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int fifo_out ~[14:0]wire~ 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#33_0@ (_arch 0 0 33 (_prcs 0(_alias ((subMean_valid)(Rd_En)))(_simple)(_trgt(4))(_sens(6))
			)))
			(@ALWAYS#35_1@ (_arch 1 0 35 (_prcs 1(_trgt(8)(9)(3))(_read(0)(2)(6)(8)(1(d_14_0))(13)(9))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst f1 0 28 (_ent . fifo_submean)
		(_port
			((Data) (data_in(d_14_0)))
			((WrClock) (clk))
			((RdClock) (clk))
			((WrEn) (\1 \))
			((RdEn) (Rd_En))
			((Reset) (reset))
			((RPReset) (_open))
			((Q) (fifo_out))
			((Empty) (_open))
			((Full) (Full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst r1 0 31 (_ent . rising_edge_det)
		(_port
			((clk) (clk))
			((reset) (reset))
			((din) (Full))
			((pe) (Rd_En))
		)
	)
	(_model . submean2 6 -1)

)
I 000048 55 9625          1492044688494 squares
(_unit VERILOG 6.3365.6.764 (squares 0 8(squares 0 8))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../squares.v\ VERILOG (\./../../squares.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 97c2c19991c1c681c49385cdc39094909490969092)
	(_ent
		(_time 1492044688000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[6:0]wire~ 0 8 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int Address ~[6:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClockEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Q ~[14:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int qdataout14_ffin ~wire 0 15 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout13_ffin ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout12_ffin ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout11_ffin ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout10_ffin ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout9_ffin ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout8_ffin ~wire 0 21 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout7_ffin ~wire 0 22 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout6_ffin ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout5_ffin ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout4_ffin ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout3_ffin ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout2_ffin ~wire 0 27 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout1_ffin ~wire 0 28 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout0_ffin ~wire 0 29 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
	)
	
	
	(_defparam
		(_toward 0 mem_0_14.initval (_cnst \128'h80000000000000000000000000000000\) (_source 0 91))
		(_toward 0 mem_0_13.initval (_cnst \128'h7FFFFFFFFC0000000000000000000000\) (_source 0 96))
		(_toward 0 mem_0_12.initval (_cnst \128'h7FFFC00003FFFFFF8000000000000000\) (_source 0 101))
		(_toward 0 mem_0_11.initval (_cnst \128'h7F803FE003FFC0007FFFE00000000000\) (_source 0 106))
		(_toward 0 mem_0_10.initval (_cnst \128'h78783C1F83F03F807F801FFF80000000\) (_source 0 111))
		(_toward 0 mem_0_9.initval (_cnst \128'h6666339C638E3878787C1F807FC00000\) (_source 0 116))
		(_toward 0 mem_0_8.initval (_cnst \128'h5555AB5A5A49B66666639C78783F8000\) (_source 0 121))
		(_toward 0 mem_0_7.initval (_cnst \128'h0F0E33336D2D55555A5B6666387800\) (_source 0 126))
		(_toward 0 mem_0_6.initval (_cnst \128'h0F332D555A6678000F332D555A66780\) (_source 0 131))
		(_toward 0 mem_0_5.initval (_cnst \128'h03355660033556600335566003355660\) (_source 0 136))
		(_toward 0 mem_0_4.initval (_cnst \128'h0D580D580D580D580D580D580D580D58\) (_source 0 141))
		(_toward 0 mem_0_3.initval (_cnst \128'h14141414141414141414141414141414\) (_source 0 146))
		(_toward 0 mem_0_2.initval (_cnst \128'h22222222222222222222222222222222\) (_source 0 151))
		(_toward 0 mem_0_1.initval (_cnst \128'h0\) (_source 0 156))
		(_toward 0 mem_0_0.initval (_cnst \128'h55555555555555555555555555555555\) (_source 0 161))
	)
	(_scope
	)
	(_inst FF_14 0 31 (_ent . FD1P3DX)
		(_port
			((D) (qdataout14_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(14)))
		)
	)
	(_inst FF_13 0 35 (_ent . FD1P3DX)
		(_port
			((D) (qdataout13_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(13)))
		)
	)
	(_inst FF_12 0 39 (_ent . FD1P3DX)
		(_port
			((D) (qdataout12_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(12)))
		)
	)
	(_inst FF_11 0 43 (_ent . FD1P3DX)
		(_port
			((D) (qdataout11_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(11)))
		)
	)
	(_inst FF_10 0 47 (_ent . FD1P3DX)
		(_port
			((D) (qdataout10_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(10)))
		)
	)
	(_inst FF_9 0 51 (_ent . FD1P3DX)
		(_port
			((D) (qdataout9_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(9)))
		)
	)
	(_inst FF_8 0 55 (_ent . FD1P3DX)
		(_port
			((D) (qdataout8_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(8)))
		)
	)
	(_inst FF_7 0 59 (_ent . FD1P3DX)
		(_port
			((D) (qdataout7_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(7)))
		)
	)
	(_inst FF_6 0 63 (_ent . FD1P3DX)
		(_port
			((D) (qdataout6_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(6)))
		)
	)
	(_inst FF_5 0 67 (_ent . FD1P3DX)
		(_port
			((D) (qdataout5_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(5)))
		)
	)
	(_inst FF_4 0 71 (_ent . FD1P3DX)
		(_port
			((D) (qdataout4_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(4)))
		)
	)
	(_inst FF_3 0 75 (_ent . FD1P3DX)
		(_port
			((D) (qdataout3_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(3)))
		)
	)
	(_inst FF_2 0 79 (_ent . FD1P3DX)
		(_port
			((D) (qdataout2_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(2)))
		)
	)
	(_inst FF_1 0 83 (_ent . FD1P3DX)
		(_port
			((D) (qdataout1_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(1)))
		)
	)
	(_inst FF_0 0 87 (_ent . FD1P3DX)
		(_port
			((D) (qdataout0_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(0)))
		)
	)
	(_inst mem_0_14 0 92 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout14_ffin))
		)
	)
	(_inst mem_0_13 0 97 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout13_ffin))
		)
	)
	(_inst mem_0_12 0 102 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout12_ffin))
		)
	)
	(_inst mem_0_11 0 107 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout11_ffin))
		)
	)
	(_inst mem_0_10 0 112 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout10_ffin))
		)
	)
	(_inst mem_0_9 0 117 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout9_ffin))
		)
	)
	(_inst mem_0_8 0 122 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout8_ffin))
		)
	)
	(_inst mem_0_7 0 127 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout7_ffin))
		)
	)
	(_inst mem_0_6 0 132 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout6_ffin))
		)
	)
	(_inst mem_0_5 0 137 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout5_ffin))
		)
	)
	(_inst mem_0_4 0 142 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout4_ffin))
		)
	)
	(_inst mem_0_3 0 147 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout3_ffin))
		)
	)
	(_inst mem_0_2 0 152 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout2_ffin))
		)
	)
	(_inst mem_0_1 0 157 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout1_ffin))
		)
	)
	(_inst mem_0_0 0 162 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout0_ffin))
		)
	)
	(_model . squares 1 -1)

)
I 000044 55 2480          1492044688496 ste
(_unit VERILOG 6.3365.6.764 (ste 0 1(ste 0 1))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../ste.v\ VERILOG (\./../../ste.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 97c2c19994c0c680909683cdc39094909391929094)
	(_ent
		(_time 1492044688000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 8 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 8 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 9 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[30:0]reg~ 0 5 (_array ~reg ((_dto i 30 i 0)))))
		(_port (_int ste ~[30:0]reg~ 0 5 (_arch (_out)))(_reg)(_flags2))
		(_port (_int ste_valid ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[14:0]wire~ 0 17 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int square ~[14:0]wire~ 0 17 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[6:0]reg~ 0 18 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 19 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int ste_window ~[15:0]reg~[0:window_size-1]~ 0 19 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 20 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 20 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int sum ~[30:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#23,48,60_0@ (_arch 0 0 23 (_prcs 0(_trgt(6)(3)(4)(8)(7)(9))(_read(0)(2)(6)(9)(8)(1)(5))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst sq1 0 58 (_ent . squares)
		(_port
			((Address) (data(d_14_8)))
			((OutClock) (clk))
			((OutClockEn) (\1 \))
			((Reset) (reset))
			((Q) (square))
		)
	)
	(_model . ste 6 -1)

)
I 000044 55 2302          1492044688498 zcr
(_unit VERILOG 6.3365.6.764 (zcr 0 1(zcr 0 1))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../zcr.v\ VERILOG (\./../../zcr.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code a7f2a3f0a3f1f1b0f2f0b4fcf4a0f6a1a4a0a5a0f6)
	(_ent
		(_time 1492044688000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[5:0]reg~ 0 6 (_array ~reg ((_dto i 5 i 0)))))
		(_port (_int zcr_count ~[5:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int zcr_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int zcr_count_temp ~[5:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int current ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int not_previous ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 21 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 22 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int zcr_window ~[15:0]reg~[0:window_size-1]~ 0 22 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int clear ~reg 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 24 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 24 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#26,49,61_0@ (_arch 0 0 26 (_prcs 0(_trgt(8)(4)(3)(11)(9)(5)(6)(7))(_read(0)(2)(8)(5)(11)(1)(9)(6)(7))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . zcr 6 -1)

)
I 000050 55 4335          1492044688500 fifo_left
(_unit VERILOG 6.3365.6.764 (fifo_left 0 8(fifo_left 0 8))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../fifo_left.v\ VERILOG (\./../../fifo_left.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code a7f3f4f0a9f0f5b1f2f0e1fda5a1a2a1a1a0a3a1a1)
	(_ent
		(_time 1492044688000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_left_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_left_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_left_0_0.AFPOINTER1 (_string \V"0b00000011010000"\) (_source 0 34))
		(_toward 0 fifo_left_0_0.AFPOINTER (_string \V"0b00000011100000"\) (_source 0 35))
		(_toward 0 fifo_left_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_left_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_left_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_left_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_left_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_left_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_left_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_left_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_left_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_left 3 -1)

)
I 000051 55 4355          1492044688502 fifo_right
(_unit VERILOG 6.3365.6.764 (fifo_right 0 8(fifo_right 0 8))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../fifo_right.v\ VERILOG (\./../../fifo_right.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code a7f3f4f0a9f0f5b1f2f0e1fcf4a1aea1a0a1afa0a3)
	(_ent
		(_time 1492044688000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_right_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_right_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_right_0_0.AFPOINTER1 (_string \V"0b00000011110000"\) (_source 0 34))
		(_toward 0 fifo_right_0_0.AFPOINTER (_string \V"0b00000100000000"\) (_source 0 35))
		(_toward 0 fifo_right_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_right_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_right_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_right_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_right_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_right_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_right_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_right_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_right_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_right 3 -1)

)
I 000056 55 4455          1492044688504 fifo_horizontal
(_unit VERILOG 6.3365.6.764 (fifo_horizontal 0 8(fifo_horizontal 0 8))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../fifo_horizontal.v\ VERILOG (\./../../fifo_horizontal.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code a7f3f4f0a9f0f5b1f2f0e1fdfea1f1a0a5a1aea0f6)
	(_ent
		(_time 1492044688000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER1 (_string \V"0b00000011100000"\) (_source 0 34))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER (_string \V"0b00000011110000"\) (_source 0 35))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_horizontal_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_horizontal_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_horizontal_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_horizontal_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_horizontal_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_horizontal 3 -1)

)
I 000047 55 4474          1492044688506 i2s_rx
(_unit VERILOG 6.3365.6.764 (i2s_rx 0 9(i2s_rx 0 9))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_code a7f3fbf5a2f1f0b2a0f3b5fcfea1aea4a5a0a4a2f1)
	(_ent
		(_time 1492044688000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 11 \16\ (_ent -1 (_cnst \16\))))
		(_port (_int i_sys_rst ~wire 0 13 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sck ~wire 0 15 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_ws ~wire 0 16 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int i_sd ~wire 0 17 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 19 (_array ~wire ((_range  14)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 19 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 20 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_left_vld ~wire 0 21 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_vld ~wire 0 22 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int ws_i ~reg 0 39 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 40 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_vld_i ~reg 0 41 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_i ~reg 0 42 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 43 (_array ~reg ((_range  15)))))
		(_sig (_int left_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 43 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 44 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_vld_reg_i ~reg 0 45 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_reg_i ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_pulse_i ~wire 0 48 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_vld ~wire 0 49 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_vld ~wire 0 50 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int d1_right_vld ~reg 0 52 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_right_vld ~reg 0 53 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int d1_left_vld ~reg 0 54 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_left_vld ~reg 0 55 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 56 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 57 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 58 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 59 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_i ~reg 0 60 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#64,82,93,152,161_0@ (_arch 0 0 64 (_prcs 0(_trgt(8)(9)(27)(12)(13)(10)(11)(21)(22)(19)(20))(_read(1)(0)(2)(8)(3)(9)(12(_range 16))(27)(13(_range 17))(16)(10)(11)(17)(21)(18)(19))
				(_need_init)
			)))
			(@ASSIGN#79_1@ (_arch 1 0 79 (_prcs 1(_simple)(_trgt(16))(_sens(8)(9))
			)))
			(@ALWAYS#111_2@ (_arch 2 0 111 (_prcs 4(_trgt(14)(15))(_sens(1)(0)(10)(11))(_dssslclk(1))
			)))
			(@ALWAYS#124_3@ (_arch 3 0 124 (_prcs 5(_trgt(23))(_sens(1)(0)(12))(_dssslclk(1))
			)))
			(@ALWAYS#131_4@ (_arch 4 0 131 (_prcs 6(_trgt(25))(_sens(1)(0)(23))(_dssslclk(1))
			)))
			(@ALWAYS#138_5@ (_arch 5 0 138 (_prcs 7(_trgt(24))(_sens(1)(0)(13))(_dssslclk(1))
			)))
			(@ALWAYS#145_6@ (_arch 6 0 145 (_prcs 8(_trgt(26))(_sens(1)(0)(24))(_dssslclk(1))
			)))
			(@ASSIGN#171_7@ (_arch 7 0 171 (_prcs 11(_simple)(_trgt(4))(_sens(25))
			)))
			(@ASSIGN#172_8@ (_arch 8 0 172 (_prcs 12(_simple)(_trgt(5))(_sens(26))
			)))
			(@ASSIGN#174_9@ (_arch 9 0 174 (_prcs 13(_alias ((o_left_vld)(d2_left_vld)))(_simple)(_trgt(6))(_sens(22))
			)))
			(@ASSIGN#175_10@ (_arch 10 0 175 (_prcs 14(_alias ((o_right_vld)(d2_right_vld)))(_simple)(_trgt(7))(_sens(20))
			)))
			(@ASSIGN#177_11@ (_arch 11 0 177 (_prcs 15(_simple)(_trgt(17))(_sens(10)(14))
			)))
			(@ASSIGN#178_12@ (_arch 12 0 178 (_prcs 16(_simple)(_trgt(18))(_sens(11)(15))
			)))
			(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 17 (_virtual))))
		)
	)
	
	
	(_model . i2s_rx 25 -1)

)
I 000055 55 2091          1492044688508 I2S_Controller
(_unit VERILOG 6.3365.6.764 (I2S_Controller 0 1(I2S_Controller 0 1))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code a7f1fbf5a2f3f0b2f4a0b4fda0a1f2a0a3a0a5a1f1)
	(_ent
		(_time 1492044688000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 15 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int o_ws ~reg 0 5 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 6 (_array ~wire ((_range  2)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_left_vld ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_vld ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]reg~ 0 28 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int count ~[4:0]reg~ 0 28 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#48_0@ (_arch 0 0 48 (_prcs 0(_trgt(8)(3))(_read(2)(0)(8)(3))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 1 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst i2s_rx_inst 0 66 (_ent . i2s_rx)
		(_gen
			((DATA_WIDTH) (DATA_WIDTH))
		)
		(_port
			((i_sys_rst) (rst))
			((i_sck) (o_sck))
			((i_ws) (o_ws))
			((i_sd) (i_sd))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_model . I2S_Controller 3 -1)

)
I 000045 55 6123          1492044688510 pll2
(_unit VERILOG 6.3365.6.764 (pll2 0 8(pll2 0 8))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../pll2.v\ VERILOG (\./../../pll2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code a7f2f2f0f3f0a0b4a3a1b7fda5a1f4a4a5a0a7a1f4)
	(_ent
		(_time 1492044688000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \15\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \95\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \15\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \16\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \96\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \16\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll2 4 -1)

)
I 000048 55 1737          1492044688512 clk_div
(_unit VERILOG 6.3365.6.764 (clk_div 0 1(clk_div 0 1))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../clkdiv.v\ VERILOG (\./../../clkdiv.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code a7f3f1f0f3f0a1b2f3a4b3fdffa0a1a1a4a1f4a1f5)
	(_ent
		(_time 1492044688000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 3 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WIDTH ~vector~0 0 3 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~1 0 5 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N ~vector~1 0 5 \4\ (_ent -1 (_cnst \4\))))
		(_port (_int clk ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int clk_out ~wire 0 6 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[WIDTH-1:0]reg~ 0 12 (_array ~reg ((_range  4)))))
		(_sig (_int r_reg ~[WIDTH-1:0]reg~ 0 12 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[WIDTH-1:0]wire~ 0 13 (_array ~wire ((_range  5)))))
		(_sig (_int r_nxt ~[WIDTH-1:0]wire~ 0 13 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int clk_track ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(3)(5))(_read(0)(1)(4)(5))
				(_need_init)
			)))
			(@ASSIGN#35_1@ (_arch 1 0 35 (_prcs 1(_simple)(_trgt(4))(_sens(3))
			)))
			(@ASSIGN#36_2@ (_arch 2 0 36 (_prcs 2(_alias ((clk_out)(clk_track)))(_simple)(_trgt(2))(_sens(5))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . clk_div 6 -1)

)
I 000045 55 6123          1492044688514 pll1
(_unit VERILOG 6.3365.6.764 (pll1 0 8(pll1 0 8))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../pll1.v\ VERILOG (\./../../pll1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code a7f2f2f0f3f0a0b4a0a1b7fda5a1f4a4a6a0a7a1f4)
	(_ent
		(_time 1492044688000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \0\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \103\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \12\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \1\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \104\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \13\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll1 4 -1)

)
I 000044 55 11194         1492044688516 top
(_unit VERILOG 6.3365.6.764 (top 0 1(top 0 1))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../top.v\ VERILOG (\./../../top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_code a7f2f6f0f6f1f3b0f0a8e1fcf6a0a3a1f1a0a7a0a3)
	(_ent
		(_time 1492044688000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 21 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 21 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst_n ~wire 0 1 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mclk ~wire 0 2 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws ~wire 0 5 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 6 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int horizontal_out ~[15:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int vertical_out ~[15:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mclk2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd2 ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck2 ~wire 0 10 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws2 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int SDA ~wire 0 12 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 13 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 15 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int beam_forming_valid ~wire 0 16 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trigger ~wire 0 17 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int subMean_left_out ~[15:0]wire~ 0 40 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[5:0]wire~ 0 42 (_array ~wire ((_dto i 5 i 0)))))
		(_sig (_int zcr_count_right ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_count_left ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int zcr_valid_right ~wire 0 43 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_valid_left ~wire 0 43 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fpga_clk ~wire 0 44 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fifo_in1 ~[15:0]wire~ 0 45 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[31:0]wire~ 0 46 (_array ~wire ((_dto i 31 i 0)))))
		(_sig (_int fifo_in2 ~[31:0]wire~ 0 46 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wr_en ~wire 0 47 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wr_en2 ~wire 0 47 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_right_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_left_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[30:0]wire~ 0 52 (_array ~wire ((_dto i 30 i 0)))))
		(_sig (_int ste_left ~[30:0]wire~ 0 52 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst ~wire 0 53 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sys_rst ~wire 0 54 (_arch (_uni)))(_net implicit)(_flags1))
		(_type (_int ~[7:0]wire~ 0 59 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int DATA ~[7:0]wire~ 0 59 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_right_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_left_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_vld ~wire 0 71 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld ~wire 0 72 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int osc_clk ~wire 0 78 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rvl_clk ~wire 0 86 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock ~wire 0 87 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int compute_clk ~wire 0 98 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock2 ~wire 0 99 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_left_vld2 ~wire 0 108 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld2 ~wire 0 109 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_empty ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_full ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int almost_full ~wire 0 125 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_empty ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_full ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int ste_left_valid ~wire 0 151 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int subMean_left_valid ~wire 0 159 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rd_en1 ~wire 0 184 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int led_pattern ~wire 0 185 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int Clock ~wire 0 192 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int CS_L ~wire 0 194 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int RW_L ~wire 0 195 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int INTR_L ~wire 0 196 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A0 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A1 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A2 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \3 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \4 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \5 \ ~wire -1 184 (_int (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#184_0@ (_int 0 0 184 (_prcs 0(_alias ((\5 \)(i_sys_rst)(rd_en1)))(_simple)(_trgt(70))(_sens(37)(57))
			)))
			(@ASSIGN#54_1@ (_arch 1 0 54 (_prcs 1(_simple)(_trgt(37))(_sens(36)(45)(47))
			)))
			(@ASSIGN#55_2@ (_arch 2 0 55 (_prcs 2(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#113_3@ (_arch 3 0 113 (_prcs 3(_simple)(_trgt(33))(_sens(27))
			)))
			(@ASSIGN#114_4@ (_arch 4 0 114 (_prcs 4(_simple)(_trgt(34))(_sens(28))
			)))
			(@ASSIGN#115_5@ (_arch 5 0 115 (_prcs 5(_simple)(_trgt(23))(_sens(27(d_31_16)))
			)))
			(@ASSIGN#116_6@ (_arch 6 0 116 (_prcs 6(_simple)(_trgt(31))(_sens(29))
			)))
			(@ASSIGN#117_7@ (_arch 7 0 117 (_prcs 7(_simple)(_trgt(32))(_sens(30))
			)))
			(@ASSIGN#120_8@ (_arch 8 0 120 (_prcs 8(_simple)(_trgt(25))(_sens(42))
			)))
			(@ASSIGN#121_9@ (_arch 9 0 121 (_prcs 9(_simple)(_trgt(25))(_sens(48)(49))
			)))
			(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 10 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 OSCH_inst.NOM_FREQ (_string \V"16.63"\) (_source 0 76))
	)
	(_scope
	)
	(_inst port1 0 64 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_inst OSCH_inst 0 77 (_ent . OSCH)
		(_port
			((STDBY) (\1 \))
			((OSC) (osc_clk))
			((SEDSTDBY) (_open))
		)
	)
	(_inst my_pll1 0 81 (_ent . pll1)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (fpga_clk))
			((CLKOS) (mclk))
			((CLKOS2) (rvl_clk))
			((LOCK) (lock))
		)
	)
	(_inst div8 0 90 (_ent . clk_div)
		(_port
			((clk) (mclk))
			((reset) (i_sys_rst))
			((clk_out) (o_sck))
		)
	)
	(_inst my_pll2 0 93 (_ent . pll2)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (mclk2))
			((CLKOS) (o_sck2))
			((CLKOS2) (compute_clk))
			((LOCK) (lock2))
		)
	)
	(_inst port2 0 101 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd2))
			((o_sck) (o_sck2))
			((o_ws) (o_ws2))
			((o_left_data) (o_left_data2))
			((o_right_data) (o_right_data2))
			((o_left_vld) (o_left_vld2))
			((o_right_vld) (o_right_vld2))
		)
	)
	(_inst horizontal_port 0 123 (_ent . fifo_horizontal)
		(_port
			((Data) (fifo_in1))
			((WrClock) (o_sck))
			((RdClock) (o_ws))
			((WrEn) (wr_en))
			((RdEn) (\2 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (horizontal_out))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (almost_full))
		)
	)
	(_inst vertical_right 0 129 (_ent . fifo_right)
		(_port
			((Data) (o_right_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_right_vld2))
			((RdEn) (\3 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_right_data2))
			((Empty) (right_empty))
			((Full) (right_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst vertical_left 0 132 (_ent . fifo_left)
		(_port
			((Data) (o_left_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_left_vld2))
			((RdEn) (\4 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_left_data2))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst zcr1 0 138 (_ent . zcr)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((zcr_count) (zcr_count_left))
			((zcr_valid) (zcr_valid_left))
		)
	)
	(_inst ste1 0 146 (_ent . ste)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((ste) (ste_left))
			((ste_valid) (ste_left_valid))
		)
	)
	(_inst subMean1 0 154 (_ent . submean2)
		(_port
			((clk) (o_ws))
			((data_in) (horizontal_out))
			((reset) (i_sys_rst))
			((subMean_out) (subMean_left_out))
			((subMean_valid) (subMean_left_valid))
		)
	)
	(_inst class1 0 163 (_ent . classification)
		(_port
			((zcr_count_left) (zcr_count_left))
			((zcr_valid_left) (zcr_valid_left))
			((ste_left) (ste_left))
			((ste_left_valid) (ste_left_valid))
			((subMean_left_out) (subMean_left_out))
			((subMean_left_valid) (subMean_left_valid))
			((glass) (glass))
			((shout) (shout))
		)
	)
	(_inst beam_forming 0 178 (_ent . beamforming2)
		(_port
			((trigger) (trigger))
			((compute_clk) (compute_clk))
			((clk) (o_ws2))
			((left_data_in) (out_left_data2))
			((right_data_in) (out_right_data2))
			((reset) (\5 \))
			((led_pattern) (led_pattern))
			((beam_forming_valid) (beam_forming_valid))
		)
	)
	(_inst i2c1 0 189 (_ent . I2C_Top)
		(_port
			((SDA) (SDA))
			((SCL) (SCL))
			((Clock) (Clock))
			((Reset_L) (i_sys_rst))
			((CS_L) (CS_L))
			((RW_L) (RW_L))
			((INTR_L) (INTR_L))
			((A0) (A0))
			((A1) (A1))
			((A2) (A2))
			((DATA) (DATA))
		)
	)
	(_model . top 11 -1)

)
I 000058 55 6378          1492044688518 I2S_Controller_tb
(_unit VERILOG 6.3365.6.764 (I2S_Controller_tb 0 5(I2S_Controller_tb 0 5))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../my_tb.v\ VERILOG (\./../../my_tb.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_code a7f1fbf5a2f3f0b2f1a2a5a2e1fda3a0a3a0a5a1f1a1f4)
	(_ent
		(_time 1492044688000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 12 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 12 \32\ (_ent -1 (_cnst \32\))))
		(_sig (_int rst_n ~reg 0 43 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck ~wire 0 44 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws ~wire 0 45 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck2 ~wire 0 48 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws2 ~wire 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd2 ~reg 0 50 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 54 (_array ~wire ((_range  15)))))
		(_sig (_int horizontal_out ~[DATA_WIDTH-1:0]wire~ 0 54 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:20]~ 0 57 (_array ~reg ((_to i 0 i 20)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem ~[15:0]reg~[0:20]~ 0 57 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:4005]~ 0 58 (_array ~reg ((_to i 0 i 4005)(_dto i 15 i 0)))))
		(_sig (_int input_right_mem ~[15:0]reg~[0:4005]~ 0 58 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:90]~ 0 60 (_array ~reg ((_to i 0 i 90)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem2 ~[15:0]reg~[0:90]~ 0 60 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int input_right_mem2 ~[15:0]reg~[0:90]~ 0 61 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int i_sys_rst ~wire 0 65 (_arch (_uni)))(_net implicit)(_nonbaction)(_noforceassign))
		(_type (_int ~[31:0]reg~ 0 70 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int input_left_data_array ~[31:0]reg~ 0 70 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array ~[31:0]reg~ 0 71 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_left_data_array2 ~[31:0]reg~ 0 72 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array2 ~[31:0]reg~ 0 73 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 74 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int count ~[6:0]reg~ 0 74 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int count2 ~[6:0]reg~ 0 75 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sd_right_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sd_right_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 81 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int count_left ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_left2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int trigger ~reg 0 83 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_downward 0 DUT i_sys_rst)(_flags1))
		(_subprogram
			(_func \$readmemh\)

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#65_0@ (_arch 0 0 65 (_prcs 0(_simple)(_trgt(12))(_sens(38))
			)))
			(@INITIAL#84_1@ (_arch 1 0 84 (_prcs 1(_trgt(9)(8))
			)))
			(@INITIAL#89_2@ (_arch 2 0 89 (_prcs 2(_trgt(11)(10))
			)))
			(@INITIAL#97_3@ (_arch 3 0 97 (_prcs 3(_trgt(0)(31)(32))
			)))
			(@INITIAL#105_4@ (_arch 4 0 105 (_prcs 4(_trgt(33)(34))
			)))
			(@ALWAYS#111_5@ (_arch 5 0 111 (_prcs 5(_trgt(32)(14)(31)(13))(_read(32)(9)(31)(8))(_sens(2))
				(_need_init)
			)))
			(@ALWAYS#142_6@ (_arch 6 0 142 (_prcs 6(_trgt(34)(16)(33)(15))(_read(34)(11)(33)(10))(_sens(5))
				(_need_init)
			)))
			(@INITIAL#176_7@ (_arch 7 0 176 (_prcs 7(_trgt(35))
			)))
			(@ALWAYS#182,210,237_8@ (_arch 8 0 182 (_prcs 8(_trgt(17)(23)(24))(_read(1)(12)(17)(2)(14)(13))
				(_need_init)
			)))
			(@ALWAYS#195,223,250_9@ (_arch 9 0 195 (_prcs 9(_trgt(18)(27)(28))(_read(4)(12)(18)(5)(16)(15))
				(_need_init)
			)))
			(@ALWAYS#263_10@ (_arch 10 0 263 (_prcs 14(_trgt(26))(_read)(_sens(2)(23)(24))
				(_need_init)
			)))
			(@ALWAYS#265_11@ (_arch 11 0 265 (_prcs 15(_trgt(30))(_read)(_sens(28)(5)(27))
				(_need_init)
			)))
			(@ALWAYS#269_12@ (_arch 12 0 269 (_prcs 16(_trgt(3))(_sens(1)(26))(_dssslclk(1))
				(_need_init)
			)))
			(@ALWAYS#272_13@ (_arch 13 0 272 (_prcs 17(_trgt(6))(_sens(4)(30))(_dssslclk(4))
				(_need_init)
			)))
			(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 18 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 DUT.DATA_WIDTH (_code 16) (_source 0 67))
	)
	(_scope
	)
	(_inst DUT 0 22 (_ent . top)
		(_port
			((rst_n) (rst_n))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((i_sd2) (i_sd2))
			((o_sck2) (o_sck2))
			((o_ws2) (o_ws2))
			((horizontal_out) (horizontal_out))
			((trigger) (trigger))
			((mclk) (_open))
			((vertical_out) (_open))
			((mclk2) (_open))
			((SDA) (_open))
			((SCL) (_open))
			((glass) (_open))
			((shout) (_open))
			((beam_forming_valid) (_open))
		)
	)
	(_inst GSR_INST 0 40 (_ent . GSR)
		(_port
			((GSR) (\1 \))
		)
	)
	(_inst PUR_INST 0 41 (_ent . PUR)
		(_port
			((PUR) (\2 \))
		)
	)
	(_model . I2S_Controller_tb 21 -1)

)
I 000051 55 1809          1492044688520 char_cntrl
(_unit VERILOG 6.3365.6.764 (char_cntrl 0 1(char_cntrl 0 1))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../char_cntrl.v\ VERILOG (\./../../char_cntrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code b6e2e0e2b8e1e3a1b7e0f0ece4b0e3b1b2b1b4b0e5)
	(_ent
		(_time 1492044688000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDLE ~vector~0 0 11 \1'b0\ (_ent -1 (_cnst \1'b0\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE ~vector~1 0 11 \1'b1\ (_ent -1 (_cnst \1'b1\))))
		(_port (_int in ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk ~wire 0 4 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int out ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[8:0]reg~ 0 13 (_array ~reg ((_dto i 8 i 0)))))
		(_sig (_int counter ~[8:0]reg~ 0 13 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int state ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~reg 0 14 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(4)(3))(_read(1)(2)(5)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_COMBO@ (_arch 1 0 33 (_prcs 1(_trgt(6))(_read)(_sens(5)(0)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_SEQ@ (_arch 2 0 52 (_prcs 2(_trgt(5))(_sens(1)(2)(6))(_dssslclk(1))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit FSM_COMBO begin 0 34)
		(_unit FSM_SEQ begin 0 53)
	)
	(_model . char_cntrl 4 -1)

)
I 000053 55 4297          1492044688522 beam_forming
(_unit VERILOG 6.3365.6.764 (beam_forming 0 1(beam_forming 0 1))
	(_version vd0)
	(_time 1492044688241 2017.04.12 19:51:28)
	(_source (\./../../beamforming.v\ VERILOG (\./../../beamforming.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code b6e2e1e2b5e1e3a0e2b2e0b0a0ecb1b1b4b0e2b0bfb0e3)
	(_ent
		(_time 1492044688000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \30\ (_ent -1 (_cnst \30\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  3)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 6 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size*3]~ 0 20 (_array ~reg ((_range  4)(_dto i 15 i 0)))))
		(_sig (_int left_data_storage ~[15:0]reg~[0:window_size*3]~ 0 20 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int right_data_storage ~[15:0]reg~[0:window_size*3]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 22 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 22 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[6:0]reg~ 0 23 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int full ~reg 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~ 0 25 (_array ~reg ((_dto i 21 i 0)))))
		(_sig (_int min_diff ~[21:0]reg~ 0 25 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~[0:59]~ 0 26 (_array ~reg ((_to i 0 i 59)(_dto i 21 i 0)))))
		(_sig (_int current_diff ~[21:0]reg~[0:59]~ 0 26 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int j ~integer~S 0 27 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int shift_index_counter ~integer~S 0 28 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int final_index ~integer~S 0 29 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int diff_done ~integer~S 0 30 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[7:0]reg~[0:window_size*2]~ 0 32 (_array ~reg ((_range  5)(_dto i 7 i 0)))))
		(_sig (_int phase_diff_LUT ~[7:0]reg~[0:window_size*2]~ 0 32 (_arch (_uni ))) (_reg memory )(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#33_0@ (_arch 0 0 33 (_prcs 0(_trgt(17(0))(17(1))(17(2))(17(3))(17(4))(17(5))(17(6))(17(7))(17(8))(17(9))(17(10))(17(11))(17(12))(17(13))(17(14))(17(15))(17(16))(17(17))(17(18))(17(19))(17(20))(17(21))(17(22))(17(23))(17(24))(17(25))(17(26))(17(27))(17(28))(17(29))(17(30))(17(31))(17(32))(17(33))(17(34))(17(35))(17(36))(17(37))(17(38))(17(39))(17(40))(17(41))(17(42))(17(43))(17(44))(17(45))(17(46))(17(47))(17(48))(17(49))(17(50))(17(51))(17(52))(17(53))(17(54))(17(55))(17(56))(17(57))(17(58))(17(59))(17(60))(9)(11)(14)(12(0))(12(1))(12(2))(12(3))(12(4))(12(5))(12(6))(12(7))(12(8))(12(9))(12(10))(12(11))(12(12))(12(13))(12(14))(12(15))(12(16))(12(17))(12(18))(12(19))(12(20))(12(21))(12(22))(12(23))(12(24))(12(25))(12(26))(12(27))(12(28))(12(29))(12(30))(12(31))(12(32))(12(33))(12(34))(12(35))(12(36))(12(37))(12(38))(12(39))(12(40))(12(41))(12(42))(12(43))(12(44))(12(45))(12(46))(12(47))(12(48))(12(49))(12(50))(12(51))(12(52))(12(53))(12(54))(12(55))(12(56))(12(57))(12(58))(12(59))(16)(13))
			)))
			(@ALWAYS#161,164,197,216,234_1@ (_arch 1 0 161 (_prcs 1(_trgt(4)(9)(5)(10)(11)(16)(8)(6)(7)(14)(13)(12)(15))(_read(0)(3)(17)(15)(8)(9)(2)(1)(10)(16)(14)(13)(6)(7)(12)(11))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_model . beam_forming 10 -1)

)
I 000053 55 1861          1492044907031 Start_Behave
(_unit VHDL (start_generator 0 54(start_behave 0 64))
	(_version vd0)
	(_time 1492044907032 2017.04.12 19:55:07)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 34323230346361233267206d333233323132613231)
	(_ent
		(_time 1492043708291)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int Start_Enable -1 0 57(_ent(_in))))
		(_port (_int SCL -2 0 58(_ent(_in))))
		(_port (_int SDA -2 0 59(_ent(_in))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Gen_State 0 0 66(_arch(_uni))))
		(_sig (_int Next_Start_Gen_State 0 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 68(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Gen_State 1 0 68(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_1 2 0 69(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_2 3 0 70(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_3 4 0 71(_arch(_string \"11"\))))
		(_prcs
			(I2C_Start_Gen_States(_arch 0 0 76(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Start_Gen_State_Machine(_arch 1 0 85(_prcs (_simple)(_trgt(7)(5))(_sens(6)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Behave 2 -1)
)
I 000057 55 1625          1492044907043 Start_Det_Behave
(_unit VHDL (start_detect 0 138(start_det_behave 0 147))
	(_version vd0)
	(_time 1492044907044 2017.04.12 19:55:07)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 44424247441311534244501d434240424143404241)
	(_ent
		(_time 1492043708311)
	)
	(_object
		(_port (_int MPU_CLK -1 0 139(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 140(_ent(_in)(_event))))
		(_port (_int SCL -2 0 141(_ent(_in)(_event))))
		(_port (_int SDA -2 0 142(_ent(_in)(_event))))
		(_port (_int Start_Det -1 0 143(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 149(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Det_State 0 0 149(_arch(_uni)(_event))))
		(_sig (_int Next_Start_Det_State 0 0 150(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 151(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Det_State 1 0 151(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 152(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Det_State_1 2 0 152(_arch(_string \"01"\))))
		(_prcs
			(I2C_Start_Det_States(_arch 0 0 156(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Start_Det_Reg(_arch 1 0 165(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Start_Det_State_Machine(_arch 2 0 182(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Det_Behave 3 -1)
)
I 000052 55 1867          1492044907051 Stop_Behave
(_unit VHDL (stop_generator 0 213(stop_behave 0 223))
	(_version vd0)
	(_time 1492044907052 2017.04.12 19:55:07)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 44424247441346534015021e124241421142414346)
	(_ent
		(_time 1492043708318)
	)
	(_object
		(_port (_int MPU_CLK -1 0 214(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 215(_ent(_in)(_event))))
		(_port (_int Stop_Enable -1 0 216(_ent(_in))))
		(_port (_int SCL -2 0 217(_ent(_in))))
		(_port (_int SDA -2 0 218(_ent(_in))))
		(_port (_int SDA_EN3 -1 0 219(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 225(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Gen_State 0 0 225(_arch(_uni))))
		(_sig (_int Next_Stop_Gen_State 0 0 226(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 227(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Gen_State 1 0 227(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 228(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_1 2 0 228(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 229(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_2 3 0 229(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 230(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_3 4 0 230(_arch(_string \"11"\))))
		(_prcs
			(I2C_Stop_Gen_States(_arch 0 0 234(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Stop_Gen_State_Machine(_arch 1 0 244(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Behave 2 -1)
)
I 000056 55 1614          1492044907060 Stop_Det_Behave
(_unit VHDL (stop_detect 0 297(stop_det_behave 0 306))
	(_version vd0)
	(_time 1492044907061 2017.04.12 19:55:07)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 54525256540356435056120e015251535052515257)
	(_ent
		(_time 1492043708324)
	)
	(_object
		(_port (_int MPU_CLK -1 0 298(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 299(_ent(_in)(_event))))
		(_port (_int SCL -2 0 300(_ent(_in)(_event))))
		(_port (_int SDA -2 0 301(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 302(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 308(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Det_State 0 0 308(_arch(_uni)(_event))))
		(_sig (_int Next_Stop_Det_State 0 0 309(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 310(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Det_State 1 0 310(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 311(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Det_State_1 2 0 311(_arch(_string \"01"\))))
		(_prcs
			(I2C_Stop_Det_States(_arch 0 0 315(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Stop_Det_Reg(_arch 1 0 324(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Stop_Det_State_Machine(_arch 2 0 341(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Det_Behave 3 -1)
)
I 000051 55 1504          1492044907134 Int_Behave
(_unit VHDL (int_ctrl_block 0 52(int_behave 0 66))
	(_version vd0)
	(_time 1492044907135 2017.04.12 19:55:07)
	(_source (\./../../i2c_int_blk.vhd\))
	(_parameters tan)
	(_code a2a5aef5f5f4f2b7f6f0b1f9f7a5a0a4f1a7f4a4a0)
	(_ent
		(_time 1492043708585)
	)
	(_object
		(_port (_int MPU_CLK -1 0 53(_ent(_in)(_event))))
		(_port (_int RST_L -1 0 54(_ent(_in))))
		(_port (_int abort -1 0 55(_ent(_in))))
		(_port (_int Trans_IE -1 0 56(_ent(_in))))
		(_port (_int Recieve_IE -1 0 57(_ent(_in))))
		(_port (_int I2C_RW -1 0 58(_ent(_in))))
		(_port (_int Trans_Buffer_Empty -1 0 59(_ent(_in))))
		(_port (_int Recieve_Buffer_Full -1 0 60(_ent(_in))))
		(_port (_int Iack -1 0 61(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 62(_ent(_out))))
		(_port (_int INTR_L -1 0 63(_ent(_out))))
		(_sig (_int tbe_en -1 0 67(_arch(_uni)(_event))))
		(_sig (_int rbf_en -1 0 68(_arch(_uni)(_event))))
		(_sig (_int reset -1 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment (_trgt(11))(_sens(3)(5)(6)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(12))(_sens(4)(5)(7)))))
			(line__73(_arch 2 0 73(_assignment (_trgt(13))(_sens(1)(2)))))
			(line__75(_arch 3 0 75(_prcs (_trgt(9)(10))(_sens(11)(12)(13)(0)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Int_Behave 4 -1)
)
I 000052 55 2036          1492044907177 Arch_Behave
(_unit VHDL (arbitrator 0 54(arch_behave 0 67))
	(_version vd0)
	(_time 1492044907178 2017.04.12 19:55:07)
	(_source (\./../../i2c_arb_blk.vhd\))
	(_parameters tan)
	(_code c1c6c595c29697d7cdc7d59a92c7c0c6c5c797c6c3)
	(_ent
		(_time 1492043708858)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int SCL -2 0 57(_ent(_in))))
		(_port (_int SDA -2 0 58(_ent(_in)(_event))))
		(_port (_int SDA_EN1 -1 0 59(_ent(_in)(_event))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_in)(_event))))
		(_port (_int SDA_EN3 -1 0 61(_ent(_in)(_event))))
		(_port (_int WCS_Ack -1 0 62(_ent(_in)(_event))))
		(_port (_int RCS_Ack -1 0 63(_ent(_in))))
		(_port (_int Lost_ARB -1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_State 0 0 68(_arch(_uni)(_event))))
		(_sig (_int Next_State 0 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle 1 0 70(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_1 2 0 71(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 72(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_2 3 0 72(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 73(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_3 4 0 73(_arch(_string \"11"\))))
		(_prcs
			(I2C_Arb_States(_arch 0 0 78(_prcs (_trgt(10))(_sens(0)(1)(11))(_dssslsensitivity 2))))
			(I2C_Arb_Register(_arch 1 0 87(_prcs (_trgt(9))(_sens(0)(1)(3)(4)(5)(6)(7)(10)(8))(_dssslsensitivity 8))))
			(I2C_Arb_Logic(_arch 2 0 107(_prcs (_simple)(_trgt(11))(_sens(2)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Arch_Behave 3 -1)
)
I 000053 55 3058          1492044907222 Count_Behave
(_unit VHDL (counter_block 0 57(count_behave 0 71))
	(_version vd0)
	(_time 1492044907223 2017.04.12 19:55:07)
	(_source (\./../../i2c_cnt_blk.vhd\))
	(_parameters tan)
	(_code f0f7f6a0a6a6a1e6f4a6e4aaa4f7f2f5a6f6f2f6a3)
	(_ent
		(_time 1492043709145)
	)
	(_object
		(_port (_int MPU_CLK -1 0 58(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 59(_ent(_in))))
		(_port (_int SCL -2 0 60(_ent(_in)(_event))))
		(_port (_int Abort -1 0 61(_ent(_in))))
		(_port (_int Byte_Cnt_EN -1 0 62(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_EN -1 0 63(_ent(_in)(_event))))
		(_port (_int go -1 0 64(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 65(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Byte_Count_Reg 0 0 65(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 66(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 1 0 66(_ent(_out))))
		(_port (_int Bit_Cnt_Flag -1 0 67(_ent(_out))))
		(_port (_int Byte_Cnt_Flag -1 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Bit_Counter 2 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Byte_Counter 3 0 73(_arch(_uni)(_event))))
		(_sig (_int Current_Bit_State -1 0 74(_arch(_uni)(_event))))
		(_sig (_int Next_Bit_State -1 0 75(_arch(_uni))))
		(_cnst (_int Idle_Bit_State -1 0 76(_arch((i 2)))))
		(_cnst (_int Count_Bit_State -1 0 77(_arch((i 3)))))
		(_sig (_int Current_Byte_State -1 0 78(_arch(_uni)(_event))))
		(_sig (_int Next_Byte_State -1 0 79(_arch(_uni))))
		(_cnst (_int Idle_Byte_State -1 0 80(_arch((i 2)))))
		(_cnst (_int Count_Byte_State -1 0 81(_arch((i 3)))))
		(_sig (_int reset -1 0 82(_arch(_uni)(_event))))
		(_sig (_int Byte_Cmpr -1 0 84(_arch(_uni)(_event))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment (_alias((Bit_Count)(Bit_Counter)))(_trgt(8))(_sens(11)))))
			(line__89(_arch 1 0 89(_assignment (_trgt(17))(_sens(1)(3)(6)))))
			(Bit_Count_States(_arch 2 0 91(_prcs (_trgt(13))(_sens(0)(17)(14))(_dssslsensitivity 2))))
			(Bit_Countp(_arch 3 0 100(_prcs (_trgt(9)(11))(_sens(0)(2)(5)(13)(17)(11))(_dssslsensitivity 5))))
			(Bit_Count_State_Machine(_arch 4 0 121(_prcs (_simple)(_trgt(14))(_sens(2)(5)(13)))))
			(Byte_Count_States(_arch 5 0 148(_prcs (_trgt(15))(_sens(0)(17)(16))(_dssslsensitivity 2))))
			(Byte_Countp(_arch 6 0 157(_prcs (_trgt(10)(12))(_sens(0)(2)(4)(15)(17)(18)(12))(_dssslsensitivity 6))))
			(Byte_Comparitor(_arch 7 0 182(_prcs (_trgt(18))(_sens(0)(7)(12)(17)))))
			(Byte_Count_State_Machine(_arch 8 0 195(_prcs (_simple)(_trgt(16))(_sens(2)(4)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197379)
		(33686018 33686018)
	)
	(_model . Count_Behave 9 -1)
)
I 000055 55 1460          1492044907275 Clk_Gen_Behave
(_unit VHDL (i2c_clock_generator 0 54(clk_gen_behave 0 67))
	(_version vd0)
	(_time 1492044907276 2017.04.12 19:55:07)
	(_source (\./../../i2c_clk_blk.vhd\))
	(_parameters tan)
	(_code 2e29212f7979793b7b2f3d742c2878282d287c2b78)
	(_ent
		(_time 1492043709415)
	)
	(_object
		(_gen (_int cnt_f_hi -1 0 55 \105\ (_ent((i 105)))))
		(_gen (_int cnt_s_hi -1 0 56 \417\ (_ent((i 417)))))
		(_gen (_int cnt_f_lo -1 0 57 \209\ (_ent gms((i 209)))))
		(_gen (_int cnt_s_lo -1 0 58 \834\ (_ent gms((i 834)))))
		(_port (_int MPU_CLK -2 0 59(_ent(_in)(_event))))
		(_port (_int Rst_L -2 0 60(_ent(_in))))
		(_port (_int Mode -2 0 61(_ent(_in)(_event))))
		(_port (_int Abort -2 0 62(_ent(_in))))
		(_port (_int SCL_CK -2 0 63(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~834~13 0 68(_scalar (_to i 0 i 834))))
		(_sig (_int count 0 0 68(_arch(_uni))))
		(_sig (_int reset -2 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(6))(_sens(1)(3)))))
			(counter(_arch 1 0 74(_prcs (_trgt(5))(_sens(0)(2)(6)(5))(_dssslsensitivity 3))))
			(std_fast(_arch 2 0 89(_prcs (_simple)(_trgt(4))(_sens(0)(2)(5)(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . Clk_Gen_Behave 3 -1)
)
I 000053 55 1056          1492044907320 Synch_Behave
(_unit VHDL (synch_block 0 62(synch_behave 0 71))
	(_version vd0)
	(_time 1492044907321 2017.04.12 19:55:07)
	(_source (\./../../i2c_sync_blk.vhd\))
	(_parameters tan)
	(_code 5d5b585f000a5c4b5c5f45045a5b5f5b0e5b0b5b5e)
	(_ent
		(_time 1492043709587)
	)
	(_object
		(_port (_int MPU_CLK -1 0 63(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 64(_ent(_in)(_event))))
		(_port (_int SCL -2 0 65(_ent(_in)(_event))))
		(_port (_int SDA -2 0 66(_ent(_in)(_event))))
		(_port (_int SCL_synch -2 0 67(_ent(_out))))
		(_port (_int SDA_synch -2 0 68(_ent(_out))))
		(_sig (_int t1 -2 0 72(_arch(_uni))))
		(_sig (_int t2 -2 0 73(_arch(_uni))))
		(_prcs
			(Sync(_arch 0 0 79(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Synch_Behave 1 -1)
)
I 000056 55 8790          1492044907377 I2C_Main_Behave
(_unit VHDL (i2c_main 0 56(i2c_main_behave 0 90))
	(_version vd0)
	(_time 1492044907378 2017.04.12 19:55:07)
	(_source (\./../../i2c_main_blk.vhd\))
	(_parameters tan)
	(_code 8c8b8387dddbdb99da88da8a9dd6d48ad98a858f8e8a8f)
	(_ent
		(_time 1492043709789)
	)
	(_object
		(_port (_int MPU_CLK -1 0 57(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 58(_ent(_in))))
		(_port (_int SCL -2 0 59(_ent(_in)(_event))))
		(_port (_int SDA -2 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 61(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 0 0 61(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_Flag -1 0 62(_ent(_in)(_event))))
		(_port (_int Byte_Cnt_Flag -1 0 63(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 64(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Trans_Buffer 1 0 64(_ent(_in))))
		(_port (_int Low_Address_Reg 1 0 65(_ent(_in))))
		(_port (_int Lost_Arb -1 0 66(_ent(_in))))
		(_port (_int Start_Det -1 0 67(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 68(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 69(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Command_Reg 2 0 69(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 72(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Status_Reg 3 0 72(_ent(_out))))
		(_port (_int Read_Buffer 1 0 76(_ent(_out))))
		(_port (_int Bit_Cnt_EN -1 0 77(_ent(_out))))
		(_port (_int Byte_Cnt_EN -1 0 78(_ent(_out))))
		(_port (_int Start_EN -1 0 79(_ent(_out))))
		(_port (_int Stop_EN -1 0 80(_ent(_out))))
		(_port (_int SDA_EN1 -1 0 81(_ent(_out))))
		(_port (_int TBE_Set -1 0 82(_ent(_out))))
		(_port (_int RBF_Set -1 0 83(_ent(_out))))
		(_port (_int Go_Clear -1 0 84(_ent(_out))))
		(_port (_int WCS_Ack -1 0 85(_ent(_out))))
		(_port (_int RCS_Ack -1 0 86(_ent(_out))))
		(_sig (_int go -1 0 91(_arch(_uni)(_event))))
		(_sig (_int abort -1 0 92(_arch(_uni))))
		(_sig (_int I2C_Bus_Busy -1 0 93(_arch(_uni))))
		(_sig (_int Error -1 0 94(_arch(_uni))))
		(_sig (_int Abort_Ack -1 0 95(_arch(_uni))))
		(_sig (_int Done -1 0 96(_arch(_uni))))
		(_sig (_int Reset -1 0 97(_arch(_uni)(_event))))
		(_sig (_int I2C_RW_Bit -1 0 99(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 100(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Read_SR 4 0 100(_arch(_uni))))
		(_sig (_int Trans_Buffer_SR 4 0 101(_arch(_uni))))
		(_sig (_int Value -1 0 103(_arch(_uni)(_event))))
		(_sig (_int det_low -1 0 105(_arch(_uni)(_event))))
		(_sig (_int det_high -1 0 106(_arch(_uni)(_event))))
		(_sig (_int MCS_Write_Flag -1 0 107(_arch(_uni))))
		(_sig (_int MCS_Read_Flag -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 109(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int load 5 0 109(_arch(_uni)(_event))))
		(_sig (_int shift -1 0 110(_arch(_uni)(_event))))
		(_sig (_int bit_cnt2 -1 0 111(_arch(_uni)(_event))))
		(_sig (_int b0 -1 0 114(_arch(_uni))))
		(_sig (_int b1 -1 0 115(_arch(_uni))))
		(_sig (_int s -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 120(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int MCS 6 0 120(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 121(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Idle_State 7 0 121(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 122(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Start_EN_State 8 0 122(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 123(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_Slv_Addr_State 9 0 123(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 124(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Write_State 10 0 124(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 125(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Read_State 11 0 125(_arch(_string \"10000"\))))
		(_sig (_int WCS 6 0 129(_arch(_uni)(_event))))
		(_sig (_int Next_WCS 6 0 130(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 131(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_State 12 0 131(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 132(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Write_State 13 0 132(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 133(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Ack_Write_State 14 0 133(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 134(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Ack_Write_State 15 0 134(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 135(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Error_Write_State 16 0 135(_arch(_string \"10000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 139(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int RCS 17 0 139(_arch(_uni)(_event))))
		(_sig (_int Next_RCS 17 0 140(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 141(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Read_State 18 0 141(_arch(_string \"000001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 142(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Read_State 19 0 142(_arch(_string \"000010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 143(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State 20 0 143(_arch(_string \"000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1328 0 144(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State2 21 0 144(_arch(_string \"001000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 145(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Ack_Read_State 22 0 145(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 146(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Error_Read_State 23 0 146(_arch(_string \"100000"\))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_alias((go)(Command_Reg(1))))(_simpleassign BUF)(_trgt(25))(_sens(12(1))))))
			(line__150(_arch 1 0 150(_assignment (_alias((abort)(Command_Reg(0))))(_simpleassign BUF)(_trgt(26))(_sens(12(0))))))
			(line__151(_arch 2 0 151(_assignment (_alias((I2C_RW_Bit)(Low_Address_Reg(0))))(_simpleassign BUF)(_trgt(32))(_sens(8(0))))))
			(line__153(_arch 3 0 153(_assignment (_alias((WCS_Ack)(WCS(3))))(_simpleassign BUF)(_trgt(23))(_sens(47(3))))))
			(line__154(_arch 4 0 154(_assignment (_alias((RCS_Ack)(RCS(4))))(_simpleassign BUF)(_trgt(24))(_sens(49(4))))))
			(line__156(_arch 5 0 156(_assignment (_alias((Status_Reg)(I2C_Bus_Busy)(Error)(Abort_Ack)(Done)))(_trgt(13))(_sens(27)(28)(29)(30)))))
			(line__158(_arch 6 0 158(_assignment (_trgt(31))(_sens(1)(26)))))
			(line__160(_arch 7 0 160(_assignment (_trgt(39))(_sens(32)(46(4))))))
			(line__162(_arch 8 0 162(_assignment (_trgt(38))(_sens(32)(46(3))(46(2))))))
			(output_proc(_arch 9 0 164(_prcs (_trgt(14)(15)(16)(17)(18)(20)(21)(22)(27)(28)(29)(30)(42)(43)(44)(45))(_sens(0)(10)(11)(31)(32)(36)(42)(46)(47)(4)(5)(6)(26)(27)(33)(38)(39)(43)(44)(45)(49(2))(49(0))(49(4))(49(5)))(_dssslsensitivity 9))))
			(I2C_Det(_arch 10 0 281(_prcs (_trgt(36)(37))(_sens(0)(2)(31)))))
			(I2C_Load_SR_Process(_arch 11 0 303(_prcs (_trgt(34(d_7_0))(34)(35))(_sens(0)(31)(40)(41)(7(7))(7(d_6_0))(8(7))(8(d_6_0))(34(7))(34(d_6_0))(34(d_7_0))(35))(_dssslsensitivity 4))))
			(I2C_drive_sda_Process(_arch 12 0 334(_prcs (_trgt(19))(_sens(0)(5)(31)(35)(46(0))(46(1))(47(2))(47(3))(47(4))(36)(49(4)))(_dssslsensitivity 9))))
			(I2C_Write_Process(_arch 13 0 357(_prcs (_simple)(_trgt(40)(41))(_sens(0)(4)(31)(36)(46(3))(46(2))(47(0)))(_read(40)))))
			(I2C_Read_Process(_arch 14 0 384(_prcs (_trgt(33))(_sens(0)(3)(4)(31)(37)(49)(33)(46(4)))(_dssslsensitivity 6))))
			(I2C_WSM(_arch 15 0 410(_prcs (_trgt(47))(_sens(0)(31)(48)))))
			(I2C_WSM_Process(_arch 16 0 419(_prcs (_simple)(_trgt(48))(_sens(3)(5)(9)(36)(37)(38)(47)))))
			(I2C_RSM(_arch 17 0 469(_prcs (_trgt(49))(_sens(0)(31)(50)))))
			(I2C_RSM_Process(_arch 18 0 478(_prcs (_simple)(_trgt(50))(_sens(3)(5)(9)(36)(37)(39)(49)))))
			(I2C_MSM_Process(_arch 19 0 539(_prcs (_trgt(46))(_sens(0)(2)(6)(10)(25)(31)(32)(46)(27)(47(3)))(_dssslsensitivity 8))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_part (46(0))(46(1))(47(2))(47(3))(47(4))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018)
		(197122)
		(770)
		(515)
		(771)
		(131586)
		(33686018 131586)
	)
	(_model . I2C_Main_Behave 20 -1)
)
I 000058 55 5338          1492044907450 MPU_to_I2C_Behave
(_unit VHDL (mpu_to_i2c 0 55(mpu_to_i2c_behave 0 83))
	(_version vd0)
	(_time 1492044907451 2017.04.12 19:55:07)
	(_source (\./../../i2c_mpu_blk.vhd\))
	(_parameters tan)
	(_code dadd88898b8c8bcfdfd9ce80dddf8cdcd3d9d8dcd9)
	(_ent
		(_time 1492043709997)
	)
	(_object
		(_port (_int MPU_CLK -1 0 56(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 57(_ent(_in)(_event))))
		(_port (_int CS_L -1 0 58(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 59(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Addr_Bits 0 0 59(_ent(_in)(_event))))
		(_port (_int RW_L -1 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 61(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Read_Buffer 1 0 61(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 62(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Status_Reg 2 0 62(_ent(_in))))
		(_port (_int TBE_Set -1 0 66(_ent(_in)(_event))))
		(_port (_int RBF_Set -1 0 67(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 68(_ent(_in)(_event))))
		(_port (_int Go_Clear -1 0 69(_ent(_in)(_event))))
		(_port (_int Low_Address_Reg 1 0 70(_ent(_out))))
		(_port (_int Upper_Address_Reg 0 0 71(_ent(_out))))
		(_port (_int Byte_Count_Reg 1 0 72(_ent(_out))))
		(_port (_int Command_Reg 1 0 73(_ent(_out))))
		(_port (_int Trans_Buffer 1 0 76(_ent(_out))))
		(_port (_int Trans_Buffer_Empty -1 0 77(_ent(_out))))
		(_port (_int Read_Buffer_Full -1 0 78(_ent(_out))))
		(_port (_int Iack -1 0 79(_ent(_out))))
		(_port (_int DATA 1 0 80(_ent(_inout)(_event))))
		(_sig (_int tbe -1 0 84(_arch(_uni))))
		(_sig (_int rbf -1 0 85(_arch(_uni))))
		(_sig (_int write_pulse -1 0 87(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ns 3 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int transb 4 0 90(_arch(_uni))))
		(_sig (_int laddr 4 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 92(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int upaddr 5 0 92(_arch(_uni))))
		(_sig (_int bcnt 4 0 93(_arch(_uni))))
		(_sig (_int cmd 4 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 96(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int write 6 0 96(_arch(_string \"000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 97(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int low_addr 7 0 97(_arch(_string \"001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 98(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int up_addr 8 0 98(_arch(_string \"010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 99(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int command 9 0 99(_arch(_string \"100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 100(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int byte_cnt 10 0 100(_arch(_string \"101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 101(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int iack_st 11 0 101(_arch(_string \"110"\))))
		(_sig (_int temp_data 4 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1315 0 171(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int idle 12 0 171(_prcs 10(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1317 0 172(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int one 13 0 172(_prcs 10(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1319 0 173(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int two 14 0 173(_prcs 10(_string \"10"\))))
		(_prcs
			(line__108(_arch 0 0 108(_assignment (_alias((Trans_Buffer_Empty)(tbe)))(_simpleassign BUF)(_trgt(16))(_sens(20)))))
			(line__109(_arch 1 0 109(_assignment (_alias((Read_Buffer_Full)(rbf)))(_simpleassign BUF)(_trgt(17))(_sens(21)))))
			(line__110(_arch 2 0 110(_assignment (_trgt(19))(_sens(2)(4)(29)))))
			(line__111(_arch 3 0 111(_assignment (_alias((Trans_Buffer)(transb)))(_trgt(15))(_sens(24)))))
			(line__112(_arch 4 0 112(_assignment (_alias((Low_Address_Reg)(laddr)))(_trgt(11))(_sens(25)))))
			(line__113(_arch 5 0 113(_assignment (_alias((Upper_Address_Reg)(upaddr)))(_trgt(12))(_sens(26)))))
			(line__114(_arch 6 0 114(_assignment (_alias((Command_Reg)(cmd)))(_trgt(14))(_sens(28)))))
			(line__115(_arch 7 0 115(_assignment (_alias((Byte_Count_Reg)(bcnt)))(_trgt(13))(_sens(27)))))
			(tdata(_arch 8 0 117(_prcs (_simple)(_trgt(29))(_sens(3(2))(5)(6)(20)(21)))))
			(MPU(_arch 9 0 127(_prcs (_trgt(24)(25)(26)(27)(28(7))(28))(_sens(0)(1)(3)(10)(19)(22)(24)(25)(26)(27)(28))(_dssslsensitivity 6))))
			(pulse_write(_arch 10 0 169(_prcs (_trgt(22)(23))(_sens(0)(1)(2)(4)(23))(_dssslsensitivity 4))))
			(iack_set(_arch 11 0 208(_prcs (_trgt(18))(_sens(0)(1)(9)(2)(3)(4))(_dssslsensitivity 3))))
			(trans_buf_empty(_arch 12 0 221(_prcs (_trgt(20))(_sens(0)(1)(7)(2)(3)(4))(_dssslsensitivity 3))))
			(read_buf_full(_arch 13 0 234(_prcs (_trgt(21))(_sens(0)(1)(8)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036)
		(2)
		(131586)
		(33686018 33686018)
		(131843)
	)
	(_model . MPU_to_I2C_Behave 14 -1)
)
I 000062 55 344           1492044908683 $root 0000000000557 3
™U    ™U  @  -  î4+*€Y!´q“2¨÷-Ò∫+(±®àÉ´Z»‰¡«’ÿö5ëÚ?›Rü—·Â•ø‘¿cÌÂü/OTmÓî—ïº:’‰B{nõ57›ó V±74epP^ù+(UhÏA5‰ê›d?…W˚Ém-YòœæW∏ÈHsô4Ì{–uV;Gûãµ>Ò£e~õ—OÍ0EÁÕ»‰âz3Ö±re∑ëb≈öàc «ˇ—¥rÑ(Ÿ˝£πï–w+9x«˙6ZÖv?#K0=ñ
kµóí?Uá#á.™mØ`∆Uï lâDSÈG´=Y˛r˜\aq&}#ÌÍz∫ÓmÁóÂ&ÇÆπ˚9¶oi#L0à%ÃõÑu ºÒ˝hT≈?ñ–'t˜ÿJ“Içõ¸∏ˆ∑ì@ï @.ëtô‰.¸&:ü_ø/$U™U™I 000048 55 10339         1492044908685 I2C_Top
(_unit VERILOG 6.3365.6.764 (I2C_Top 0 55(I2C_Top 0 55))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../i2c_top.v\ VERILOG (\./../../i2c_top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_code a3a6fbf1a2f6f4b6f5a7a6f1e5f8f2a7aaa0a1a7a0a6f5)
	(_ent
		(_time 1492044908000)
	)
	(_parameters        accs         )
	(_object
		(_port (_int SDA ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int Clock ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset_L ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CS_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RW_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int INTR_L ~wire 0 58 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int A0 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A1 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A2 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 60 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int DATA ~[7:0]wire~ 0 60 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int Start_Enable ~wire 0 78 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Enable ~wire 0 79 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Start_Det_Bit ~wire 0 80 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Det_Bit ~wire 0 81 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1 ~wire 0 83 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_2 ~wire 0 84 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_3 ~wire 0 85 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1_out ~wire 0 87 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_2_out ~wire 0 88 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_3_out ~wire 0 89 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SCL_CK ~wire 0 91 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL_synch ~wire 0 93 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_synch ~wire 0 94 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[2:0]wire~ 0 95 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int Bit_Count ~[2:0]wire~ 0 95 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Enable ~wire 0 96 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Enable ~wire 0 97 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Flag ~wire 0 98 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Flag ~wire 0 99 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buf_Empty_Set ~wire 0 100 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buf_Full_Set ~wire 0 101 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Iack_Clear ~wire 0 102 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Go_Clear ~wire 0 103 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer_Empty ~wire 0 104 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer_Full ~wire 0 105 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int abits ~[2:0]wire~ 0 106 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA1 ~wire 0 108 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL1 ~wire 0 109 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wcsack ~wire 0 110 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rcsack ~wire 0 111 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Command_Reg ~[7:0]wire~ 0 113 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Status_Reg ~[7:0]wire~ 0 116 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer ~[7:0]wire~ 0 121 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer ~[7:0]wire~ 0 122 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Low_Address_Reg ~[7:0]wire~ 0 123 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Reg ~[7:0]wire~ 0 125 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_GO ~wire 0 128 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort ~wire 0 129 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Iack ~wire 0 130 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Mode ~wire 0 131 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Addr_Size ~wire 0 132 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int I2C_Recieve_IE ~wire 0 133 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Trans_IE ~wire 0 134 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Bus_Busy ~wire 0 137 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort_Ack ~wire 0 138 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Error ~wire 0 139 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Lost_Arb ~wire 0 140 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Done ~wire 0 141 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_RW_Bit ~wire 0 144 (_arch (_uni)))(_net)(_flags1))
		(_sig (_virtual \3 \ 0 223 (_uni ((41(d_7_5))(41(3))))))
		(_sig (_virtual \2 \ 0 220 (_uni ((46)(47)))))
		(_sig (_virtual \1 \ 0 187 (_uni ((53)(55)(54)(56)(57)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#151_0@ (_arch 0 0 151 (_prcs 0(_simple)(_trgt(46))(_sens(40(7)))
			)))
			(@ASSIGN#152_1@ (_arch 1 0 152 (_prcs 1(_simple)(_trgt(47))(_sens(40(6)))
			)))
			(@ASSIGN#153_2@ (_arch 2 0 153 (_prcs 2(_simple)(_trgt(49))(_sens(40(4)))
			)))
			(@ASSIGN#154_3@ (_arch 3 0 154 (_prcs 3(_simple)(_trgt(50))(_sens(40(2)))
			)))
			(@ASSIGN#155_4@ (_arch 4 0 155 (_prcs 4(_simple)(_trgt(52))(_sens(40(1)))
			)))
			(@ASSIGN#156_5@ (_arch 5 0 156 (_prcs 5(_simple)(_trgt(51))(_sens(40(0)))
			)))
			(@ASSIGN#157_6@ (_arch 6 0 157 (_prcs 6(_simple)(_trgt(58))(_sens(44(0)))
			)))
			(@ASSIGN#160_7@ (_arch 7 0 160 (_prcs 7(_simple)(_trgt(53))(_sens(41(7)))
			)))
			(@ASSIGN#161_8@ (_arch 8 0 161 (_prcs 8(_simple)(_trgt(54))(_sens(41(6)))
			)))
			(@ASSIGN#162_9@ (_arch 9 0 162 (_prcs 9(_simple)(_trgt(55))(_sens(41(5)))
			)))
			(@ASSIGN#163_10@ (_arch 10 0 163 (_prcs 10(_simple)(_trgt(56))(_sens(41(4)))
			)))
			(@ASSIGN#164_11@ (_arch 11 0 164 (_prcs 11(_simple)(_trgt(57))(_sens(41(3)))
			)))
			(@ASSIGN#167_12@ (_arch 12 0 167 (_prcs 12(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#168_13@ (_arch 13 0 168 (_prcs 13(_simple)(_trgt(37))(_sens(1))
			)))
			(@ASSIGN#174_14@ (_arch 14 0 174 (_prcs 14(_simple)(_trgt(1))(_sens(21))
			)))
			(@ASSIGN#176_15@ (_arch 15 0 176 (_prcs 15(_simple)(_trgt(0))(_sens(15)(16)(17))
			)))
			(@ASSIGN#178_16@ (_arch 16 0 178 (_prcs 16(_simple)(_trgt(35))(_sens(9)(8)(7))
			)))
		)
	)
	
	
	(_scope
	)
	(_inst MPU_to_I2C_1 0 180 (_ent . MPU_to_I2C)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((CS_L) (CS_L))
			((Addr_Bits) (abits))
			((RW_L) (RW_L))
			((Read_Buffer) (Read_Buffer))
			((Status_Reg) (\1 \))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Iack_Clear) (Iack_Clear))
			((Go_Clear) (Go_Clear))
			((Low_Address_Reg) (Low_Address_Reg))
			((Upper_Address_Reg) (_open))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Command_Reg) (Command_Reg))
			((Trans_Buffer) (Trans_Buffer))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Read_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((DATA) (DATA))
		)
	)
	(_inst I2C_Main_1 0 207 (_ent . I2C_Main)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
			((Trans_Buffer) (Trans_Buffer))
			((Low_Address_Reg) (Low_Address_Reg))
			((Lost_Arb) (I2C_Lost_Arb))
			((Start_Det) (Start_Det_Bit))
			((Stop_Det) (Stop_Det_Bit))
			((Command_Reg) (\2 \))
			((Status_Reg) (\3 \))
			((Read_Buffer) (Read_Buffer))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Start_EN) (Start_Enable))
			((Stop_EN) (Stop_Enable))
			((SDA_EN1) (SDA_EN_1))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Go_Clear) (Go_Clear))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
		)
	)
	(_inst Synch_1 0 240 (_ent . Synch_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL1))
			((SDA) (SDA1))
			((SCL_synch) (SCL_synch))
			((SDA_synch) (SDA_synch))
		)
	)
	(_inst I2C_Clock_Gen_1 0 250 (_ent . I2C_Clock_Generator)
		(_gen
			((_cnst \7\))
			((_cnst \162\))
			((_cnst \14\))
			((_cnst \325\))
		)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Mode) (I2C_Mode))
			((Abort) (I2C_Abort))
			((SCL_CK) (SCL_CK))
		)
		(_delay (7.000000)(162.000000))
	)
	(_inst Counter_Blk_1 0 263 (_ent . Counter_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((Abort) (Command_Reg(6)))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Go) (I2C_GO))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
		)
	)
	(_inst Arb_1 0 277 (_ent . Arbitrator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN1) (SDA_EN_1))
			((SDA_EN2) (SDA_EN_2))
			((SDA_EN3) (SDA_EN_3))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
			((Lost_ARB) (Status_Reg(4)))
		)
	)
	(_inst Int_Ctrl_1 0 290 (_ent . Int_Ctrl_Block)
		(_port
			((MPU_CLK) (Clock))
			((RST_L) (Reset_L))
			((abort) (I2C_Abort))
			((Trans_IE) (I2C_Trans_IE))
			((Recieve_IE) (I2C_Recieve_IE))
			((I2C_RW) (I2C_RW_Bit))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Recieve_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((Iack_Clear) (Iack_Clear))
			((INTR_L) (INTR_L))
		)
	)
	(_inst Start_Gen_1 0 304 (_ent . Start_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Start_Enable) (Start_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN2) (SDA_EN_2))
		)
	)
	(_inst Start_Det_1 0 313 (_ent . Start_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Start_Det) (Start_Det_Bit))
		)
	)
	(_inst Stop_Gen_1 0 321 (_ent . Stop_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Stop_Enable) (Stop_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN3) (SDA_EN_3))
		)
	)
	(_inst Stop_Det_1 0 330 (_ent . Stop_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Stop_Det) (Stop_Det_Bit))
		)
	)
	(_model . I2C_Top 18 -1)

)
I 000053 55 4223          1492044908687 beamforming2
(_unit VERILOG 6.3365.6.764 (beamforming2 0 1(beamforming2 0 1))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../beamforming2.v\ VERILOG (\./../../beamforming2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code a3a4f0f4a5f4f6b5fff7b5f9a4a4a1a5f7a5aaa5f6)
	(_ent
		(_time 1492044908000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 13 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 13 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 14 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 14 \30\ (_ent -1 (_cnst \30\))))
		(_type (_int ~vector~2 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int idle ~vector~2 0 15 \3'd000\ (_ent -1 (_cnst \3'd0\))))
		(_type (_int ~vector~3 0 16 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int fill ~vector~3 0 16 \3'd1\ (_ent -1 (_cnst \3'd1\))))
		(_type (_int ~vector~4 0 17 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_diff ~vector~4 0 17 \3'd2\ (_ent -1 (_cnst \3'd2\))))
		(_type (_int ~vector~5 0 18 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_add ~vector~5 0 18 \3'd3\ (_ent -1 (_cnst \3'd3\))))
		(_type (_int ~vector~6 0 19 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int done ~vector~6 0 19 \3'd4\ (_ent -1 (_cnst \3'd4\))))
		(_port (_int compute_clk ~wire 0 2 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  4)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trigger ~wire 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 7 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 8 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 8 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 9 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[1:0]reg~ 0 31 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int state ~[1:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~[1:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 32 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int index ~[5:0]reg~ 0 32 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:89]~ 0 34 (_array ~reg ((_to i 0 i 89)(_dto i 15 i 0)))))
		(_sig (_int right_data_storage ~[15:0]reg~[0:89]~ 0 34 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int left_data_storage ~[15:0]reg~[0:89]~ 0 35 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[30:0]reg~[0:29]~ 0 36 (_array ~reg ((_to i 0 i 29)(_dto i 30 i 0)))))
		(_sig (_int difference ~[30:0]reg~[0:29]~ 0 36 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[50:0]reg~ 0 37 (_array ~reg ((_dto i 50 i 0)))))
		(_sig (_int sum ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sum_temp ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 39 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int inner_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int inner_loop2 ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int outer_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int i ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int j ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#42_0@ (_arch 0 0 42 (_prcs 0(_trgt(9))(_read)(_sens(4)(8)(7))
				(_need_init)
			)))
			(@ALWAYS#64_1@ (_arch 1 0 64 (_prcs 1(_trgt(8))(_read(1)(5)(9))
				(_need_init)
			)))
			(@ALWAYS#74,102_2@ (_arch 2 0 74 (_prcs 2(_trgt(6)(19)(12)(11)(12(0))(11(0))(7)(10)(16)(18)(13)(14)(15)(17))(_read(1)(5)(8)(19)(2)(3)(12)(11)(16)(18)(17)(13)(15)(14))
				(_need_init)
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 4 (_virtual))))
		)
	)
	
	
	(_model . beamforming2 5 -1)

)
I 000055 55 2047          1492044908689 classification
(_unit VERILOG 6.3365.6.764 (classification 0 1(classification 0 1))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../clasification.v\ VERILOG (\./../../clasification.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code b3b4e1e7e3e4e6a4b1e5a0e9ebb5b5b5bab5b0b5b2)
	(_ent
		(_time 1492044908000)
	)
	(_parameters        accs         )
	(_object
		(_type (_int ~[5:0]wire~ 0 3 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int zcr_count_left ~[5:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int zcr_valid_left ~wire 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[30:0]wire~ 0 6 (_array ~wire ((_dto i 30 i 0)))))
		(_port (_int ste_left ~[30:0]wire~ 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ste_left_valid ~wire 0 7 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 9 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int subMean_left_out ~[15:0]wire~ 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int subMean_left_valid ~wire 0 10 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 12 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 13 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int zcr_active ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ste_active ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int submean_active ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#20_0@ (_arch 0 0 20 (_prcs 0(_simple)(_trgt(8))(_sens(0)(1))
			)))
			(@ASSIGN#21_1@ (_arch 1 0 21 (_prcs 1(_simple)(_trgt(9))(_sens(2)(3))
			)))
			(@ASSIGN#22_2@ (_arch 2 0 22 (_prcs 2(_simple)(_trgt(10))(_sens(4)(5))
			)))
			(@ASSIGN#23_3@ (_arch 3 0 23 (_prcs 3(_alias ((glass)(zcr_active)(ste_active)(submean_active)))(_simple)(_trgt(6))(_sens(8)(9)(10))
			)))
			(@ASSIGN#24_4@ (_arch 4 0 24 (_prcs 4(_alias ((shout)(glass)))(_simple)(_trgt(7))(_sens(6))
			)))
		)
	)
	
	
	(_model . classification 6 -1)

)
I 000056 55 1179          1492044908691 rising_edge_det
(_unit VERILOG 6.3365.6.764 (rising_edge_det 0 1(rising_edge_det 0 1))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../rising_edge_det.v\ VERILOG (\./../../rising_edge_det.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code b3b5e0e7b9e5e4a5bbb0f6e9e5b6e5b5b6b5b7b5b4)
	(_ent
		(_time 1492044908000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_port (_int clk ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int reset ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int din ~wire 0 1 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pe ~reg 0 1 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int temp ~reg 0 6 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#8_0@ (_arch 0 0 8 (_prcs 0(_trgt(4))(_sens(0)(1)(2))(_dssslclk(0))
			)))
			(@ALWAYS#15_1@ (_arch 1 0 15 (_prcs 1(_trgt(3))(_sens(0)(1)(4)(2))(_dssslclk(0))
			)))
		)
	)
	
	
	(_model . rising_edge_det 3 -1)

)
I 000053 55 4397          1492044908693 fifo_submean
(_unit VERILOG 6.3365.6.764 (fifo_submean 0 8(fifo_submean 0 8))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../fifo_submean.v\ VERILOG (\./../../fifo_submean.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code b3b4e4e7b9e4e1a5e6e4f5e8e1b4b6b5b1b5e7b5b6)
	(_ent
		(_time 1492044908000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Data ~[14:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[14:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_submean_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_submean_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_submean_0_0.AFPOINTER1 (_string \V"0b00000010010000"\) (_source 0 34))
		(_toward 0 fifo_submean_0_0.AFPOINTER (_string \V"0b00000010100000"\) (_source 0 35))
		(_toward 0 fifo_submean_0_0.AEPOINTER1 (_string \V"0b00000010110000"\) (_source 0 36))
		(_toward 0 fifo_submean_0_0.AEPOINTER (_string \V"0b00000010100000"\) (_source 0 37))
		(_toward 0 fifo_submean_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_submean_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_submean_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_submean_0_0.REGMODE (_string \V"OUTREG"\) (_source 0 41))
		(_toward 0 fifo_submean_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_submean_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_submean_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (scuba_vlo))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (_open))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_submean 3 -1)

)
I 000049 55 3373          1492044908695 submean2
(_unit VERILOG 6.3365.6.764 (submean2 0 1(submean2 0 1))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../submean2.v\ VERILOG (\./../../submean2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code b3b5e1e6b5e4e5a5e4b2a6e9e3b5e6b0b1b4b0b4b6)
	(_ent
		(_time 1492044908000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 10 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 11 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  3)))))
		(_port (_int data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 6 (_array ~reg ((_range  4)))))
		(_port (_int subMean_out ~[DATA_WIDTH-1:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int subMean_valid ~wire 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int Full ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Rd_En ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 21 (_array ~reg ((_range  5)(_dto i 15 i 0)))))
		(_sig (_int subMean_window ~[15:0]reg~[0:window_size-1]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[19:0]reg~ 0 22 (_array ~reg ((_dto i 19 i 0)))))
		(_sig (_int sum ~[19:0]reg~ 0 22 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~ 0 23 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int avg ~[15:0]reg~ 0 23 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[4:0]reg~ 0 24 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int window_init_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int window_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 25 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 25 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[14:0]wire~ 0 26 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int fifo_out ~[14:0]wire~ 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#33_0@ (_arch 0 0 33 (_prcs 0(_alias ((subMean_valid)(Rd_En)))(_simple)(_trgt(4))(_sens(6))
			)))
			(@ALWAYS#35_1@ (_arch 1 0 35 (_prcs 1(_trgt(8)(9)(3))(_read(0)(2)(6)(8)(1(d_14_0))(13)(9))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst f1 0 28 (_ent . fifo_submean)
		(_port
			((Data) (data_in(d_14_0)))
			((WrClock) (clk))
			((RdClock) (clk))
			((WrEn) (\1 \))
			((RdEn) (Rd_En))
			((Reset) (reset))
			((RPReset) (_open))
			((Q) (fifo_out))
			((Empty) (_open))
			((Full) (Full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst r1 0 31 (_ent . rising_edge_det)
		(_port
			((clk) (clk))
			((reset) (reset))
			((din) (Full))
			((pe) (Rd_En))
		)
	)
	(_model . submean2 6 -1)

)
I 000048 55 9625          1492044908697 squares
(_unit VERILOG 6.3365.6.764 (squares 0 8(squares 0 8))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../squares.v\ VERILOG (\./../../squares.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code b3b5e1e6b1e5e2a5e0b7a1e9e7b4b0b4b0b4b2b4b6)
	(_ent
		(_time 1492044908000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[6:0]wire~ 0 8 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int Address ~[6:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClockEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Q ~[14:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int qdataout14_ffin ~wire 0 15 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout13_ffin ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout12_ffin ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout11_ffin ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout10_ffin ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout9_ffin ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout8_ffin ~wire 0 21 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout7_ffin ~wire 0 22 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout6_ffin ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout5_ffin ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout4_ffin ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout3_ffin ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout2_ffin ~wire 0 27 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout1_ffin ~wire 0 28 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout0_ffin ~wire 0 29 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
	)
	
	
	(_defparam
		(_toward 0 mem_0_14.initval (_cnst \128'h80000000000000000000000000000000\) (_source 0 91))
		(_toward 0 mem_0_13.initval (_cnst \128'h7FFFFFFFFC0000000000000000000000\) (_source 0 96))
		(_toward 0 mem_0_12.initval (_cnst \128'h7FFFC00003FFFFFF8000000000000000\) (_source 0 101))
		(_toward 0 mem_0_11.initval (_cnst \128'h7F803FE003FFC0007FFFE00000000000\) (_source 0 106))
		(_toward 0 mem_0_10.initval (_cnst \128'h78783C1F83F03F807F801FFF80000000\) (_source 0 111))
		(_toward 0 mem_0_9.initval (_cnst \128'h6666339C638E3878787C1F807FC00000\) (_source 0 116))
		(_toward 0 mem_0_8.initval (_cnst \128'h5555AB5A5A49B66666639C78783F8000\) (_source 0 121))
		(_toward 0 mem_0_7.initval (_cnst \128'h0F0E33336D2D55555A5B6666387800\) (_source 0 126))
		(_toward 0 mem_0_6.initval (_cnst \128'h0F332D555A6678000F332D555A66780\) (_source 0 131))
		(_toward 0 mem_0_5.initval (_cnst \128'h03355660033556600335566003355660\) (_source 0 136))
		(_toward 0 mem_0_4.initval (_cnst \128'h0D580D580D580D580D580D580D580D58\) (_source 0 141))
		(_toward 0 mem_0_3.initval (_cnst \128'h14141414141414141414141414141414\) (_source 0 146))
		(_toward 0 mem_0_2.initval (_cnst \128'h22222222222222222222222222222222\) (_source 0 151))
		(_toward 0 mem_0_1.initval (_cnst \128'h0\) (_source 0 156))
		(_toward 0 mem_0_0.initval (_cnst \128'h55555555555555555555555555555555\) (_source 0 161))
	)
	(_scope
	)
	(_inst FF_14 0 31 (_ent . FD1P3DX)
		(_port
			((D) (qdataout14_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(14)))
		)
	)
	(_inst FF_13 0 35 (_ent . FD1P3DX)
		(_port
			((D) (qdataout13_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(13)))
		)
	)
	(_inst FF_12 0 39 (_ent . FD1P3DX)
		(_port
			((D) (qdataout12_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(12)))
		)
	)
	(_inst FF_11 0 43 (_ent . FD1P3DX)
		(_port
			((D) (qdataout11_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(11)))
		)
	)
	(_inst FF_10 0 47 (_ent . FD1P3DX)
		(_port
			((D) (qdataout10_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(10)))
		)
	)
	(_inst FF_9 0 51 (_ent . FD1P3DX)
		(_port
			((D) (qdataout9_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(9)))
		)
	)
	(_inst FF_8 0 55 (_ent . FD1P3DX)
		(_port
			((D) (qdataout8_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(8)))
		)
	)
	(_inst FF_7 0 59 (_ent . FD1P3DX)
		(_port
			((D) (qdataout7_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(7)))
		)
	)
	(_inst FF_6 0 63 (_ent . FD1P3DX)
		(_port
			((D) (qdataout6_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(6)))
		)
	)
	(_inst FF_5 0 67 (_ent . FD1P3DX)
		(_port
			((D) (qdataout5_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(5)))
		)
	)
	(_inst FF_4 0 71 (_ent . FD1P3DX)
		(_port
			((D) (qdataout4_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(4)))
		)
	)
	(_inst FF_3 0 75 (_ent . FD1P3DX)
		(_port
			((D) (qdataout3_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(3)))
		)
	)
	(_inst FF_2 0 79 (_ent . FD1P3DX)
		(_port
			((D) (qdataout2_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(2)))
		)
	)
	(_inst FF_1 0 83 (_ent . FD1P3DX)
		(_port
			((D) (qdataout1_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(1)))
		)
	)
	(_inst FF_0 0 87 (_ent . FD1P3DX)
		(_port
			((D) (qdataout0_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(0)))
		)
	)
	(_inst mem_0_14 0 92 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout14_ffin))
		)
	)
	(_inst mem_0_13 0 97 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout13_ffin))
		)
	)
	(_inst mem_0_12 0 102 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout12_ffin))
		)
	)
	(_inst mem_0_11 0 107 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout11_ffin))
		)
	)
	(_inst mem_0_10 0 112 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout10_ffin))
		)
	)
	(_inst mem_0_9 0 117 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout9_ffin))
		)
	)
	(_inst mem_0_8 0 122 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout8_ffin))
		)
	)
	(_inst mem_0_7 0 127 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout7_ffin))
		)
	)
	(_inst mem_0_6 0 132 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout6_ffin))
		)
	)
	(_inst mem_0_5 0 137 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout5_ffin))
		)
	)
	(_inst mem_0_4 0 142 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout4_ffin))
		)
	)
	(_inst mem_0_3 0 147 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout3_ffin))
		)
	)
	(_inst mem_0_2 0 152 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout2_ffin))
		)
	)
	(_inst mem_0_1 0 157 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout1_ffin))
		)
	)
	(_inst mem_0_0 0 162 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout0_ffin))
		)
	)
	(_model . squares 1 -1)

)
I 000044 55 2480          1492044908699 ste
(_unit VERILOG 6.3365.6.764 (ste 0 1(ste 0 1))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../ste.v\ VERILOG (\./../../ste.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code b3b5e1e6b4e4e2a4b4b2a7e9e7b4b0b4b7b5b6b4b0)
	(_ent
		(_time 1492044908000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 8 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 8 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 9 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[30:0]reg~ 0 5 (_array ~reg ((_dto i 30 i 0)))))
		(_port (_int ste ~[30:0]reg~ 0 5 (_arch (_out)))(_reg)(_flags2))
		(_port (_int ste_valid ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[14:0]wire~ 0 17 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int square ~[14:0]wire~ 0 17 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[6:0]reg~ 0 18 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 19 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int ste_window ~[15:0]reg~[0:window_size-1]~ 0 19 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 20 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 20 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int sum ~[30:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#23,48,60_0@ (_arch 0 0 23 (_prcs 0(_trgt(6)(3)(4)(8)(7)(9))(_read(0)(2)(6)(9)(8)(1)(5))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst sq1 0 58 (_ent . squares)
		(_port
			((Address) (data(d_14_8)))
			((OutClock) (clk))
			((OutClockEn) (\1 \))
			((Reset) (reset))
			((Q) (square))
		)
	)
	(_model . ste 6 -1)

)
I 000044 55 2302          1492044908701 zcr
(_unit VERILOG 6.3365.6.764 (zcr 0 1(zcr 0 1))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../zcr.v\ VERILOG (\./../../zcr.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code b3b5b3e7b3e5e5a4e6e4a0e8e0b4e2b5b0b4b1b4e2)
	(_ent
		(_time 1492044908000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[5:0]reg~ 0 6 (_array ~reg ((_dto i 5 i 0)))))
		(_port (_int zcr_count ~[5:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int zcr_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int zcr_count_temp ~[5:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int current ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int not_previous ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 21 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 22 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int zcr_window ~[15:0]reg~[0:window_size-1]~ 0 22 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int clear ~reg 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 24 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 24 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#26,49,61_0@ (_arch 0 0 26 (_prcs 0(_trgt(8)(4)(3)(11)(9)(5)(6)(7))(_read(0)(2)(8)(5)(11)(1)(9)(6)(7))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . zcr 6 -1)

)
I 000050 55 4335          1492044908703 fifo_left
(_unit VERILOG 6.3365.6.764 (fifo_left 0 8(fifo_left 0 8))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../fifo_left.v\ VERILOG (\./../../fifo_left.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code c2c59597c99590d497958498c0c4c7c4c4c5c6c4c4)
	(_ent
		(_time 1492044908000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_left_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_left_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_left_0_0.AFPOINTER1 (_string \V"0b00000011010000"\) (_source 0 34))
		(_toward 0 fifo_left_0_0.AFPOINTER (_string \V"0b00000011100000"\) (_source 0 35))
		(_toward 0 fifo_left_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_left_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_left_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_left_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_left_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_left_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_left_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_left_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_left_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_left 3 -1)

)
I 000051 55 4355          1492044908705 fifo_right
(_unit VERILOG 6.3365.6.764 (fifo_right 0 8(fifo_right 0 8))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../fifo_right.v\ VERILOG (\./../../fifo_right.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code c2c59597c99590d49795849991c4cbc4c5c4cac5c6)
	(_ent
		(_time 1492044908000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_right_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_right_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_right_0_0.AFPOINTER1 (_string \V"0b00000011110000"\) (_source 0 34))
		(_toward 0 fifo_right_0_0.AFPOINTER (_string \V"0b00000100000000"\) (_source 0 35))
		(_toward 0 fifo_right_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_right_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_right_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_right_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_right_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_right_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_right_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_right_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_right_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_right 3 -1)

)
I 000056 55 4455          1492044908707 fifo_horizontal
(_unit VERILOG 6.3365.6.764 (fifo_horizontal 0 8(fifo_horizontal 0 8))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../fifo_horizontal.v\ VERILOG (\./../../fifo_horizontal.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code c2c59597c99590d4979584989bc494c5c0c4cbc593)
	(_ent
		(_time 1492044908000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER1 (_string \V"0b00000011100000"\) (_source 0 34))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER (_string \V"0b00000011110000"\) (_source 0 35))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_horizontal_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_horizontal_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_horizontal_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_horizontal_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_horizontal_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_horizontal 3 -1)

)
I 000047 55 4474          1492044908709 i2s_rx
(_unit VERILOG 6.3365.6.764 (i2s_rx 0 9(i2s_rx 0 9))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_code c2c59a92c29495d7c596d0999bc4cbc1c0c5c1c794)
	(_ent
		(_time 1492044908000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 11 \16\ (_ent -1 (_cnst \16\))))
		(_port (_int i_sys_rst ~wire 0 13 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sck ~wire 0 15 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_ws ~wire 0 16 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int i_sd ~wire 0 17 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 19 (_array ~wire ((_range  14)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 19 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 20 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_left_vld ~wire 0 21 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_vld ~wire 0 22 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int ws_i ~reg 0 39 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 40 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_vld_i ~reg 0 41 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_i ~reg 0 42 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 43 (_array ~reg ((_range  15)))))
		(_sig (_int left_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 43 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 44 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_vld_reg_i ~reg 0 45 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_reg_i ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_pulse_i ~wire 0 48 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_vld ~wire 0 49 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_vld ~wire 0 50 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int d1_right_vld ~reg 0 52 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_right_vld ~reg 0 53 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int d1_left_vld ~reg 0 54 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_left_vld ~reg 0 55 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 56 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 57 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 58 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 59 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_i ~reg 0 60 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#64,82,93,152,161_0@ (_arch 0 0 64 (_prcs 0(_trgt(8)(9)(27)(12)(13)(10)(11)(21)(22)(19)(20))(_read(1)(0)(2)(8)(3)(9)(12(_range 16))(27)(13(_range 17))(16)(10)(11)(17)(21)(18)(19))
				(_need_init)
			)))
			(@ASSIGN#79_1@ (_arch 1 0 79 (_prcs 1(_simple)(_trgt(16))(_sens(8)(9))
			)))
			(@ALWAYS#111_2@ (_arch 2 0 111 (_prcs 4(_trgt(14)(15))(_sens(1)(0)(10)(11))(_dssslclk(1))
			)))
			(@ALWAYS#124_3@ (_arch 3 0 124 (_prcs 5(_trgt(23))(_sens(1)(0)(12))(_dssslclk(1))
			)))
			(@ALWAYS#131_4@ (_arch 4 0 131 (_prcs 6(_trgt(25))(_sens(1)(0)(23))(_dssslclk(1))
			)))
			(@ALWAYS#138_5@ (_arch 5 0 138 (_prcs 7(_trgt(24))(_sens(1)(0)(13))(_dssslclk(1))
			)))
			(@ALWAYS#145_6@ (_arch 6 0 145 (_prcs 8(_trgt(26))(_sens(1)(0)(24))(_dssslclk(1))
			)))
			(@ASSIGN#171_7@ (_arch 7 0 171 (_prcs 11(_simple)(_trgt(4))(_sens(25))
			)))
			(@ASSIGN#172_8@ (_arch 8 0 172 (_prcs 12(_simple)(_trgt(5))(_sens(26))
			)))
			(@ASSIGN#174_9@ (_arch 9 0 174 (_prcs 13(_alias ((o_left_vld)(d2_left_vld)))(_simple)(_trgt(6))(_sens(22))
			)))
			(@ASSIGN#175_10@ (_arch 10 0 175 (_prcs 14(_alias ((o_right_vld)(d2_right_vld)))(_simple)(_trgt(7))(_sens(20))
			)))
			(@ASSIGN#177_11@ (_arch 11 0 177 (_prcs 15(_simple)(_trgt(17))(_sens(10)(14))
			)))
			(@ASSIGN#178_12@ (_arch 12 0 178 (_prcs 16(_simple)(_trgt(18))(_sens(11)(15))
			)))
			(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 17 (_virtual))))
		)
	)
	
	
	(_model . i2s_rx 25 -1)

)
I 000055 55 2091          1492044908711 I2S_Controller
(_unit VERILOG 6.3365.6.764 (I2S_Controller 0 1(I2S_Controller 0 1))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code c2c79a92c29695d791c5d198c5c497c5c6c5c0c494)
	(_ent
		(_time 1492044908000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 15 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int o_ws ~reg 0 5 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 6 (_array ~wire ((_range  2)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_left_vld ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_vld ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]reg~ 0 28 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int count ~[4:0]reg~ 0 28 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#48_0@ (_arch 0 0 48 (_prcs 0(_trgt(8)(3))(_read(2)(0)(8)(3))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 1 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst i2s_rx_inst 0 66 (_ent . i2s_rx)
		(_gen
			((DATA_WIDTH) (DATA_WIDTH))
		)
		(_port
			((i_sys_rst) (rst))
			((i_sck) (o_sck))
			((i_ws) (o_ws))
			((i_sd) (i_sd))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_model . I2S_Controller 3 -1)

)
I 000045 55 6123          1492044908713 pll2
(_unit VERILOG 6.3365.6.764 (pll2 0 8(pll2 0 8))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../pll2.v\ VERILOG (\./../../pll2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code c2c493979395c5d1c6c4d298c0c491c1c0c5c2c491)
	(_ent
		(_time 1492044908000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \15\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \95\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \15\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \16\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \96\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \16\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll2 4 -1)

)
I 000048 55 1737          1492044908715 clk_div
(_unit VERILOG 6.3365.6.764 (clk_div 0 1(clk_div 0 1))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../clkdiv.v\ VERILOG (\./../../clkdiv.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code c2c590979395c4d796c1d6989ac5c4c4c1c491c490)
	(_ent
		(_time 1492044908000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 3 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WIDTH ~vector~0 0 3 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~1 0 5 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N ~vector~1 0 5 \4\ (_ent -1 (_cnst \4\))))
		(_port (_int clk ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int clk_out ~wire 0 6 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[WIDTH-1:0]reg~ 0 12 (_array ~reg ((_range  4)))))
		(_sig (_int r_reg ~[WIDTH-1:0]reg~ 0 12 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[WIDTH-1:0]wire~ 0 13 (_array ~wire ((_range  5)))))
		(_sig (_int r_nxt ~[WIDTH-1:0]wire~ 0 13 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int clk_track ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(3)(5))(_read(0)(1)(4)(5))
				(_need_init)
			)))
			(@ASSIGN#35_1@ (_arch 1 0 35 (_prcs 1(_simple)(_trgt(4))(_sens(3))
			)))
			(@ASSIGN#36_2@ (_arch 2 0 36 (_prcs 2(_alias ((clk_out)(clk_track)))(_simple)(_trgt(2))(_sens(5))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . clk_div 6 -1)

)
I 000045 55 6123          1492044908717 pll1
(_unit VERILOG 6.3365.6.764 (pll1 0 8(pll1 0 8))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../pll1.v\ VERILOG (\./../../pll1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code c2c493979395c5d1c5c4d298c0c491c1c3c5c2c491)
	(_ent
		(_time 1492044908000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \0\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \103\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \12\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \1\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \104\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \13\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll1 4 -1)

)
I 000044 55 11194         1492044908719 top
(_unit VERILOG 6.3365.6.764 (top 0 1(top 0 1))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../top.v\ VERILOG (\./../../top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_code c2c49797969496d595cd849993c5c6c494c5c2c5c6)
	(_ent
		(_time 1492044908000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 21 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 21 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst_n ~wire 0 1 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mclk ~wire 0 2 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws ~wire 0 5 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 6 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int horizontal_out ~[15:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int vertical_out ~[15:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mclk2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd2 ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck2 ~wire 0 10 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws2 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int SDA ~wire 0 12 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 13 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 15 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int beam_forming_valid ~wire 0 16 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trigger ~wire 0 17 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int subMean_left_out ~[15:0]wire~ 0 40 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[5:0]wire~ 0 42 (_array ~wire ((_dto i 5 i 0)))))
		(_sig (_int zcr_count_right ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_count_left ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int zcr_valid_right ~wire 0 43 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_valid_left ~wire 0 43 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fpga_clk ~wire 0 44 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fifo_in1 ~[15:0]wire~ 0 45 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[31:0]wire~ 0 46 (_array ~wire ((_dto i 31 i 0)))))
		(_sig (_int fifo_in2 ~[31:0]wire~ 0 46 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wr_en ~wire 0 47 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wr_en2 ~wire 0 47 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_right_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_left_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[30:0]wire~ 0 52 (_array ~wire ((_dto i 30 i 0)))))
		(_sig (_int ste_left ~[30:0]wire~ 0 52 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst ~wire 0 53 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sys_rst ~wire 0 54 (_arch (_uni)))(_net implicit)(_flags1))
		(_type (_int ~[7:0]wire~ 0 59 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int DATA ~[7:0]wire~ 0 59 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_right_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_left_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_vld ~wire 0 71 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld ~wire 0 72 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int osc_clk ~wire 0 78 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rvl_clk ~wire 0 86 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock ~wire 0 87 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int compute_clk ~wire 0 98 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock2 ~wire 0 99 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_left_vld2 ~wire 0 108 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld2 ~wire 0 109 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_empty ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_full ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int almost_full ~wire 0 125 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_empty ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_full ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int ste_left_valid ~wire 0 151 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int subMean_left_valid ~wire 0 159 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rd_en1 ~wire 0 184 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int led_pattern ~wire 0 185 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int Clock ~wire 0 192 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int CS_L ~wire 0 194 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int RW_L ~wire 0 195 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int INTR_L ~wire 0 196 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A0 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A1 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A2 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \3 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \4 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \5 \ ~wire -1 184 (_int (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#184_0@ (_int 0 0 184 (_prcs 0(_alias ((\5 \)(i_sys_rst)(rd_en1)))(_simple)(_trgt(70))(_sens(37)(57))
			)))
			(@ASSIGN#54_1@ (_arch 1 0 54 (_prcs 1(_simple)(_trgt(37))(_sens(36)(45)(47))
			)))
			(@ASSIGN#55_2@ (_arch 2 0 55 (_prcs 2(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#113_3@ (_arch 3 0 113 (_prcs 3(_simple)(_trgt(33))(_sens(27))
			)))
			(@ASSIGN#114_4@ (_arch 4 0 114 (_prcs 4(_simple)(_trgt(34))(_sens(28))
			)))
			(@ASSIGN#115_5@ (_arch 5 0 115 (_prcs 5(_simple)(_trgt(23))(_sens(27(d_31_16)))
			)))
			(@ASSIGN#116_6@ (_arch 6 0 116 (_prcs 6(_simple)(_trgt(31))(_sens(29))
			)))
			(@ASSIGN#117_7@ (_arch 7 0 117 (_prcs 7(_simple)(_trgt(32))(_sens(30))
			)))
			(@ASSIGN#120_8@ (_arch 8 0 120 (_prcs 8(_simple)(_trgt(25))(_sens(42))
			)))
			(@ASSIGN#121_9@ (_arch 9 0 121 (_prcs 9(_simple)(_trgt(25))(_sens(48)(49))
			)))
			(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 10 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 OSCH_inst.NOM_FREQ (_string \V"16.63"\) (_source 0 76))
	)
	(_scope
	)
	(_inst port1 0 64 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_inst OSCH_inst 0 77 (_ent . OSCH)
		(_port
			((STDBY) (\1 \))
			((OSC) (osc_clk))
			((SEDSTDBY) (_open))
		)
	)
	(_inst my_pll1 0 81 (_ent . pll1)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (fpga_clk))
			((CLKOS) (mclk))
			((CLKOS2) (rvl_clk))
			((LOCK) (lock))
		)
	)
	(_inst div8 0 90 (_ent . clk_div)
		(_port
			((clk) (mclk))
			((reset) (i_sys_rst))
			((clk_out) (o_sck))
		)
	)
	(_inst my_pll2 0 93 (_ent . pll2)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (mclk2))
			((CLKOS) (o_sck2))
			((CLKOS2) (compute_clk))
			((LOCK) (lock2))
		)
	)
	(_inst port2 0 101 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd2))
			((o_sck) (o_sck2))
			((o_ws) (o_ws2))
			((o_left_data) (o_left_data2))
			((o_right_data) (o_right_data2))
			((o_left_vld) (o_left_vld2))
			((o_right_vld) (o_right_vld2))
		)
	)
	(_inst horizontal_port 0 123 (_ent . fifo_horizontal)
		(_port
			((Data) (fifo_in1))
			((WrClock) (o_sck))
			((RdClock) (o_ws))
			((WrEn) (wr_en))
			((RdEn) (\2 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (horizontal_out))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (almost_full))
		)
	)
	(_inst vertical_right 0 129 (_ent . fifo_right)
		(_port
			((Data) (o_right_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_right_vld2))
			((RdEn) (\3 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_right_data2))
			((Empty) (right_empty))
			((Full) (right_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst vertical_left 0 132 (_ent . fifo_left)
		(_port
			((Data) (o_left_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_left_vld2))
			((RdEn) (\4 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_left_data2))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst zcr1 0 138 (_ent . zcr)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((zcr_count) (zcr_count_left))
			((zcr_valid) (zcr_valid_left))
		)
	)
	(_inst ste1 0 146 (_ent . ste)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((ste) (ste_left))
			((ste_valid) (ste_left_valid))
		)
	)
	(_inst subMean1 0 154 (_ent . submean2)
		(_port
			((clk) (o_ws))
			((data_in) (horizontal_out))
			((reset) (i_sys_rst))
			((subMean_out) (subMean_left_out))
			((subMean_valid) (subMean_left_valid))
		)
	)
	(_inst class1 0 163 (_ent . classification)
		(_port
			((zcr_count_left) (zcr_count_left))
			((zcr_valid_left) (zcr_valid_left))
			((ste_left) (ste_left))
			((ste_left_valid) (ste_left_valid))
			((subMean_left_out) (subMean_left_out))
			((subMean_left_valid) (subMean_left_valid))
			((glass) (glass))
			((shout) (shout))
		)
	)
	(_inst beam_forming 0 178 (_ent . beamforming2)
		(_port
			((trigger) (trigger))
			((compute_clk) (compute_clk))
			((clk) (o_ws2))
			((left_data_in) (out_left_data2))
			((right_data_in) (out_right_data2))
			((reset) (\5 \))
			((led_pattern) (led_pattern))
			((beam_forming_valid) (beam_forming_valid))
		)
	)
	(_inst i2c1 0 189 (_ent . I2C_Top)
		(_port
			((SDA) (SDA))
			((SCL) (SCL))
			((Clock) (Clock))
			((Reset_L) (i_sys_rst))
			((CS_L) (CS_L))
			((RW_L) (RW_L))
			((INTR_L) (INTR_L))
			((A0) (A0))
			((A1) (A1))
			((A2) (A2))
			((DATA) (DATA))
		)
	)
	(_model . top 11 -1)

)
I 000058 55 6378          1492044908721 I2S_Controller_tb
(_unit VERILOG 6.3365.6.764 (I2S_Controller_tb 0 5(I2S_Controller_tb 0 5))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../my_tb.v\ VERILOG (\./../../my_tb.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_code d2d78a85d28685c784d7d0d79488d6d5d6d5d0d484d481)
	(_ent
		(_time 1492044908000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 12 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 12 \32\ (_ent -1 (_cnst \32\))))
		(_sig (_int rst_n ~reg 0 43 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck ~wire 0 44 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws ~wire 0 45 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck2 ~wire 0 48 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws2 ~wire 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd2 ~reg 0 50 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 54 (_array ~wire ((_range  15)))))
		(_sig (_int horizontal_out ~[DATA_WIDTH-1:0]wire~ 0 54 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:20]~ 0 57 (_array ~reg ((_to i 0 i 20)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem ~[15:0]reg~[0:20]~ 0 57 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:4005]~ 0 58 (_array ~reg ((_to i 0 i 4005)(_dto i 15 i 0)))))
		(_sig (_int input_right_mem ~[15:0]reg~[0:4005]~ 0 58 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:90]~ 0 60 (_array ~reg ((_to i 0 i 90)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem2 ~[15:0]reg~[0:90]~ 0 60 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int input_right_mem2 ~[15:0]reg~[0:90]~ 0 61 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int i_sys_rst ~wire 0 65 (_arch (_uni)))(_net implicit)(_nonbaction)(_noforceassign))
		(_type (_int ~[31:0]reg~ 0 70 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int input_left_data_array ~[31:0]reg~ 0 70 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array ~[31:0]reg~ 0 71 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_left_data_array2 ~[31:0]reg~ 0 72 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array2 ~[31:0]reg~ 0 73 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 74 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int count ~[6:0]reg~ 0 74 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int count2 ~[6:0]reg~ 0 75 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sd_right_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sd_right_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 81 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int count_left ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_left2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int trigger ~reg 0 83 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_downward 0 DUT i_sys_rst)(_flags1))
		(_subprogram
			(_func \$readmemh\)

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#65_0@ (_arch 0 0 65 (_prcs 0(_simple)(_trgt(12))(_sens(38))
			)))
			(@INITIAL#84_1@ (_arch 1 0 84 (_prcs 1(_trgt(9)(8))
			)))
			(@INITIAL#89_2@ (_arch 2 0 89 (_prcs 2(_trgt(11)(10))
			)))
			(@INITIAL#97_3@ (_arch 3 0 97 (_prcs 3(_trgt(0)(31)(32))
			)))
			(@INITIAL#105_4@ (_arch 4 0 105 (_prcs 4(_trgt(33)(34))
			)))
			(@ALWAYS#111_5@ (_arch 5 0 111 (_prcs 5(_trgt(32)(14)(31)(13))(_read(32)(9)(31)(8))(_sens(2))
				(_need_init)
			)))
			(@ALWAYS#142_6@ (_arch 6 0 142 (_prcs 6(_trgt(34)(16)(33)(15))(_read(34)(11)(33)(10))(_sens(5))
				(_need_init)
			)))
			(@INITIAL#176_7@ (_arch 7 0 176 (_prcs 7(_trgt(35))
			)))
			(@ALWAYS#182,210,237_8@ (_arch 8 0 182 (_prcs 8(_trgt(17)(23)(24))(_read(1)(12)(17)(2)(14)(13))
				(_need_init)
			)))
			(@ALWAYS#195,223,250_9@ (_arch 9 0 195 (_prcs 9(_trgt(18)(27)(28))(_read(4)(12)(18)(5)(16)(15))
				(_need_init)
			)))
			(@ALWAYS#263_10@ (_arch 10 0 263 (_prcs 14(_trgt(26))(_read)(_sens(23)(2)(24))
				(_need_init)
			)))
			(@ALWAYS#265_11@ (_arch 11 0 265 (_prcs 15(_trgt(30))(_read)(_sens(5)(27)(28))
				(_need_init)
			)))
			(@ALWAYS#269_12@ (_arch 12 0 269 (_prcs 16(_trgt(3))(_sens(1)(26))(_dssslclk(1))
				(_need_init)
			)))
			(@ALWAYS#272_13@ (_arch 13 0 272 (_prcs 17(_trgt(6))(_sens(4)(30))(_dssslclk(4))
				(_need_init)
			)))
			(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 18 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 DUT.DATA_WIDTH (_code 16) (_source 0 67))
	)
	(_scope
	)
	(_inst DUT 0 22 (_ent . top)
		(_port
			((rst_n) (rst_n))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((i_sd2) (i_sd2))
			((o_sck2) (o_sck2))
			((o_ws2) (o_ws2))
			((horizontal_out) (horizontal_out))
			((trigger) (trigger))
			((mclk) (_open))
			((vertical_out) (_open))
			((mclk2) (_open))
			((SDA) (_open))
			((SCL) (_open))
			((glass) (_open))
			((shout) (_open))
			((beam_forming_valid) (_open))
		)
	)
	(_inst GSR_INST 0 40 (_ent . GSR)
		(_port
			((GSR) (\1 \))
		)
	)
	(_inst PUR_INST 0 41 (_ent . PUR)
		(_port
			((PUR) (\2 \))
		)
	)
	(_model . I2S_Controller_tb 21 -1)

)
I 000051 55 1809          1492044908723 char_cntrl
(_unit VERILOG 6.3365.6.764 (char_cntrl 0 1(char_cntrl 0 1))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../char_cntrl.v\ VERILOG (\./../../char_cntrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code d2d58080d88587c5d384948880d487d5d6d5d0d481)
	(_ent
		(_time 1492044908000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDLE ~vector~0 0 11 \1'b0\ (_ent -1 (_cnst \1'b0\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE ~vector~1 0 11 \1'b1\ (_ent -1 (_cnst \1'b1\))))
		(_port (_int in ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk ~wire 0 4 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int out ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[8:0]reg~ 0 13 (_array ~reg ((_dto i 8 i 0)))))
		(_sig (_int counter ~[8:0]reg~ 0 13 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int state ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~reg 0 14 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(4)(3))(_read(1)(2)(5)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_COMBO@ (_arch 1 0 33 (_prcs 1(_trgt(6))(_read)(_sens(5)(0)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_SEQ@ (_arch 2 0 52 (_prcs 2(_trgt(5))(_sens(1)(2)(6))(_dssslclk(1))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit FSM_COMBO begin 0 34)
		(_unit FSM_SEQ begin 0 53)
	)
	(_model . char_cntrl 4 -1)

)
I 000053 55 4297          1492044908725 beam_forming
(_unit VERILOG 6.3365.6.764 (beam_forming 0 1(beam_forming 0 1))
	(_version vd0)
	(_time 1492044908423 2017.04.12 19:55:08)
	(_source (\./../../beamforming.v\ VERILOG (\./../../beamforming.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code d2d58180d58587c486d684d4c488d5d5d0d486d4dbd487)
	(_ent
		(_time 1492044908000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \30\ (_ent -1 (_cnst \30\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  3)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 6 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size*3]~ 0 20 (_array ~reg ((_range  4)(_dto i 15 i 0)))))
		(_sig (_int left_data_storage ~[15:0]reg~[0:window_size*3]~ 0 20 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int right_data_storage ~[15:0]reg~[0:window_size*3]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 22 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 22 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[6:0]reg~ 0 23 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int full ~reg 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~ 0 25 (_array ~reg ((_dto i 21 i 0)))))
		(_sig (_int min_diff ~[21:0]reg~ 0 25 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~[0:59]~ 0 26 (_array ~reg ((_to i 0 i 59)(_dto i 21 i 0)))))
		(_sig (_int current_diff ~[21:0]reg~[0:59]~ 0 26 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int j ~integer~S 0 27 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int shift_index_counter ~integer~S 0 28 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int final_index ~integer~S 0 29 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int diff_done ~integer~S 0 30 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[7:0]reg~[0:window_size*2]~ 0 32 (_array ~reg ((_range  5)(_dto i 7 i 0)))))
		(_sig (_int phase_diff_LUT ~[7:0]reg~[0:window_size*2]~ 0 32 (_arch (_uni ))) (_reg memory )(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#33_0@ (_arch 0 0 33 (_prcs 0(_trgt(17(0))(17(1))(17(2))(17(3))(17(4))(17(5))(17(6))(17(7))(17(8))(17(9))(17(10))(17(11))(17(12))(17(13))(17(14))(17(15))(17(16))(17(17))(17(18))(17(19))(17(20))(17(21))(17(22))(17(23))(17(24))(17(25))(17(26))(17(27))(17(28))(17(29))(17(30))(17(31))(17(32))(17(33))(17(34))(17(35))(17(36))(17(37))(17(38))(17(39))(17(40))(17(41))(17(42))(17(43))(17(44))(17(45))(17(46))(17(47))(17(48))(17(49))(17(50))(17(51))(17(52))(17(53))(17(54))(17(55))(17(56))(17(57))(17(58))(17(59))(17(60))(9)(11)(14)(12(0))(12(1))(12(2))(12(3))(12(4))(12(5))(12(6))(12(7))(12(8))(12(9))(12(10))(12(11))(12(12))(12(13))(12(14))(12(15))(12(16))(12(17))(12(18))(12(19))(12(20))(12(21))(12(22))(12(23))(12(24))(12(25))(12(26))(12(27))(12(28))(12(29))(12(30))(12(31))(12(32))(12(33))(12(34))(12(35))(12(36))(12(37))(12(38))(12(39))(12(40))(12(41))(12(42))(12(43))(12(44))(12(45))(12(46))(12(47))(12(48))(12(49))(12(50))(12(51))(12(52))(12(53))(12(54))(12(55))(12(56))(12(57))(12(58))(12(59))(16)(13))
			)))
			(@ALWAYS#161,164,197,216,234_1@ (_arch 1 0 161 (_prcs 1(_trgt(4)(9)(5)(10)(11)(16)(8)(6)(7)(14)(13)(12)(15))(_read(0)(3)(17)(15)(8)(9)(2)(1)(10)(16)(14)(13)(6)(7)(12)(11))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_model . beam_forming 10 -1)

)
I 000053 55 1861          1492045234271 Start_Behave
(_unit VHDL (start_generator 0 54(start_behave 0 64))
	(_version vd0)
	(_time 1492045234272 2017.04.12 20:00:34)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 77717777742022607124632e707170717271227172)
	(_ent
		(_time 1492043708291)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int Start_Enable -1 0 57(_ent(_in))))
		(_port (_int SCL -2 0 58(_ent(_in))))
		(_port (_int SDA -2 0 59(_ent(_in))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Gen_State 0 0 66(_arch(_uni))))
		(_sig (_int Next_Start_Gen_State 0 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 68(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Gen_State 1 0 68(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_1 2 0 69(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_2 3 0 70(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_3 4 0 71(_arch(_string \"11"\))))
		(_prcs
			(I2C_Start_Gen_States(_arch 0 0 76(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Start_Gen_State_Machine(_arch 1 0 85(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(4)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Behave 2 -1)
)
I 000057 55 1625          1492045234285 Start_Det_Behave
(_unit VHDL (start_detect 0 138(start_det_behave 0 147))
	(_version vd0)
	(_time 1492045234286 2017.04.12 20:00:34)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 8680868984d1d391808692df818082808381828083)
	(_ent
		(_time 1492043708311)
	)
	(_object
		(_port (_int MPU_CLK -1 0 139(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 140(_ent(_in)(_event))))
		(_port (_int SCL -2 0 141(_ent(_in)(_event))))
		(_port (_int SDA -2 0 142(_ent(_in)(_event))))
		(_port (_int Start_Det -1 0 143(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 149(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Det_State 0 0 149(_arch(_uni)(_event))))
		(_sig (_int Next_Start_Det_State 0 0 150(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 151(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Det_State 1 0 151(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 152(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Det_State_1 2 0 152(_arch(_string \"01"\))))
		(_prcs
			(I2C_Start_Det_States(_arch 0 0 156(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Start_Det_Reg(_arch 1 0 165(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Start_Det_State_Machine(_arch 2 0 182(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Det_Behave 3 -1)
)
I 000052 55 1867          1492045234291 Stop_Behave
(_unit VHDL (stop_generator 0 213(stop_behave 0 223))
	(_version vd0)
	(_time 1492045234292 2017.04.12 20:00:34)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 9690969894c1948192c7d0ccc0909390c390939194)
	(_ent
		(_time 1492043708318)
	)
	(_object
		(_port (_int MPU_CLK -1 0 214(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 215(_ent(_in)(_event))))
		(_port (_int Stop_Enable -1 0 216(_ent(_in))))
		(_port (_int SCL -2 0 217(_ent(_in))))
		(_port (_int SDA -2 0 218(_ent(_in))))
		(_port (_int SDA_EN3 -1 0 219(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 225(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Gen_State 0 0 225(_arch(_uni))))
		(_sig (_int Next_Stop_Gen_State 0 0 226(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 227(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Gen_State 1 0 227(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 228(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_1 2 0 228(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 229(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_2 3 0 229(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 230(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_3 4 0 230(_arch(_string \"11"\))))
		(_prcs
			(I2C_Stop_Gen_States(_arch 0 0 234(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Stop_Gen_State_Machine(_arch 1 0 244(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Behave 2 -1)
)
I 000056 55 1614          1492045234297 Stop_Det_Behave
(_unit VHDL (stop_detect 0 297(stop_det_behave 0 306))
	(_version vd0)
	(_time 1492045234298 2017.04.12 20:00:34)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 9690969894c194819294d0ccc39093919290939095)
	(_ent
		(_time 1492043708324)
	)
	(_object
		(_port (_int MPU_CLK -1 0 298(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 299(_ent(_in)(_event))))
		(_port (_int SCL -2 0 300(_ent(_in)(_event))))
		(_port (_int SDA -2 0 301(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 302(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 308(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Det_State 0 0 308(_arch(_uni)(_event))))
		(_sig (_int Next_Stop_Det_State 0 0 309(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 310(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Det_State 1 0 310(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 311(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Det_State_1 2 0 311(_arch(_string \"01"\))))
		(_prcs
			(I2C_Stop_Det_States(_arch 0 0 315(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Stop_Det_Reg(_arch 1 0 324(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Stop_Det_State_Machine(_arch 2 0 341(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Det_Behave 3 -1)
)
I 000051 55 1504          1492045234334 Int_Behave
(_unit VHDL (int_ctrl_block 0 52(int_behave 0 66))
	(_version vd0)
	(_time 1492045234335 2017.04.12 20:00:34)
	(_source (\./../../i2c_int_blk.vhd\))
	(_parameters tan)
	(_code b5b2bfe1e5e3e5a0e1e7a6eee0b2b7b3e6b0e3b3b7)
	(_ent
		(_time 1492043708585)
	)
	(_object
		(_port (_int MPU_CLK -1 0 53(_ent(_in)(_event))))
		(_port (_int RST_L -1 0 54(_ent(_in))))
		(_port (_int abort -1 0 55(_ent(_in))))
		(_port (_int Trans_IE -1 0 56(_ent(_in))))
		(_port (_int Recieve_IE -1 0 57(_ent(_in))))
		(_port (_int I2C_RW -1 0 58(_ent(_in))))
		(_port (_int Trans_Buffer_Empty -1 0 59(_ent(_in))))
		(_port (_int Recieve_Buffer_Full -1 0 60(_ent(_in))))
		(_port (_int Iack -1 0 61(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 62(_ent(_out))))
		(_port (_int INTR_L -1 0 63(_ent(_out))))
		(_sig (_int tbe_en -1 0 67(_arch(_uni)(_event))))
		(_sig (_int rbf_en -1 0 68(_arch(_uni)(_event))))
		(_sig (_int reset -1 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment (_trgt(11))(_sens(3)(5)(6)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(12))(_sens(4)(5)(7)))))
			(line__73(_arch 2 0 73(_assignment (_trgt(13))(_sens(1)(2)))))
			(line__75(_arch 3 0 75(_prcs (_trgt(9)(10))(_sens(11)(12)(13)(0)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Int_Behave 4 -1)
)
I 000052 55 2036          1492045234362 Arch_Behave
(_unit VHDL (arbitrator 0 54(arch_behave 0 67))
	(_version vd0)
	(_time 1492045234363 2017.04.12 20:00:34)
	(_source (\./../../i2c_arb_blk.vhd\))
	(_parameters tan)
	(_code d5d2d786d28283c3d9d3c18e86d3d4d2d1d383d2d7)
	(_ent
		(_time 1492043708858)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int SCL -2 0 57(_ent(_in))))
		(_port (_int SDA -2 0 58(_ent(_in)(_event))))
		(_port (_int SDA_EN1 -1 0 59(_ent(_in)(_event))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_in)(_event))))
		(_port (_int SDA_EN3 -1 0 61(_ent(_in)(_event))))
		(_port (_int WCS_Ack -1 0 62(_ent(_in)(_event))))
		(_port (_int RCS_Ack -1 0 63(_ent(_in))))
		(_port (_int Lost_ARB -1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_State 0 0 68(_arch(_uni)(_event))))
		(_sig (_int Next_State 0 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle 1 0 70(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_1 2 0 71(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 72(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_2 3 0 72(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 73(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_3 4 0 73(_arch(_string \"11"\))))
		(_prcs
			(I2C_Arb_States(_arch 0 0 78(_prcs (_trgt(10))(_sens(0)(1)(11))(_dssslsensitivity 2))))
			(I2C_Arb_Register(_arch 1 0 87(_prcs (_trgt(9))(_sens(0)(1)(3)(4)(5)(6)(7)(10)(8))(_dssslsensitivity 8))))
			(I2C_Arb_Logic(_arch 2 0 107(_prcs (_simple)(_trgt(11))(_sens(2)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Arch_Behave 3 -1)
)
I 000053 55 3058          1492045234391 Count_Behave
(_unit VHDL (counter_block 0 57(count_behave 0 71))
	(_version vd0)
	(_time 1492045234392 2017.04.12 20:00:34)
	(_source (\./../../i2c_cnt_blk.vhd\))
	(_parameters tan)
	(_code f4f3f4a4a6a2a5e2f0a2e0aea0f3f6f1a2f2f6f2a7)
	(_ent
		(_time 1492043709145)
	)
	(_object
		(_port (_int MPU_CLK -1 0 58(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 59(_ent(_in))))
		(_port (_int SCL -2 0 60(_ent(_in)(_event))))
		(_port (_int Abort -1 0 61(_ent(_in))))
		(_port (_int Byte_Cnt_EN -1 0 62(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_EN -1 0 63(_ent(_in)(_event))))
		(_port (_int go -1 0 64(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 65(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Byte_Count_Reg 0 0 65(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 66(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 1 0 66(_ent(_out))))
		(_port (_int Bit_Cnt_Flag -1 0 67(_ent(_out))))
		(_port (_int Byte_Cnt_Flag -1 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Bit_Counter 2 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Byte_Counter 3 0 73(_arch(_uni)(_event))))
		(_sig (_int Current_Bit_State -1 0 74(_arch(_uni)(_event))))
		(_sig (_int Next_Bit_State -1 0 75(_arch(_uni))))
		(_cnst (_int Idle_Bit_State -1 0 76(_arch((i 2)))))
		(_cnst (_int Count_Bit_State -1 0 77(_arch((i 3)))))
		(_sig (_int Current_Byte_State -1 0 78(_arch(_uni)(_event))))
		(_sig (_int Next_Byte_State -1 0 79(_arch(_uni))))
		(_cnst (_int Idle_Byte_State -1 0 80(_arch((i 2)))))
		(_cnst (_int Count_Byte_State -1 0 81(_arch((i 3)))))
		(_sig (_int reset -1 0 82(_arch(_uni)(_event))))
		(_sig (_int Byte_Cmpr -1 0 84(_arch(_uni)(_event))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment (_alias((Bit_Count)(Bit_Counter)))(_trgt(8))(_sens(11)))))
			(line__89(_arch 1 0 89(_assignment (_trgt(17))(_sens(1)(3)(6)))))
			(Bit_Count_States(_arch 2 0 91(_prcs (_trgt(13))(_sens(0)(17)(14))(_dssslsensitivity 2))))
			(Bit_Countp(_arch 3 0 100(_prcs (_trgt(9)(11))(_sens(0)(2)(5)(13)(17)(11))(_dssslsensitivity 5))))
			(Bit_Count_State_Machine(_arch 4 0 121(_prcs (_simple)(_trgt(14))(_sens(2)(5)(13)))))
			(Byte_Count_States(_arch 5 0 148(_prcs (_trgt(15))(_sens(0)(17)(16))(_dssslsensitivity 2))))
			(Byte_Countp(_arch 6 0 157(_prcs (_trgt(10)(12))(_sens(0)(2)(4)(15)(17)(18)(12))(_dssslsensitivity 6))))
			(Byte_Comparitor(_arch 7 0 182(_prcs (_trgt(18))(_sens(0)(7)(12)(17)))))
			(Byte_Count_State_Machine(_arch 8 0 195(_prcs (_simple)(_trgt(16))(_sens(2)(4)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197379)
		(33686018 33686018)
	)
	(_model . Count_Behave 9 -1)
)
I 000055 55 1460          1492045234423 Clk_Gen_Behave
(_unit VHDL (i2c_clock_generator 0 54(clk_gen_behave 0 67))
	(_version vd0)
	(_time 1492045234424 2017.04.12 20:00:34)
	(_source (\./../../i2c_clk_blk.vhd\))
	(_parameters tan)
	(_code 13141e111244440646120049111545151015411645)
	(_ent
		(_time 1492043709415)
	)
	(_object
		(_gen (_int cnt_f_hi -1 0 55 \105\ (_ent((i 105)))))
		(_gen (_int cnt_s_hi -1 0 56 \417\ (_ent((i 417)))))
		(_gen (_int cnt_f_lo -1 0 57 \209\ (_ent gms((i 209)))))
		(_gen (_int cnt_s_lo -1 0 58 \834\ (_ent gms((i 834)))))
		(_port (_int MPU_CLK -2 0 59(_ent(_in)(_event))))
		(_port (_int Rst_L -2 0 60(_ent(_in))))
		(_port (_int Mode -2 0 61(_ent(_in)(_event))))
		(_port (_int Abort -2 0 62(_ent(_in))))
		(_port (_int SCL_CK -2 0 63(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~834~13 0 68(_scalar (_to i 0 i 834))))
		(_sig (_int count 0 0 68(_arch(_uni))))
		(_sig (_int reset -2 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(6))(_sens(1)(3)))))
			(counter(_arch 1 0 74(_prcs (_trgt(5))(_sens(0)(2)(6)(5))(_dssslsensitivity 3))))
			(std_fast(_arch 2 0 89(_prcs (_simple)(_trgt(4))(_sens(0)(2)(5)(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . Clk_Gen_Behave 3 -1)
)
I 000053 55 1056          1492045234450 Synch_Behave
(_unit VHDL (synch_block 0 62(synch_behave 0 71))
	(_version vd0)
	(_time 1492045234451 2017.04.12 20:00:34)
	(_source (\./../../i2c_sync_blk.vhd\))
	(_parameters tan)
	(_code 323435363965332433302a6b353430346134643431)
	(_ent
		(_time 1492043709587)
	)
	(_object
		(_port (_int MPU_CLK -1 0 63(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 64(_ent(_in)(_event))))
		(_port (_int SCL -2 0 65(_ent(_in)(_event))))
		(_port (_int SDA -2 0 66(_ent(_in)(_event))))
		(_port (_int SCL_synch -2 0 67(_ent(_out))))
		(_port (_int SDA_synch -2 0 68(_ent(_out))))
		(_sig (_int t1 -2 0 72(_arch(_uni))))
		(_sig (_int t2 -2 0 73(_arch(_uni))))
		(_prcs
			(Sync(_arch 0 0 79(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Synch_Behave 1 -1)
)
I 000056 55 8790          1492045234482 I2C_Main_Behave
(_unit VHDL (i2c_main 0 56(i2c_main_behave 0 90))
	(_version vd0)
	(_time 1492045234483 2017.04.12 20:00:34)
	(_source (\./../../i2c_main_blk.vhd\))
	(_parameters tan)
	(_code 52555f54520505470456045443080a5407545b51505451)
	(_ent
		(_time 1492043709789)
	)
	(_object
		(_port (_int MPU_CLK -1 0 57(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 58(_ent(_in))))
		(_port (_int SCL -2 0 59(_ent(_in)(_event))))
		(_port (_int SDA -2 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 61(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 0 0 61(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_Flag -1 0 62(_ent(_in)(_event))))
		(_port (_int Byte_Cnt_Flag -1 0 63(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 64(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Trans_Buffer 1 0 64(_ent(_in))))
		(_port (_int Low_Address_Reg 1 0 65(_ent(_in))))
		(_port (_int Lost_Arb -1 0 66(_ent(_in))))
		(_port (_int Start_Det -1 0 67(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 68(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 69(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Command_Reg 2 0 69(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 72(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Status_Reg 3 0 72(_ent(_out))))
		(_port (_int Read_Buffer 1 0 76(_ent(_out))))
		(_port (_int Bit_Cnt_EN -1 0 77(_ent(_out))))
		(_port (_int Byte_Cnt_EN -1 0 78(_ent(_out))))
		(_port (_int Start_EN -1 0 79(_ent(_out))))
		(_port (_int Stop_EN -1 0 80(_ent(_out))))
		(_port (_int SDA_EN1 -1 0 81(_ent(_out))))
		(_port (_int TBE_Set -1 0 82(_ent(_out))))
		(_port (_int RBF_Set -1 0 83(_ent(_out))))
		(_port (_int Go_Clear -1 0 84(_ent(_out))))
		(_port (_int WCS_Ack -1 0 85(_ent(_out))))
		(_port (_int RCS_Ack -1 0 86(_ent(_out))))
		(_sig (_int go -1 0 91(_arch(_uni)(_event))))
		(_sig (_int abort -1 0 92(_arch(_uni))))
		(_sig (_int I2C_Bus_Busy -1 0 93(_arch(_uni))))
		(_sig (_int Error -1 0 94(_arch(_uni))))
		(_sig (_int Abort_Ack -1 0 95(_arch(_uni))))
		(_sig (_int Done -1 0 96(_arch(_uni))))
		(_sig (_int Reset -1 0 97(_arch(_uni)(_event))))
		(_sig (_int I2C_RW_Bit -1 0 99(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 100(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Read_SR 4 0 100(_arch(_uni))))
		(_sig (_int Trans_Buffer_SR 4 0 101(_arch(_uni))))
		(_sig (_int Value -1 0 103(_arch(_uni)(_event))))
		(_sig (_int det_low -1 0 105(_arch(_uni)(_event))))
		(_sig (_int det_high -1 0 106(_arch(_uni)(_event))))
		(_sig (_int MCS_Write_Flag -1 0 107(_arch(_uni))))
		(_sig (_int MCS_Read_Flag -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 109(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int load 5 0 109(_arch(_uni)(_event))))
		(_sig (_int shift -1 0 110(_arch(_uni)(_event))))
		(_sig (_int bit_cnt2 -1 0 111(_arch(_uni)(_event))))
		(_sig (_int b0 -1 0 114(_arch(_uni))))
		(_sig (_int b1 -1 0 115(_arch(_uni))))
		(_sig (_int s -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 120(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int MCS 6 0 120(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 121(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Idle_State 7 0 121(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 122(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Start_EN_State 8 0 122(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 123(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_Slv_Addr_State 9 0 123(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 124(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Write_State 10 0 124(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 125(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Read_State 11 0 125(_arch(_string \"10000"\))))
		(_sig (_int WCS 6 0 129(_arch(_uni)(_event))))
		(_sig (_int Next_WCS 6 0 130(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 131(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_State 12 0 131(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 132(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Write_State 13 0 132(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 133(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Ack_Write_State 14 0 133(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 134(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Ack_Write_State 15 0 134(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 135(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Error_Write_State 16 0 135(_arch(_string \"10000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 139(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int RCS 17 0 139(_arch(_uni)(_event))))
		(_sig (_int Next_RCS 17 0 140(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 141(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Read_State 18 0 141(_arch(_string \"000001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 142(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Read_State 19 0 142(_arch(_string \"000010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 143(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State 20 0 143(_arch(_string \"000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1328 0 144(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State2 21 0 144(_arch(_string \"001000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 145(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Ack_Read_State 22 0 145(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 146(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Error_Read_State 23 0 146(_arch(_string \"100000"\))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_alias((go)(Command_Reg(1))))(_simpleassign BUF)(_trgt(25))(_sens(12(1))))))
			(line__150(_arch 1 0 150(_assignment (_alias((abort)(Command_Reg(0))))(_simpleassign BUF)(_trgt(26))(_sens(12(0))))))
			(line__151(_arch 2 0 151(_assignment (_alias((I2C_RW_Bit)(Low_Address_Reg(0))))(_simpleassign BUF)(_trgt(32))(_sens(8(0))))))
			(line__153(_arch 3 0 153(_assignment (_alias((WCS_Ack)(WCS(3))))(_simpleassign BUF)(_trgt(23))(_sens(47(3))))))
			(line__154(_arch 4 0 154(_assignment (_alias((RCS_Ack)(RCS(4))))(_simpleassign BUF)(_trgt(24))(_sens(49(4))))))
			(line__156(_arch 5 0 156(_assignment (_alias((Status_Reg)(I2C_Bus_Busy)(Error)(Abort_Ack)(Done)))(_trgt(13))(_sens(27)(28)(29)(30)))))
			(line__158(_arch 6 0 158(_assignment (_trgt(31))(_sens(1)(26)))))
			(line__160(_arch 7 0 160(_assignment (_trgt(39))(_sens(32)(46(4))))))
			(line__162(_arch 8 0 162(_assignment (_trgt(38))(_sens(32)(46(3))(46(2))))))
			(output_proc(_arch 9 0 164(_prcs (_trgt(14)(15)(16)(17)(18)(20)(21)(22)(27)(28)(29)(30)(42)(43)(44)(45))(_sens(0)(10)(11)(31)(32)(36)(42)(46)(47)(4)(5)(6)(26)(27)(33)(38)(39)(43)(44)(45)(49(2))(49(0))(49(4))(49(5)))(_dssslsensitivity 9))))
			(I2C_Det(_arch 10 0 281(_prcs (_trgt(36)(37))(_sens(0)(2)(31)))))
			(I2C_Load_SR_Process(_arch 11 0 303(_prcs (_trgt(34(d_7_0))(34)(35))(_sens(0)(31)(40)(41)(7(7))(7(d_6_0))(8(7))(8(d_6_0))(34(7))(34(d_6_0))(34(d_7_0))(35))(_dssslsensitivity 4))))
			(I2C_drive_sda_Process(_arch 12 0 334(_prcs (_trgt(19))(_sens(0)(5)(31)(35)(46(0))(46(1))(47(2))(47(3))(47(4))(36)(49(4)))(_dssslsensitivity 9))))
			(I2C_Write_Process(_arch 13 0 357(_prcs (_simple)(_trgt(40)(41))(_sens(0)(4)(31)(36)(46(3))(46(2))(47(0)))(_read(40)))))
			(I2C_Read_Process(_arch 14 0 384(_prcs (_trgt(33))(_sens(0)(3)(4)(31)(37)(49)(33)(46(4)))(_dssslsensitivity 6))))
			(I2C_WSM(_arch 15 0 410(_prcs (_trgt(47))(_sens(0)(31)(48)))))
			(I2C_WSM_Process(_arch 16 0 419(_prcs (_simple)(_trgt(48))(_sens(3)(5)(9)(36)(37)(38)(47)))))
			(I2C_RSM(_arch 17 0 469(_prcs (_trgt(49))(_sens(0)(31)(50)))))
			(I2C_RSM_Process(_arch 18 0 478(_prcs (_simple)(_trgt(50))(_sens(3)(5)(9)(36)(37)(39)(49)))))
			(I2C_MSM_Process(_arch 19 0 539(_prcs (_trgt(46))(_sens(0)(2)(6)(10)(25)(31)(32)(46)(27)(47(3)))(_dssslsensitivity 8))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_part (46(0))(46(1))(47(2))(47(3))(47(4))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018)
		(197122)
		(770)
		(515)
		(771)
		(131586)
		(33686018 131586)
	)
	(_model . I2C_Main_Behave 20 -1)
)
I 000058 55 5338          1492045234531 MPU_to_I2C_Behave
(_unit VHDL (mpu_to_i2c 0 55(mpu_to_i2c_behave 0 83))
	(_version vd0)
	(_time 1492045234532 2017.04.12 20:00:34)
	(_source (\./../../i2c_mpu_blk.vhd\))
	(_parameters tan)
	(_code 8087d08f80d6d195858394da8785d6868983828683)
	(_ent
		(_time 1492043709997)
	)
	(_object
		(_port (_int MPU_CLK -1 0 56(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 57(_ent(_in)(_event))))
		(_port (_int CS_L -1 0 58(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 59(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Addr_Bits 0 0 59(_ent(_in)(_event))))
		(_port (_int RW_L -1 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 61(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Read_Buffer 1 0 61(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 62(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Status_Reg 2 0 62(_ent(_in))))
		(_port (_int TBE_Set -1 0 66(_ent(_in)(_event))))
		(_port (_int RBF_Set -1 0 67(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 68(_ent(_in)(_event))))
		(_port (_int Go_Clear -1 0 69(_ent(_in)(_event))))
		(_port (_int Low_Address_Reg 1 0 70(_ent(_out))))
		(_port (_int Upper_Address_Reg 0 0 71(_ent(_out))))
		(_port (_int Byte_Count_Reg 1 0 72(_ent(_out))))
		(_port (_int Command_Reg 1 0 73(_ent(_out))))
		(_port (_int Trans_Buffer 1 0 76(_ent(_out))))
		(_port (_int Trans_Buffer_Empty -1 0 77(_ent(_out))))
		(_port (_int Read_Buffer_Full -1 0 78(_ent(_out))))
		(_port (_int Iack -1 0 79(_ent(_out))))
		(_port (_int DATA 1 0 80(_ent(_inout)(_event))))
		(_sig (_int tbe -1 0 84(_arch(_uni))))
		(_sig (_int rbf -1 0 85(_arch(_uni))))
		(_sig (_int write_pulse -1 0 87(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ns 3 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int transb 4 0 90(_arch(_uni))))
		(_sig (_int laddr 4 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 92(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int upaddr 5 0 92(_arch(_uni))))
		(_sig (_int bcnt 4 0 93(_arch(_uni))))
		(_sig (_int cmd 4 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 96(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int write 6 0 96(_arch(_string \"000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 97(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int low_addr 7 0 97(_arch(_string \"001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 98(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int up_addr 8 0 98(_arch(_string \"010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 99(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int command 9 0 99(_arch(_string \"100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 100(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int byte_cnt 10 0 100(_arch(_string \"101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 101(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int iack_st 11 0 101(_arch(_string \"110"\))))
		(_sig (_int temp_data 4 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1315 0 171(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int idle 12 0 171(_prcs 10(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1317 0 172(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int one 13 0 172(_prcs 10(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1319 0 173(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int two 14 0 173(_prcs 10(_string \"10"\))))
		(_prcs
			(line__108(_arch 0 0 108(_assignment (_alias((Trans_Buffer_Empty)(tbe)))(_simpleassign BUF)(_trgt(16))(_sens(20)))))
			(line__109(_arch 1 0 109(_assignment (_alias((Read_Buffer_Full)(rbf)))(_simpleassign BUF)(_trgt(17))(_sens(21)))))
			(line__110(_arch 2 0 110(_assignment (_trgt(19))(_sens(29)(2)(4)))))
			(line__111(_arch 3 0 111(_assignment (_alias((Trans_Buffer)(transb)))(_trgt(15))(_sens(24)))))
			(line__112(_arch 4 0 112(_assignment (_alias((Low_Address_Reg)(laddr)))(_trgt(11))(_sens(25)))))
			(line__113(_arch 5 0 113(_assignment (_alias((Upper_Address_Reg)(upaddr)))(_trgt(12))(_sens(26)))))
			(line__114(_arch 6 0 114(_assignment (_alias((Command_Reg)(cmd)))(_trgt(14))(_sens(28)))))
			(line__115(_arch 7 0 115(_assignment (_alias((Byte_Count_Reg)(bcnt)))(_trgt(13))(_sens(27)))))
			(tdata(_arch 8 0 117(_prcs (_simple)(_trgt(29))(_sens(20)(21)(3(2))(5)(6)))))
			(MPU(_arch 9 0 127(_prcs (_trgt(24)(25)(26)(27)(28(7))(28))(_sens(22)(0)(1)(3)(10)(19)(24)(25)(26)(27)(28))(_dssslsensitivity 6))))
			(pulse_write(_arch 10 0 169(_prcs (_trgt(22)(23))(_sens(0)(1)(2)(4)(23))(_dssslsensitivity 4))))
			(iack_set(_arch 11 0 208(_prcs (_trgt(18))(_sens(0)(1)(9)(2)(3)(4))(_dssslsensitivity 3))))
			(trans_buf_empty(_arch 12 0 221(_prcs (_trgt(20))(_sens(0)(1)(7)(2)(3)(4))(_dssslsensitivity 3))))
			(read_buf_full(_arch 13 0 234(_prcs (_trgt(21))(_sens(0)(1)(8)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036)
		(2)
		(131586)
		(33686018 33686018)
		(131843)
	)
	(_model . MPU_to_I2C_Behave 14 -1)
)
I 000062 55 344           1492045235681 $root 0000000000557 3
™U    ™U  @  -  ¨Áæì®˝eiàù}m˚È¿Üp3eû>A»'{S_G˙aùÅm%‡“ï=æ∂èEëˇ˙=∑·CD¨õfzùöÆ(óÅÔ®ö>Ó[#ÿ«1¨ö^œ2˘&“N[≤–7å1”û&œ±’πìms•¿Ú¥∞8ª‹ï7˚î]PxÿT	å[£¡¿î¶„Ô¶·e‘àeΩ⁄´zA9´Ï\˛ÇyêNµ†¡ﬂ¶Œ=$˚≠ïZÀÑ ÷ÃŒÇ¬˛É±–±Ô≈⁄m√&®ûEÓëÎ{∞Ëmòxws•1v÷õQKbπ1†>XJla¸E⁄ÿGnwÓ¯xâü¢s?˘[„ßºGK,ÎRæ„pOs“Z(yﬁäéÃ^õCºùM˚b¥”,≤Ñÿ‚YAóS4ÕﬂπaÁ°º8àFT˙'P¿*÷±ìŸÈàcïœÕU™U™I 000048 55 10339         1492045235683 I2C_Top
(_unit VERILOG 6.3365.6.764 (I2C_Top 0 55(I2C_Top 0 55))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../i2c_top.v\ VERILOG (\./../../i2c_top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_code 30353e303265672566343562766b613439333234333566)
	(_ent
		(_time 1492045235000)
	)
	(_parameters        accs         )
	(_object
		(_port (_int SDA ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int Clock ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset_L ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CS_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RW_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int INTR_L ~wire 0 58 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int A0 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A1 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A2 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 60 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int DATA ~[7:0]wire~ 0 60 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int Start_Enable ~wire 0 78 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Enable ~wire 0 79 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Start_Det_Bit ~wire 0 80 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Det_Bit ~wire 0 81 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1 ~wire 0 83 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_2 ~wire 0 84 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_3 ~wire 0 85 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1_out ~wire 0 87 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_2_out ~wire 0 88 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_3_out ~wire 0 89 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SCL_CK ~wire 0 91 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL_synch ~wire 0 93 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_synch ~wire 0 94 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[2:0]wire~ 0 95 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int Bit_Count ~[2:0]wire~ 0 95 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Enable ~wire 0 96 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Enable ~wire 0 97 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Flag ~wire 0 98 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Flag ~wire 0 99 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buf_Empty_Set ~wire 0 100 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buf_Full_Set ~wire 0 101 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Iack_Clear ~wire 0 102 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Go_Clear ~wire 0 103 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer_Empty ~wire 0 104 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer_Full ~wire 0 105 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int abits ~[2:0]wire~ 0 106 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA1 ~wire 0 108 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL1 ~wire 0 109 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wcsack ~wire 0 110 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rcsack ~wire 0 111 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Command_Reg ~[7:0]wire~ 0 113 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Status_Reg ~[7:0]wire~ 0 116 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer ~[7:0]wire~ 0 121 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer ~[7:0]wire~ 0 122 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Low_Address_Reg ~[7:0]wire~ 0 123 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Reg ~[7:0]wire~ 0 125 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_GO ~wire 0 128 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort ~wire 0 129 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Iack ~wire 0 130 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Mode ~wire 0 131 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Addr_Size ~wire 0 132 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int I2C_Recieve_IE ~wire 0 133 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Trans_IE ~wire 0 134 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Bus_Busy ~wire 0 137 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort_Ack ~wire 0 138 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Error ~wire 0 139 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Lost_Arb ~wire 0 140 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Done ~wire 0 141 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_RW_Bit ~wire 0 144 (_arch (_uni)))(_net)(_flags1))
		(_sig (_virtual \3 \ 0 223 (_uni ((41(d_7_5))(41(3))))))
		(_sig (_virtual \2 \ 0 220 (_uni ((46)(47)))))
		(_sig (_virtual \1 \ 0 187 (_uni ((53)(55)(54)(56)(57)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#151_0@ (_arch 0 0 151 (_prcs 0(_simple)(_trgt(46))(_sens(40(7)))
			)))
			(@ASSIGN#152_1@ (_arch 1 0 152 (_prcs 1(_simple)(_trgt(47))(_sens(40(6)))
			)))
			(@ASSIGN#153_2@ (_arch 2 0 153 (_prcs 2(_simple)(_trgt(49))(_sens(40(4)))
			)))
			(@ASSIGN#154_3@ (_arch 3 0 154 (_prcs 3(_simple)(_trgt(50))(_sens(40(2)))
			)))
			(@ASSIGN#155_4@ (_arch 4 0 155 (_prcs 4(_simple)(_trgt(52))(_sens(40(1)))
			)))
			(@ASSIGN#156_5@ (_arch 5 0 156 (_prcs 5(_simple)(_trgt(51))(_sens(40(0)))
			)))
			(@ASSIGN#157_6@ (_arch 6 0 157 (_prcs 6(_simple)(_trgt(58))(_sens(44(0)))
			)))
			(@ASSIGN#160_7@ (_arch 7 0 160 (_prcs 7(_simple)(_trgt(53))(_sens(41(7)))
			)))
			(@ASSIGN#161_8@ (_arch 8 0 161 (_prcs 8(_simple)(_trgt(54))(_sens(41(6)))
			)))
			(@ASSIGN#162_9@ (_arch 9 0 162 (_prcs 9(_simple)(_trgt(55))(_sens(41(5)))
			)))
			(@ASSIGN#163_10@ (_arch 10 0 163 (_prcs 10(_simple)(_trgt(56))(_sens(41(4)))
			)))
			(@ASSIGN#164_11@ (_arch 11 0 164 (_prcs 11(_simple)(_trgt(57))(_sens(41(3)))
			)))
			(@ASSIGN#167_12@ (_arch 12 0 167 (_prcs 12(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#168_13@ (_arch 13 0 168 (_prcs 13(_simple)(_trgt(37))(_sens(1))
			)))
			(@ASSIGN#174_14@ (_arch 14 0 174 (_prcs 14(_simple)(_trgt(1))(_sens(21))
			)))
			(@ASSIGN#176_15@ (_arch 15 0 176 (_prcs 15(_simple)(_trgt(0))(_sens(15)(16)(17))
			)))
			(@ASSIGN#178_16@ (_arch 16 0 178 (_prcs 16(_simple)(_trgt(35))(_sens(9)(8)(7))
			)))
		)
	)
	
	
	(_scope
	)
	(_inst MPU_to_I2C_1 0 180 (_ent . MPU_to_I2C)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((CS_L) (CS_L))
			((Addr_Bits) (abits))
			((RW_L) (RW_L))
			((Read_Buffer) (Read_Buffer))
			((Status_Reg) (\1 \))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Iack_Clear) (Iack_Clear))
			((Go_Clear) (Go_Clear))
			((Low_Address_Reg) (Low_Address_Reg))
			((Upper_Address_Reg) (_open))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Command_Reg) (Command_Reg))
			((Trans_Buffer) (Trans_Buffer))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Read_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((DATA) (DATA))
		)
	)
	(_inst I2C_Main_1 0 207 (_ent . I2C_Main)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
			((Trans_Buffer) (Trans_Buffer))
			((Low_Address_Reg) (Low_Address_Reg))
			((Lost_Arb) (I2C_Lost_Arb))
			((Start_Det) (Start_Det_Bit))
			((Stop_Det) (Stop_Det_Bit))
			((Command_Reg) (\2 \))
			((Status_Reg) (\3 \))
			((Read_Buffer) (Read_Buffer))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Start_EN) (Start_Enable))
			((Stop_EN) (Stop_Enable))
			((SDA_EN1) (SDA_EN_1))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Go_Clear) (Go_Clear))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
		)
	)
	(_inst Synch_1 0 240 (_ent . Synch_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL1))
			((SDA) (SDA1))
			((SCL_synch) (SCL_synch))
			((SDA_synch) (SDA_synch))
		)
	)
	(_inst I2C_Clock_Gen_1 0 250 (_ent . I2C_Clock_Generator)
		(_gen
			((_cnst \7\))
			((_cnst \162\))
			((_cnst \14\))
			((_cnst \325\))
		)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Mode) (I2C_Mode))
			((Abort) (I2C_Abort))
			((SCL_CK) (SCL_CK))
		)
		(_delay (7.000000)(162.000000))
	)
	(_inst Counter_Blk_1 0 263 (_ent . Counter_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((Abort) (Command_Reg(6)))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Go) (I2C_GO))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
		)
	)
	(_inst Arb_1 0 277 (_ent . Arbitrator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN1) (SDA_EN_1))
			((SDA_EN2) (SDA_EN_2))
			((SDA_EN3) (SDA_EN_3))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
			((Lost_ARB) (Status_Reg(4)))
		)
	)
	(_inst Int_Ctrl_1 0 290 (_ent . Int_Ctrl_Block)
		(_port
			((MPU_CLK) (Clock))
			((RST_L) (Reset_L))
			((abort) (I2C_Abort))
			((Trans_IE) (I2C_Trans_IE))
			((Recieve_IE) (I2C_Recieve_IE))
			((I2C_RW) (I2C_RW_Bit))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Recieve_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((Iack_Clear) (Iack_Clear))
			((INTR_L) (INTR_L))
		)
	)
	(_inst Start_Gen_1 0 304 (_ent . Start_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Start_Enable) (Start_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN2) (SDA_EN_2))
		)
	)
	(_inst Start_Det_1 0 313 (_ent . Start_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Start_Det) (Start_Det_Bit))
		)
	)
	(_inst Stop_Gen_1 0 321 (_ent . Stop_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Stop_Enable) (Stop_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN3) (SDA_EN_3))
		)
	)
	(_inst Stop_Det_1 0 330 (_ent . Stop_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Stop_Det) (Stop_Det_Bit))
		)
	)
	(_model . I2C_Top 18 -1)

)
I 000053 55 4223          1492045235685 beamforming2
(_unit VERILOG 6.3365.6.764 (beamforming2 0 1(beamforming2 0 1))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../beamforming2.v\ VERILOG (\./../../beamforming2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 30373535356765266c64266a373732366436393665)
	(_ent
		(_time 1492045235000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 13 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 13 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 14 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 14 \30\ (_ent -1 (_cnst \30\))))
		(_type (_int ~vector~2 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int idle ~vector~2 0 15 \3'd000\ (_ent -1 (_cnst \3'd0\))))
		(_type (_int ~vector~3 0 16 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int fill ~vector~3 0 16 \3'd1\ (_ent -1 (_cnst \3'd1\))))
		(_type (_int ~vector~4 0 17 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_diff ~vector~4 0 17 \3'd2\ (_ent -1 (_cnst \3'd2\))))
		(_type (_int ~vector~5 0 18 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_add ~vector~5 0 18 \3'd3\ (_ent -1 (_cnst \3'd3\))))
		(_type (_int ~vector~6 0 19 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int done ~vector~6 0 19 \3'd4\ (_ent -1 (_cnst \3'd4\))))
		(_port (_int compute_clk ~wire 0 2 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  4)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trigger ~wire 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 7 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 8 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 8 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 9 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[1:0]reg~ 0 31 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int state ~[1:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~[1:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 32 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int index ~[5:0]reg~ 0 32 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:89]~ 0 34 (_array ~reg ((_to i 0 i 89)(_dto i 15 i 0)))))
		(_sig (_int right_data_storage ~[15:0]reg~[0:89]~ 0 34 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int left_data_storage ~[15:0]reg~[0:89]~ 0 35 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[30:0]reg~[0:29]~ 0 36 (_array ~reg ((_to i 0 i 29)(_dto i 30 i 0)))))
		(_sig (_int difference ~[30:0]reg~[0:29]~ 0 36 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[50:0]reg~ 0 37 (_array ~reg ((_dto i 50 i 0)))))
		(_sig (_int sum ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sum_temp ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 39 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int inner_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int inner_loop2 ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int outer_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int i ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int j ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#42_0@ (_arch 0 0 42 (_prcs 0(_trgt(9))(_read)(_sens(7)(4)(8))
				(_need_init)
			)))
			(@ALWAYS#64_1@ (_arch 1 0 64 (_prcs 1(_trgt(8))(_read(1)(5)(9))
				(_need_init)
			)))
			(@ALWAYS#74,102_2@ (_arch 2 0 74 (_prcs 2(_trgt(6)(19)(12)(11)(12(0))(11(0))(7)(10)(16)(18)(13)(14)(15)(17))(_read(1)(5)(8)(19)(2)(3)(12)(11)(16)(18)(17)(13)(15)(14))
				(_need_init)
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 4 (_virtual))))
		)
	)
	
	
	(_model . beamforming2 5 -1)

)
I 000055 55 2047          1492045235687 classification
(_unit VERILOG 6.3365.6.764 (classification 0 1(classification 0 1))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../clasification.v\ VERILOG (\./../../clasification.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code 40474442131715574216531a184646464946434641)
	(_ent
		(_time 1492045235000)
	)
	(_parameters        accs         )
	(_object
		(_type (_int ~[5:0]wire~ 0 3 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int zcr_count_left ~[5:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int zcr_valid_left ~wire 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[30:0]wire~ 0 6 (_array ~wire ((_dto i 30 i 0)))))
		(_port (_int ste_left ~[30:0]wire~ 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ste_left_valid ~wire 0 7 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 9 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int subMean_left_out ~[15:0]wire~ 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int subMean_left_valid ~wire 0 10 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 12 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 13 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int zcr_active ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ste_active ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int submean_active ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#20_0@ (_arch 0 0 20 (_prcs 0(_simple)(_trgt(8))(_sens(0)(1))
			)))
			(@ASSIGN#21_1@ (_arch 1 0 21 (_prcs 1(_simple)(_trgt(9))(_sens(2)(3))
			)))
			(@ASSIGN#22_2@ (_arch 2 0 22 (_prcs 2(_simple)(_trgt(10))(_sens(4)(5))
			)))
			(@ASSIGN#23_3@ (_arch 3 0 23 (_prcs 3(_alias ((glass)(zcr_active)(ste_active)(submean_active)))(_simple)(_trgt(6))(_sens(8)(9)(10))
			)))
			(@ASSIGN#24_4@ (_arch 4 0 24 (_prcs 4(_alias ((shout)(glass)))(_simple)(_trgt(7))(_sens(6))
			)))
		)
	)
	
	
	(_model . classification 6 -1)

)
I 000056 55 1179          1492045235689 rising_edge_det
(_unit VERILOG 6.3365.6.764 (rising_edge_det 0 1(rising_edge_det 0 1))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../rising_edge_det.v\ VERILOG (\./../../rising_edge_det.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 40464542491617564843051a164516464546444647)
	(_ent
		(_time 1492045235000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_port (_int clk ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int reset ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int din ~wire 0 1 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pe ~reg 0 1 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int temp ~reg 0 6 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#8_0@ (_arch 0 0 8 (_prcs 0(_trgt(4))(_sens(0)(1)(2))(_dssslclk(0))
			)))
			(@ALWAYS#15_1@ (_arch 1 0 15 (_prcs 1(_trgt(3))(_sens(0)(1)(4)(2))(_dssslclk(0))
			)))
		)
	)
	
	
	(_model . rising_edge_det 3 -1)

)
I 000053 55 4397          1492045235691 fifo_submean
(_unit VERILOG 6.3365.6.764 (fifo_submean 0 8(fifo_submean 0 8))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../fifo_submean.v\ VERILOG (\./../../fifo_submean.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 40474142491712561517061b124745464246144645)
	(_ent
		(_time 1492045235000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Data ~[14:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[14:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_submean_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_submean_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_submean_0_0.AFPOINTER1 (_string \V"0b00000010010000"\) (_source 0 34))
		(_toward 0 fifo_submean_0_0.AFPOINTER (_string \V"0b00000010100000"\) (_source 0 35))
		(_toward 0 fifo_submean_0_0.AEPOINTER1 (_string \V"0b00000010110000"\) (_source 0 36))
		(_toward 0 fifo_submean_0_0.AEPOINTER (_string \V"0b00000010100000"\) (_source 0 37))
		(_toward 0 fifo_submean_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_submean_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_submean_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_submean_0_0.REGMODE (_string \V"OUTREG"\) (_source 0 41))
		(_toward 0 fifo_submean_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_submean_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_submean_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (scuba_vlo))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (_open))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_submean 3 -1)

)
I 000049 55 3373          1492045235693 submean2
(_unit VERILOG 6.3365.6.764 (submean2 0 1(submean2 0 1))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../submean2.v\ VERILOG (\./../../submean2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 40464443451716561741551a104615434247434745)
	(_ent
		(_time 1492045235000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 10 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 11 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  3)))))
		(_port (_int data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 6 (_array ~reg ((_range  4)))))
		(_port (_int subMean_out ~[DATA_WIDTH-1:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int subMean_valid ~wire 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int Full ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Rd_En ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 21 (_array ~reg ((_range  5)(_dto i 15 i 0)))))
		(_sig (_int subMean_window ~[15:0]reg~[0:window_size-1]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[19:0]reg~ 0 22 (_array ~reg ((_dto i 19 i 0)))))
		(_sig (_int sum ~[19:0]reg~ 0 22 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~ 0 23 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int avg ~[15:0]reg~ 0 23 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[4:0]reg~ 0 24 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int window_init_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int window_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 25 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 25 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[14:0]wire~ 0 26 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int fifo_out ~[14:0]wire~ 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#33_0@ (_arch 0 0 33 (_prcs 0(_alias ((subMean_valid)(Rd_En)))(_simple)(_trgt(4))(_sens(6))
			)))
			(@ALWAYS#35_1@ (_arch 1 0 35 (_prcs 1(_trgt(8)(9)(3))(_read(0)(2)(6)(8)(1(d_14_0))(13)(9))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst f1 0 28 (_ent . fifo_submean)
		(_port
			((Data) (data_in(d_14_0)))
			((WrClock) (clk))
			((RdClock) (clk))
			((WrEn) (\1 \))
			((RdEn) (Rd_En))
			((Reset) (reset))
			((RPReset) (_open))
			((Q) (fifo_out))
			((Empty) (_open))
			((Full) (Full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst r1 0 31 (_ent . rising_edge_det)
		(_port
			((clk) (clk))
			((reset) (reset))
			((din) (Full))
			((pe) (Rd_En))
		)
	)
	(_model . submean2 6 -1)

)
I 000048 55 9625          1492045235695 squares
(_unit VERILOG 6.3365.6.764 (squares 0 8(squares 0 8))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../squares.v\ VERILOG (\./../../squares.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 40464443411611561344521a144743474347414745)
	(_ent
		(_time 1492045235000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[6:0]wire~ 0 8 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int Address ~[6:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClockEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Q ~[14:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int qdataout14_ffin ~wire 0 15 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout13_ffin ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout12_ffin ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout11_ffin ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout10_ffin ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout9_ffin ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout8_ffin ~wire 0 21 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout7_ffin ~wire 0 22 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout6_ffin ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout5_ffin ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout4_ffin ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout3_ffin ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout2_ffin ~wire 0 27 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout1_ffin ~wire 0 28 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout0_ffin ~wire 0 29 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
	)
	
	
	(_defparam
		(_toward 0 mem_0_14.initval (_cnst \128'h80000000000000000000000000000000\) (_source 0 91))
		(_toward 0 mem_0_13.initval (_cnst \128'h7FFFFFFFFC0000000000000000000000\) (_source 0 96))
		(_toward 0 mem_0_12.initval (_cnst \128'h7FFFC00003FFFFFF8000000000000000\) (_source 0 101))
		(_toward 0 mem_0_11.initval (_cnst \128'h7F803FE003FFC0007FFFE00000000000\) (_source 0 106))
		(_toward 0 mem_0_10.initval (_cnst \128'h78783C1F83F03F807F801FFF80000000\) (_source 0 111))
		(_toward 0 mem_0_9.initval (_cnst \128'h6666339C638E3878787C1F807FC00000\) (_source 0 116))
		(_toward 0 mem_0_8.initval (_cnst \128'h5555AB5A5A49B66666639C78783F8000\) (_source 0 121))
		(_toward 0 mem_0_7.initval (_cnst \128'h0F0E33336D2D55555A5B6666387800\) (_source 0 126))
		(_toward 0 mem_0_6.initval (_cnst \128'h0F332D555A6678000F332D555A66780\) (_source 0 131))
		(_toward 0 mem_0_5.initval (_cnst \128'h03355660033556600335566003355660\) (_source 0 136))
		(_toward 0 mem_0_4.initval (_cnst \128'h0D580D580D580D580D580D580D580D58\) (_source 0 141))
		(_toward 0 mem_0_3.initval (_cnst \128'h14141414141414141414141414141414\) (_source 0 146))
		(_toward 0 mem_0_2.initval (_cnst \128'h22222222222222222222222222222222\) (_source 0 151))
		(_toward 0 mem_0_1.initval (_cnst \128'h0\) (_source 0 156))
		(_toward 0 mem_0_0.initval (_cnst \128'h55555555555555555555555555555555\) (_source 0 161))
	)
	(_scope
	)
	(_inst FF_14 0 31 (_ent . FD1P3DX)
		(_port
			((D) (qdataout14_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(14)))
		)
	)
	(_inst FF_13 0 35 (_ent . FD1P3DX)
		(_port
			((D) (qdataout13_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(13)))
		)
	)
	(_inst FF_12 0 39 (_ent . FD1P3DX)
		(_port
			((D) (qdataout12_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(12)))
		)
	)
	(_inst FF_11 0 43 (_ent . FD1P3DX)
		(_port
			((D) (qdataout11_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(11)))
		)
	)
	(_inst FF_10 0 47 (_ent . FD1P3DX)
		(_port
			((D) (qdataout10_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(10)))
		)
	)
	(_inst FF_9 0 51 (_ent . FD1P3DX)
		(_port
			((D) (qdataout9_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(9)))
		)
	)
	(_inst FF_8 0 55 (_ent . FD1P3DX)
		(_port
			((D) (qdataout8_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(8)))
		)
	)
	(_inst FF_7 0 59 (_ent . FD1P3DX)
		(_port
			((D) (qdataout7_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(7)))
		)
	)
	(_inst FF_6 0 63 (_ent . FD1P3DX)
		(_port
			((D) (qdataout6_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(6)))
		)
	)
	(_inst FF_5 0 67 (_ent . FD1P3DX)
		(_port
			((D) (qdataout5_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(5)))
		)
	)
	(_inst FF_4 0 71 (_ent . FD1P3DX)
		(_port
			((D) (qdataout4_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(4)))
		)
	)
	(_inst FF_3 0 75 (_ent . FD1P3DX)
		(_port
			((D) (qdataout3_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(3)))
		)
	)
	(_inst FF_2 0 79 (_ent . FD1P3DX)
		(_port
			((D) (qdataout2_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(2)))
		)
	)
	(_inst FF_1 0 83 (_ent . FD1P3DX)
		(_port
			((D) (qdataout1_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(1)))
		)
	)
	(_inst FF_0 0 87 (_ent . FD1P3DX)
		(_port
			((D) (qdataout0_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(0)))
		)
	)
	(_inst mem_0_14 0 92 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout14_ffin))
		)
	)
	(_inst mem_0_13 0 97 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout13_ffin))
		)
	)
	(_inst mem_0_12 0 102 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout12_ffin))
		)
	)
	(_inst mem_0_11 0 107 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout11_ffin))
		)
	)
	(_inst mem_0_10 0 112 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout10_ffin))
		)
	)
	(_inst mem_0_9 0 117 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout9_ffin))
		)
	)
	(_inst mem_0_8 0 122 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout8_ffin))
		)
	)
	(_inst mem_0_7 0 127 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout7_ffin))
		)
	)
	(_inst mem_0_6 0 132 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout6_ffin))
		)
	)
	(_inst mem_0_5 0 137 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout5_ffin))
		)
	)
	(_inst mem_0_4 0 142 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout4_ffin))
		)
	)
	(_inst mem_0_3 0 147 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout3_ffin))
		)
	)
	(_inst mem_0_2 0 152 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout2_ffin))
		)
	)
	(_inst mem_0_1 0 157 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout1_ffin))
		)
	)
	(_inst mem_0_0 0 162 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout0_ffin))
		)
	)
	(_model . squares 1 -1)

)
I 000044 55 2480          1492045235697 ste
(_unit VERILOG 6.3365.6.764 (ste 0 1(ste 0 1))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../ste.v\ VERILOG (\./../../ste.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 40464443441711574741541a144743474446454743)
	(_ent
		(_time 1492045235000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 8 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 8 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 9 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[30:0]reg~ 0 5 (_array ~reg ((_dto i 30 i 0)))))
		(_port (_int ste ~[30:0]reg~ 0 5 (_arch (_out)))(_reg)(_flags2))
		(_port (_int ste_valid ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[14:0]wire~ 0 17 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int square ~[14:0]wire~ 0 17 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[6:0]reg~ 0 18 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 19 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int ste_window ~[15:0]reg~[0:window_size-1]~ 0 19 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 20 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 20 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int sum ~[30:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#23,48,60_0@ (_arch 0 0 23 (_prcs 0(_trgt(6)(3)(4)(8)(7)(9))(_read(0)(2)(6)(9)(8)(1)(5))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst sq1 0 58 (_ent . squares)
		(_port
			((Address) (data(d_14_8)))
			((OutClock) (clk))
			((OutClockEn) (\1 \))
			((Reset) (reset))
			((Q) (square))
		)
	)
	(_model . ste 6 -1)

)
I 000044 55 2302          1492045235699 zcr
(_unit VERILOG 6.3365.6.764 (zcr 0 1(zcr 0 1))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../zcr.v\ VERILOG (\./../../zcr.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 40461642431616571517531b134711464347424711)
	(_ent
		(_time 1492045235000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[5:0]reg~ 0 6 (_array ~reg ((_dto i 5 i 0)))))
		(_port (_int zcr_count ~[5:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int zcr_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int zcr_count_temp ~[5:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int current ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int not_previous ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 21 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 22 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int zcr_window ~[15:0]reg~[0:window_size-1]~ 0 22 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int clear ~reg 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 24 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 24 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#26,49,61_0@ (_arch 0 0 26 (_prcs 0(_trgt(8)(4)(3)(11)(9)(5)(6)(7))(_read(0)(2)(8)(5)(11)(1)(9)(6)(7))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . zcr 6 -1)

)
I 000050 55 4335          1492045235701 fifo_left
(_unit VERILOG 6.3365.6.764 (fifo_left 0 8(fifo_left 0 8))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../fifo_left.v\ VERILOG (\./../../fifo_left.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 40474142491712561517061a424645464647444646)
	(_ent
		(_time 1492045235000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_left_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_left_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_left_0_0.AFPOINTER1 (_string \V"0b00000011010000"\) (_source 0 34))
		(_toward 0 fifo_left_0_0.AFPOINTER (_string \V"0b00000011100000"\) (_source 0 35))
		(_toward 0 fifo_left_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_left_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_left_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_left_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_left_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_left_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_left_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_left_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_left_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_left 3 -1)

)
I 000051 55 4355          1492045235703 fifo_right
(_unit VERILOG 6.3365.6.764 (fifo_right 0 8(fifo_right 0 8))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../fifo_right.v\ VERILOG (\./../../fifo_right.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 40474142491712561517061b134649464746484744)
	(_ent
		(_time 1492045235000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_right_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_right_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_right_0_0.AFPOINTER1 (_string \V"0b00000011110000"\) (_source 0 34))
		(_toward 0 fifo_right_0_0.AFPOINTER (_string \V"0b00000100000000"\) (_source 0 35))
		(_toward 0 fifo_right_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_right_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_right_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_right_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_right_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_right_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_right_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_right_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_right_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_right 3 -1)

)
I 000056 55 4455          1492045235705 fifo_horizontal
(_unit VERILOG 6.3365.6.764 (fifo_horizontal 0 8(fifo_horizontal 0 8))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../fifo_horizontal.v\ VERILOG (\./../../fifo_horizontal.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 4f484e4d10181d591a180915164919484d4946481e)
	(_ent
		(_time 1492045235000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER1 (_string \V"0b00000011100000"\) (_source 0 34))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER (_string \V"0b00000011110000"\) (_source 0 35))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_horizontal_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_horizontal_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_horizontal_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_horizontal_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_horizontal_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_horizontal 3 -1)

)
I 000047 55 4474          1492045235707 i2s_rx
(_unit VERILOG 6.3365.6.764 (i2s_rx 0 9(i2s_rx 0 9))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_code 4f4841481b19185a481b5d141649464c4d484c4a19)
	(_ent
		(_time 1492045235000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 11 \16\ (_ent -1 (_cnst \16\))))
		(_port (_int i_sys_rst ~wire 0 13 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sck ~wire 0 15 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_ws ~wire 0 16 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int i_sd ~wire 0 17 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 19 (_array ~wire ((_range  14)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 19 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 20 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_left_vld ~wire 0 21 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_vld ~wire 0 22 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int ws_i ~reg 0 39 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 40 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_vld_i ~reg 0 41 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_i ~reg 0 42 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 43 (_array ~reg ((_range  15)))))
		(_sig (_int left_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 43 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 44 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_vld_reg_i ~reg 0 45 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_reg_i ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_pulse_i ~wire 0 48 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_vld ~wire 0 49 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_vld ~wire 0 50 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int d1_right_vld ~reg 0 52 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_right_vld ~reg 0 53 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int d1_left_vld ~reg 0 54 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_left_vld ~reg 0 55 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 56 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 57 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 58 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 59 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_i ~reg 0 60 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#64,82,93,152,161_0@ (_arch 0 0 64 (_prcs 0(_trgt(8)(9)(27)(12)(13)(10)(11)(21)(22)(19)(20))(_read(1)(0)(2)(8)(3)(9)(12(_range 16))(27)(13(_range 17))(16)(10)(11)(17)(21)(18)(19))
				(_need_init)
			)))
			(@ASSIGN#79_1@ (_arch 1 0 79 (_prcs 1(_simple)(_trgt(16))(_sens(8)(9))
			)))
			(@ALWAYS#111_2@ (_arch 2 0 111 (_prcs 4(_trgt(14)(15))(_sens(1)(0)(10)(11))(_dssslclk(1))
			)))
			(@ALWAYS#124_3@ (_arch 3 0 124 (_prcs 5(_trgt(23))(_sens(1)(0)(12))(_dssslclk(1))
			)))
			(@ALWAYS#131_4@ (_arch 4 0 131 (_prcs 6(_trgt(25))(_sens(1)(0)(23))(_dssslclk(1))
			)))
			(@ALWAYS#138_5@ (_arch 5 0 138 (_prcs 7(_trgt(24))(_sens(1)(0)(13))(_dssslclk(1))
			)))
			(@ALWAYS#145_6@ (_arch 6 0 145 (_prcs 8(_trgt(26))(_sens(1)(0)(24))(_dssslclk(1))
			)))
			(@ASSIGN#171_7@ (_arch 7 0 171 (_prcs 11(_simple)(_trgt(4))(_sens(25))
			)))
			(@ASSIGN#172_8@ (_arch 8 0 172 (_prcs 12(_simple)(_trgt(5))(_sens(26))
			)))
			(@ASSIGN#174_9@ (_arch 9 0 174 (_prcs 13(_alias ((o_left_vld)(d2_left_vld)))(_simple)(_trgt(6))(_sens(22))
			)))
			(@ASSIGN#175_10@ (_arch 10 0 175 (_prcs 14(_alias ((o_right_vld)(d2_right_vld)))(_simple)(_trgt(7))(_sens(20))
			)))
			(@ASSIGN#177_11@ (_arch 11 0 177 (_prcs 15(_simple)(_trgt(17))(_sens(10)(14))
			)))
			(@ASSIGN#178_12@ (_arch 12 0 178 (_prcs 16(_simple)(_trgt(18))(_sens(11)(15))
			)))
			(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 17 (_virtual))))
		)
	)
	
	
	(_model . i2s_rx 25 -1)

)
I 000055 55 2091          1492045235709 I2S_Controller
(_unit VERILOG 6.3365.6.764 (I2S_Controller 0 1(I2S_Controller 0 1))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 4f4a41481b1b185a1c485c1548491a484b484d4919)
	(_ent
		(_time 1492045235000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 15 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int o_ws ~reg 0 5 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 6 (_array ~wire ((_range  2)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_left_vld ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_vld ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]reg~ 0 28 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int count ~[4:0]reg~ 0 28 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#48_0@ (_arch 0 0 48 (_prcs 0(_trgt(8)(3))(_read(2)(0)(8)(3))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 1 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst i2s_rx_inst 0 66 (_ent . i2s_rx)
		(_gen
			((DATA_WIDTH) (DATA_WIDTH))
		)
		(_port
			((i_sys_rst) (rst))
			((i_sck) (o_sck))
			((i_ws) (o_ws))
			((i_sd) (i_sd))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_model . I2S_Controller 3 -1)

)
I 000045 55 6123          1492045235711 pll2
(_unit VERILOG 6.3365.6.764 (pll2 0 8(pll2 0 8))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../pll2.v\ VERILOG (\./../../pll2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 4f49484d4a18485c4b495f154d491c4c4d484f491c)
	(_ent
		(_time 1492045235000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \15\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \95\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \15\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \16\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \96\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \16\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll2 4 -1)

)
I 000048 55 1737          1492045235713 clk_div
(_unit VERILOG 6.3365.6.764 (clk_div 0 1(clk_div 0 1))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../clkdiv.v\ VERILOG (\./../../clkdiv.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 4f484b4d4a18495a1b4c5b15174849494c491c491d)
	(_ent
		(_time 1492045235000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 3 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WIDTH ~vector~0 0 3 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~1 0 5 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N ~vector~1 0 5 \4\ (_ent -1 (_cnst \4\))))
		(_port (_int clk ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int clk_out ~wire 0 6 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[WIDTH-1:0]reg~ 0 12 (_array ~reg ((_range  4)))))
		(_sig (_int r_reg ~[WIDTH-1:0]reg~ 0 12 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[WIDTH-1:0]wire~ 0 13 (_array ~wire ((_range  5)))))
		(_sig (_int r_nxt ~[WIDTH-1:0]wire~ 0 13 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int clk_track ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(3)(5))(_read(0)(1)(4)(5))
				(_need_init)
			)))
			(@ASSIGN#35_1@ (_arch 1 0 35 (_prcs 1(_simple)(_trgt(4))(_sens(3))
			)))
			(@ASSIGN#36_2@ (_arch 2 0 36 (_prcs 2(_alias ((clk_out)(clk_track)))(_simple)(_trgt(2))(_sens(5))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . clk_div 6 -1)

)
I 000045 55 6123          1492045235715 pll1
(_unit VERILOG 6.3365.6.764 (pll1 0 8(pll1 0 8))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../pll1.v\ VERILOG (\./../../pll1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 4f49484d4a18485c48495f154d491c4c4e484f491c)
	(_ent
		(_time 1492045235000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \0\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \103\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \12\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \1\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \104\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \13\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll1 4 -1)

)
I 000044 55 11194         1492045235717 top
(_unit VERILOG 6.3365.6.764 (top 0 1(top 0 1))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../top.v\ VERILOG (\./../../top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_code 4f494c4d4f191b58184009141e484b4919484f484b)
	(_ent
		(_time 1492045235000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 21 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 21 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst_n ~wire 0 1 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mclk ~wire 0 2 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws ~wire 0 5 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 6 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int horizontal_out ~[15:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int vertical_out ~[15:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mclk2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd2 ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck2 ~wire 0 10 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws2 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int SDA ~wire 0 12 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 13 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 15 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int beam_forming_valid ~wire 0 16 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trigger ~wire 0 17 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int subMean_left_out ~[15:0]wire~ 0 40 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[5:0]wire~ 0 42 (_array ~wire ((_dto i 5 i 0)))))
		(_sig (_int zcr_count_right ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_count_left ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int zcr_valid_right ~wire 0 43 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_valid_left ~wire 0 43 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fpga_clk ~wire 0 44 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fifo_in1 ~[15:0]wire~ 0 45 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[31:0]wire~ 0 46 (_array ~wire ((_dto i 31 i 0)))))
		(_sig (_int fifo_in2 ~[31:0]wire~ 0 46 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wr_en ~wire 0 47 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wr_en2 ~wire 0 47 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_right_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_left_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[30:0]wire~ 0 52 (_array ~wire ((_dto i 30 i 0)))))
		(_sig (_int ste_left ~[30:0]wire~ 0 52 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst ~wire 0 53 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sys_rst ~wire 0 54 (_arch (_uni)))(_net implicit)(_flags1))
		(_type (_int ~[7:0]wire~ 0 59 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int DATA ~[7:0]wire~ 0 59 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_right_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_left_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_vld ~wire 0 71 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld ~wire 0 72 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int osc_clk ~wire 0 78 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rvl_clk ~wire 0 86 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock ~wire 0 87 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int compute_clk ~wire 0 98 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock2 ~wire 0 99 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_left_vld2 ~wire 0 108 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld2 ~wire 0 109 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_empty ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_full ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int almost_full ~wire 0 125 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_empty ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_full ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int ste_left_valid ~wire 0 151 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int subMean_left_valid ~wire 0 159 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rd_en1 ~wire 0 184 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int led_pattern ~wire 0 185 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int Clock ~wire 0 192 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int CS_L ~wire 0 194 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int RW_L ~wire 0 195 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int INTR_L ~wire 0 196 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A0 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A1 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A2 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \3 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \4 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \5 \ ~wire -1 184 (_int (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#184_0@ (_int 0 0 184 (_prcs 0(_alias ((\5 \)(i_sys_rst)(rd_en1)))(_simple)(_trgt(70))(_sens(37)(57))
			)))
			(@ASSIGN#54_1@ (_arch 1 0 54 (_prcs 1(_simple)(_trgt(37))(_sens(36)(45)(47))
			)))
			(@ASSIGN#55_2@ (_arch 2 0 55 (_prcs 2(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#113_3@ (_arch 3 0 113 (_prcs 3(_simple)(_trgt(33))(_sens(27))
			)))
			(@ASSIGN#114_4@ (_arch 4 0 114 (_prcs 4(_simple)(_trgt(34))(_sens(28))
			)))
			(@ASSIGN#115_5@ (_arch 5 0 115 (_prcs 5(_simple)(_trgt(23))(_sens(27(d_31_16)))
			)))
			(@ASSIGN#116_6@ (_arch 6 0 116 (_prcs 6(_simple)(_trgt(31))(_sens(29))
			)))
			(@ASSIGN#117_7@ (_arch 7 0 117 (_prcs 7(_simple)(_trgt(32))(_sens(30))
			)))
			(@ASSIGN#120_8@ (_arch 8 0 120 (_prcs 8(_simple)(_trgt(25))(_sens(42))
			)))
			(@ASSIGN#121_9@ (_arch 9 0 121 (_prcs 9(_simple)(_trgt(25))(_sens(48)(49))
			)))
			(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 10 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 OSCH_inst.NOM_FREQ (_string \V"16.63"\) (_source 0 76))
	)
	(_scope
	)
	(_inst port1 0 64 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_inst OSCH_inst 0 77 (_ent . OSCH)
		(_port
			((STDBY) (\1 \))
			((OSC) (osc_clk))
			((SEDSTDBY) (_open))
		)
	)
	(_inst my_pll1 0 81 (_ent . pll1)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (fpga_clk))
			((CLKOS) (mclk))
			((CLKOS2) (rvl_clk))
			((LOCK) (lock))
		)
	)
	(_inst div8 0 90 (_ent . clk_div)
		(_port
			((clk) (mclk))
			((reset) (i_sys_rst))
			((clk_out) (o_sck))
		)
	)
	(_inst my_pll2 0 93 (_ent . pll2)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (mclk2))
			((CLKOS) (o_sck2))
			((CLKOS2) (compute_clk))
			((LOCK) (lock2))
		)
	)
	(_inst port2 0 101 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd2))
			((o_sck) (o_sck2))
			((o_ws) (o_ws2))
			((o_left_data) (o_left_data2))
			((o_right_data) (o_right_data2))
			((o_left_vld) (o_left_vld2))
			((o_right_vld) (o_right_vld2))
		)
	)
	(_inst horizontal_port 0 123 (_ent . fifo_horizontal)
		(_port
			((Data) (fifo_in1))
			((WrClock) (o_sck))
			((RdClock) (o_ws))
			((WrEn) (wr_en))
			((RdEn) (\2 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (horizontal_out))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (almost_full))
		)
	)
	(_inst vertical_right 0 129 (_ent . fifo_right)
		(_port
			((Data) (o_right_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_right_vld2))
			((RdEn) (\3 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_right_data2))
			((Empty) (right_empty))
			((Full) (right_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst vertical_left 0 132 (_ent . fifo_left)
		(_port
			((Data) (o_left_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_left_vld2))
			((RdEn) (\4 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_left_data2))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst zcr1 0 138 (_ent . zcr)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((zcr_count) (zcr_count_left))
			((zcr_valid) (zcr_valid_left))
		)
	)
	(_inst ste1 0 146 (_ent . ste)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((ste) (ste_left))
			((ste_valid) (ste_left_valid))
		)
	)
	(_inst subMean1 0 154 (_ent . submean2)
		(_port
			((clk) (o_ws))
			((data_in) (horizontal_out))
			((reset) (i_sys_rst))
			((subMean_out) (subMean_left_out))
			((subMean_valid) (subMean_left_valid))
		)
	)
	(_inst class1 0 163 (_ent . classification)
		(_port
			((zcr_count_left) (zcr_count_left))
			((zcr_valid_left) (zcr_valid_left))
			((ste_left) (ste_left))
			((ste_left_valid) (ste_left_valid))
			((subMean_left_out) (subMean_left_out))
			((subMean_left_valid) (subMean_left_valid))
			((glass) (glass))
			((shout) (shout))
		)
	)
	(_inst beam_forming 0 178 (_ent . beamforming2)
		(_port
			((trigger) (trigger))
			((compute_clk) (compute_clk))
			((clk) (o_ws2))
			((left_data_in) (out_left_data2))
			((right_data_in) (out_right_data2))
			((reset) (\5 \))
			((led_pattern) (led_pattern))
			((beam_forming_valid) (beam_forming_valid))
		)
	)
	(_inst i2c1 0 189 (_ent . I2C_Top)
		(_port
			((SDA) (SDA))
			((SCL) (SCL))
			((Clock) (Clock))
			((Reset_L) (i_sys_rst))
			((CS_L) (CS_L))
			((RW_L) (RW_L))
			((INTR_L) (INTR_L))
			((A0) (A0))
			((A1) (A1))
			((A2) (A2))
			((DATA) (DATA))
		)
	)
	(_model . top 11 -1)

)
I 000058 55 6378          1492045235719 I2S_Controller_tb
(_unit VERILOG 6.3365.6.764 (I2S_Controller_tb 0 5(I2S_Controller_tb 0 5))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../my_tb.v\ VERILOG (\./../../my_tb.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_code 4f4a41481b1b185a194a4d4a09154b484b484d4919491c)
	(_ent
		(_time 1492045235000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 12 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 12 \32\ (_ent -1 (_cnst \32\))))
		(_sig (_int rst_n ~reg 0 43 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck ~wire 0 44 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws ~wire 0 45 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck2 ~wire 0 48 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws2 ~wire 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd2 ~reg 0 50 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 54 (_array ~wire ((_range  15)))))
		(_sig (_int horizontal_out ~[DATA_WIDTH-1:0]wire~ 0 54 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:20]~ 0 57 (_array ~reg ((_to i 0 i 20)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem ~[15:0]reg~[0:20]~ 0 57 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:4005]~ 0 58 (_array ~reg ((_to i 0 i 4005)(_dto i 15 i 0)))))
		(_sig (_int input_right_mem ~[15:0]reg~[0:4005]~ 0 58 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:90]~ 0 60 (_array ~reg ((_to i 0 i 90)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem2 ~[15:0]reg~[0:90]~ 0 60 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int input_right_mem2 ~[15:0]reg~[0:90]~ 0 61 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int i_sys_rst ~wire 0 65 (_arch (_uni)))(_net implicit)(_nonbaction)(_noforceassign))
		(_type (_int ~[31:0]reg~ 0 70 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int input_left_data_array ~[31:0]reg~ 0 70 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array ~[31:0]reg~ 0 71 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_left_data_array2 ~[31:0]reg~ 0 72 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array2 ~[31:0]reg~ 0 73 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 74 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int count ~[6:0]reg~ 0 74 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int count2 ~[6:0]reg~ 0 75 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sd_right_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sd_right_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 81 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int count_left ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_left2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int trigger ~reg 0 83 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_downward 0 DUT i_sys_rst)(_flags1))
		(_subprogram
			(_func \$readmemh\)

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#65_0@ (_arch 0 0 65 (_prcs 0(_simple)(_trgt(12))(_sens(38))
			)))
			(@INITIAL#84_1@ (_arch 1 0 84 (_prcs 1(_trgt(9)(8))
			)))
			(@INITIAL#89_2@ (_arch 2 0 89 (_prcs 2(_trgt(11)(10))
			)))
			(@INITIAL#97_3@ (_arch 3 0 97 (_prcs 3(_trgt(0)(31)(32))
			)))
			(@INITIAL#105_4@ (_arch 4 0 105 (_prcs 4(_trgt(33)(34))
			)))
			(@ALWAYS#111_5@ (_arch 5 0 111 (_prcs 5(_trgt(32)(14)(31)(13))(_read(32)(9)(31)(8))(_sens(2))
				(_need_init)
			)))
			(@ALWAYS#142_6@ (_arch 6 0 142 (_prcs 6(_trgt(34)(16)(33)(15))(_read(34)(11)(33)(10))(_sens(5))
				(_need_init)
			)))
			(@INITIAL#176_7@ (_arch 7 0 176 (_prcs 7(_trgt(35))
			)))
			(@ALWAYS#182,210,237_8@ (_arch 8 0 182 (_prcs 8(_trgt(17)(23)(24))(_read(1)(12)(17)(2)(14)(13))
				(_need_init)
			)))
			(@ALWAYS#195,223,250_9@ (_arch 9 0 195 (_prcs 9(_trgt(18)(27)(28))(_read(4)(12)(18)(5)(16)(15))
				(_need_init)
			)))
			(@ALWAYS#263_10@ (_arch 10 0 263 (_prcs 14(_trgt(26))(_read)(_sens(24)(2)(23))
				(_need_init)
			)))
			(@ALWAYS#265_11@ (_arch 11 0 265 (_prcs 15(_trgt(30))(_read)(_sens(28)(5)(27))
				(_need_init)
			)))
			(@ALWAYS#269_12@ (_arch 12 0 269 (_prcs 16(_trgt(3))(_sens(1)(26))(_dssslclk(1))
				(_need_init)
			)))
			(@ALWAYS#272_13@ (_arch 13 0 272 (_prcs 17(_trgt(6))(_sens(4)(30))(_dssslclk(4))
				(_need_init)
			)))
			(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 18 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 DUT.DATA_WIDTH (_code 16) (_source 0 67))
	)
	(_scope
	)
	(_inst DUT 0 22 (_ent . top)
		(_port
			((rst_n) (rst_n))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((i_sd2) (i_sd2))
			((o_sck2) (o_sck2))
			((o_ws2) (o_ws2))
			((horizontal_out) (horizontal_out))
			((trigger) (trigger))
			((mclk) (_open))
			((vertical_out) (_open))
			((mclk2) (_open))
			((SDA) (_open))
			((SCL) (_open))
			((glass) (_open))
			((shout) (_open))
			((beam_forming_valid) (_open))
		)
	)
	(_inst GSR_INST 0 40 (_ent . GSR)
		(_port
			((GSR) (\1 \))
		)
	)
	(_inst PUR_INST 0 41 (_ent . PUR)
		(_port
			((PUR) (\2 \))
		)
	)
	(_model . I2S_Controller_tb 21 -1)

)
I 000051 55 1809          1492045235721 char_cntrl
(_unit VERILOG 6.3365.6.764 (char_cntrl 0 1(char_cntrl 0 1))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../char_cntrl.v\ VERILOG (\./../../char_cntrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 5f585b5c01080a485e0919050d590a585b585d590c)
	(_ent
		(_time 1492045235000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDLE ~vector~0 0 11 \1'b0\ (_ent -1 (_cnst \1'b0\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE ~vector~1 0 11 \1'b1\ (_ent -1 (_cnst \1'b1\))))
		(_port (_int in ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk ~wire 0 4 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int out ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[8:0]reg~ 0 13 (_array ~reg ((_dto i 8 i 0)))))
		(_sig (_int counter ~[8:0]reg~ 0 13 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int state ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~reg 0 14 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(4)(3))(_read(1)(2)(5)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_COMBO@ (_arch 1 0 33 (_prcs 1(_trgt(6))(_read)(_sens(5)(0)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_SEQ@ (_arch 2 0 52 (_prcs 2(_trgt(5))(_sens(1)(2)(6))(_dssslclk(1))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit FSM_COMBO begin 0 34)
		(_unit FSM_SEQ begin 0 53)
	)
	(_model . char_cntrl 4 -1)

)
I 000053 55 4297          1492045235723 beam_forming
(_unit VERILOG 6.3365.6.764 (beam_forming 0 1(beam_forming 0 1))
	(_version vd0)
	(_time 1492045235214 2017.04.12 20:00:35)
	(_source (\./../../beamforming.v\ VERILOG (\./../../beamforming.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 5f585a5c0c080a490b5b0959490558585d590b5956590a)
	(_ent
		(_time 1492045235000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \30\ (_ent -1 (_cnst \30\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  3)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 6 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size*3]~ 0 20 (_array ~reg ((_range  4)(_dto i 15 i 0)))))
		(_sig (_int left_data_storage ~[15:0]reg~[0:window_size*3]~ 0 20 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int right_data_storage ~[15:0]reg~[0:window_size*3]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 22 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 22 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[6:0]reg~ 0 23 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int full ~reg 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~ 0 25 (_array ~reg ((_dto i 21 i 0)))))
		(_sig (_int min_diff ~[21:0]reg~ 0 25 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~[0:59]~ 0 26 (_array ~reg ((_to i 0 i 59)(_dto i 21 i 0)))))
		(_sig (_int current_diff ~[21:0]reg~[0:59]~ 0 26 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int j ~integer~S 0 27 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int shift_index_counter ~integer~S 0 28 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int final_index ~integer~S 0 29 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int diff_done ~integer~S 0 30 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[7:0]reg~[0:window_size*2]~ 0 32 (_array ~reg ((_range  5)(_dto i 7 i 0)))))
		(_sig (_int phase_diff_LUT ~[7:0]reg~[0:window_size*2]~ 0 32 (_arch (_uni ))) (_reg memory )(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#33_0@ (_arch 0 0 33 (_prcs 0(_trgt(17(0))(17(1))(17(2))(17(3))(17(4))(17(5))(17(6))(17(7))(17(8))(17(9))(17(10))(17(11))(17(12))(17(13))(17(14))(17(15))(17(16))(17(17))(17(18))(17(19))(17(20))(17(21))(17(22))(17(23))(17(24))(17(25))(17(26))(17(27))(17(28))(17(29))(17(30))(17(31))(17(32))(17(33))(17(34))(17(35))(17(36))(17(37))(17(38))(17(39))(17(40))(17(41))(17(42))(17(43))(17(44))(17(45))(17(46))(17(47))(17(48))(17(49))(17(50))(17(51))(17(52))(17(53))(17(54))(17(55))(17(56))(17(57))(17(58))(17(59))(17(60))(9)(11)(14)(12(0))(12(1))(12(2))(12(3))(12(4))(12(5))(12(6))(12(7))(12(8))(12(9))(12(10))(12(11))(12(12))(12(13))(12(14))(12(15))(12(16))(12(17))(12(18))(12(19))(12(20))(12(21))(12(22))(12(23))(12(24))(12(25))(12(26))(12(27))(12(28))(12(29))(12(30))(12(31))(12(32))(12(33))(12(34))(12(35))(12(36))(12(37))(12(38))(12(39))(12(40))(12(41))(12(42))(12(43))(12(44))(12(45))(12(46))(12(47))(12(48))(12(49))(12(50))(12(51))(12(52))(12(53))(12(54))(12(55))(12(56))(12(57))(12(58))(12(59))(16)(13))
			)))
			(@ALWAYS#161,164,197,216,234_1@ (_arch 1 0 161 (_prcs 1(_trgt(4)(9)(5)(10)(11)(16)(8)(6)(7)(14)(13)(12)(15))(_read(0)(3)(17)(15)(8)(9)(2)(1)(10)(16)(14)(13)(6)(7)(12)(11))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_model . beam_forming 10 -1)

)
I 000053 55 1861          1492045401240 Start_Behave
(_unit VHDL (start_generator 0 54(start_behave 0 64))
	(_version vd0)
	(_time 1492045401241 2017.04.12 20:03:21)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code b0bee5e5b4e7e5a7b6e3a4e9b7b6b7b6b5b6e5b6b5)
	(_ent
		(_time 1492043708291)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int Start_Enable -1 0 57(_ent(_in))))
		(_port (_int SCL -2 0 58(_ent(_in))))
		(_port (_int SDA -2 0 59(_ent(_in))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Gen_State 0 0 66(_arch(_uni))))
		(_sig (_int Next_Start_Gen_State 0 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 68(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Gen_State 1 0 68(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_1 2 0 69(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_2 3 0 70(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_3 4 0 71(_arch(_string \"11"\))))
		(_prcs
			(I2C_Start_Gen_States(_arch 0 0 76(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Start_Gen_State_Machine(_arch 1 0 85(_prcs (_simple)(_trgt(7)(5))(_sens(6)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Behave 2 -1)
)
I 000057 55 1625          1492045401246 Start_Det_Behave
(_unit VHDL (start_detect 0 138(start_det_behave 0 147))
	(_version vd0)
	(_time 1492045401247 2017.04.12 20:03:21)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code bfb1eaeaede8eaa8b9bfabe6b8b9bbb9bab8bbb9ba)
	(_ent
		(_time 1492043708311)
	)
	(_object
		(_port (_int MPU_CLK -1 0 139(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 140(_ent(_in)(_event))))
		(_port (_int SCL -2 0 141(_ent(_in)(_event))))
		(_port (_int SDA -2 0 142(_ent(_in)(_event))))
		(_port (_int Start_Det -1 0 143(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 149(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Det_State 0 0 149(_arch(_uni)(_event))))
		(_sig (_int Next_Start_Det_State 0 0 150(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 151(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Det_State 1 0 151(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 152(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Det_State_1 2 0 152(_arch(_string \"01"\))))
		(_prcs
			(I2C_Start_Det_States(_arch 0 0 156(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Start_Det_Reg(_arch 1 0 165(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Start_Det_State_Machine(_arch 2 0 182(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Det_Behave 3 -1)
)
I 000052 55 1867          1492045401252 Stop_Behave
(_unit VHDL (stop_generator 0 213(stop_behave 0 223))
	(_version vd0)
	(_time 1492045401253 2017.04.12 20:03:21)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code bfb1eaeaede8bda8bbeef9e5e9b9bab9eab9bab8bd)
	(_ent
		(_time 1492043708318)
	)
	(_object
		(_port (_int MPU_CLK -1 0 214(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 215(_ent(_in)(_event))))
		(_port (_int Stop_Enable -1 0 216(_ent(_in))))
		(_port (_int SCL -2 0 217(_ent(_in))))
		(_port (_int SDA -2 0 218(_ent(_in))))
		(_port (_int SDA_EN3 -1 0 219(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 225(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Gen_State 0 0 225(_arch(_uni))))
		(_sig (_int Next_Stop_Gen_State 0 0 226(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 227(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Gen_State 1 0 227(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 228(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_1 2 0 228(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 229(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_2 3 0 229(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 230(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_3 4 0 230(_arch(_string \"11"\))))
		(_prcs
			(I2C_Stop_Gen_States(_arch 0 0 234(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Stop_Gen_State_Machine(_arch 1 0 244(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Behave 2 -1)
)
I 000056 55 1614          1492045401258 Stop_Det_Behave
(_unit VHDL (stop_detect 0 297(stop_det_behave 0 306))
	(_version vd0)
	(_time 1492045401259 2017.04.12 20:03:21)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code bfb1eaeaede8bda8bbbdf9e5eab9bab8bbb9bab9bc)
	(_ent
		(_time 1492043708324)
	)
	(_object
		(_port (_int MPU_CLK -1 0 298(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 299(_ent(_in)(_event))))
		(_port (_int SCL -2 0 300(_ent(_in)(_event))))
		(_port (_int SDA -2 0 301(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 302(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 308(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Det_State 0 0 308(_arch(_uni)(_event))))
		(_sig (_int Next_Stop_Det_State 0 0 309(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 310(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Det_State 1 0 310(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 311(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Det_State_1 2 0 311(_arch(_string \"01"\))))
		(_prcs
			(I2C_Stop_Det_States(_arch 0 0 315(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Stop_Det_Reg(_arch 1 0 324(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Stop_Det_State_Machine(_arch 2 0 341(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Det_Behave 3 -1)
)
I 000051 55 1504          1492045401298 Int_Behave
(_unit VHDL (int_ctrl_block 0 52(int_behave 0 66))
	(_version vd0)
	(_time 1492045401299 2017.04.12 20:03:21)
	(_source (\./../../i2c_int_blk.vhd\))
	(_parameters tan)
	(_code eee1b1bdeeb8befbbabcfdb5bbe9ece8bdebb8e8ec)
	(_ent
		(_time 1492043708585)
	)
	(_object
		(_port (_int MPU_CLK -1 0 53(_ent(_in)(_event))))
		(_port (_int RST_L -1 0 54(_ent(_in))))
		(_port (_int abort -1 0 55(_ent(_in))))
		(_port (_int Trans_IE -1 0 56(_ent(_in))))
		(_port (_int Recieve_IE -1 0 57(_ent(_in))))
		(_port (_int I2C_RW -1 0 58(_ent(_in))))
		(_port (_int Trans_Buffer_Empty -1 0 59(_ent(_in))))
		(_port (_int Recieve_Buffer_Full -1 0 60(_ent(_in))))
		(_port (_int Iack -1 0 61(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 62(_ent(_out))))
		(_port (_int INTR_L -1 0 63(_ent(_out))))
		(_sig (_int tbe_en -1 0 67(_arch(_uni)(_event))))
		(_sig (_int rbf_en -1 0 68(_arch(_uni)(_event))))
		(_sig (_int reset -1 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment (_trgt(11))(_sens(3)(5)(6)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(12))(_sens(4)(5)(7)))))
			(line__73(_arch 2 0 73(_assignment (_trgt(13))(_sens(1)(2)))))
			(line__75(_arch 3 0 75(_prcs (_trgt(9)(10))(_sens(11)(12)(13)(0)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Int_Behave 4 -1)
)
I 000052 55 2036          1492045401331 Arch_Behave
(_unit VHDL (arbitrator 0 54(arch_behave 0 67))
	(_version vd0)
	(_time 1492045401332 2017.04.12 20:03:21)
	(_source (\./../../i2c_arb_blk.vhd\))
	(_parameters tan)
	(_code 0d5a0c0a5b5a5b1b010b19565e0b0c0a090b5b0a0f)
	(_ent
		(_time 1492043708858)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int SCL -2 0 57(_ent(_in))))
		(_port (_int SDA -2 0 58(_ent(_in)(_event))))
		(_port (_int SDA_EN1 -1 0 59(_ent(_in)(_event))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_in)(_event))))
		(_port (_int SDA_EN3 -1 0 61(_ent(_in)(_event))))
		(_port (_int WCS_Ack -1 0 62(_ent(_in)(_event))))
		(_port (_int RCS_Ack -1 0 63(_ent(_in))))
		(_port (_int Lost_ARB -1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_State 0 0 68(_arch(_uni)(_event))))
		(_sig (_int Next_State 0 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle 1 0 70(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_1 2 0 71(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 72(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_2 3 0 72(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 73(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_3 4 0 73(_arch(_string \"11"\))))
		(_prcs
			(I2C_Arb_States(_arch 0 0 78(_prcs (_trgt(10))(_sens(0)(1)(11))(_dssslsensitivity 2))))
			(I2C_Arb_Register(_arch 1 0 87(_prcs (_trgt(9))(_sens(0)(1)(3)(4)(5)(6)(7)(10)(8))(_dssslsensitivity 8))))
			(I2C_Arb_Logic(_arch 2 0 107(_prcs (_simple)(_trgt(11))(_sens(2)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Arch_Behave 3 -1)
)
I 000053 55 3058          1492045401375 Count_Behave
(_unit VHDL (counter_block 0 57(count_behave 0 71))
	(_version vd0)
	(_time 1492045401376 2017.04.12 20:03:21)
	(_source (\./../../i2c_cnt_blk.vhd\))
	(_parameters tan)
	(_code 3c6b3f39396a6d2a386a2866683b3e396a3a3e3a6f)
	(_ent
		(_time 1492043709145)
	)
	(_object
		(_port (_int MPU_CLK -1 0 58(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 59(_ent(_in))))
		(_port (_int SCL -2 0 60(_ent(_in)(_event))))
		(_port (_int Abort -1 0 61(_ent(_in))))
		(_port (_int Byte_Cnt_EN -1 0 62(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_EN -1 0 63(_ent(_in)(_event))))
		(_port (_int go -1 0 64(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 65(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Byte_Count_Reg 0 0 65(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 66(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 1 0 66(_ent(_out))))
		(_port (_int Bit_Cnt_Flag -1 0 67(_ent(_out))))
		(_port (_int Byte_Cnt_Flag -1 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Bit_Counter 2 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Byte_Counter 3 0 73(_arch(_uni)(_event))))
		(_sig (_int Current_Bit_State -1 0 74(_arch(_uni)(_event))))
		(_sig (_int Next_Bit_State -1 0 75(_arch(_uni))))
		(_cnst (_int Idle_Bit_State -1 0 76(_arch((i 2)))))
		(_cnst (_int Count_Bit_State -1 0 77(_arch((i 3)))))
		(_sig (_int Current_Byte_State -1 0 78(_arch(_uni)(_event))))
		(_sig (_int Next_Byte_State -1 0 79(_arch(_uni))))
		(_cnst (_int Idle_Byte_State -1 0 80(_arch((i 2)))))
		(_cnst (_int Count_Byte_State -1 0 81(_arch((i 3)))))
		(_sig (_int reset -1 0 82(_arch(_uni)(_event))))
		(_sig (_int Byte_Cmpr -1 0 84(_arch(_uni)(_event))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment (_alias((Bit_Count)(Bit_Counter)))(_trgt(8))(_sens(11)))))
			(line__89(_arch 1 0 89(_assignment (_trgt(17))(_sens(1)(3)(6)))))
			(Bit_Count_States(_arch 2 0 91(_prcs (_trgt(13))(_sens(0)(17)(14))(_dssslsensitivity 2))))
			(Bit_Countp(_arch 3 0 100(_prcs (_trgt(9)(11))(_sens(0)(2)(5)(13)(17)(11))(_dssslsensitivity 5))))
			(Bit_Count_State_Machine(_arch 4 0 121(_prcs (_simple)(_trgt(14))(_sens(2)(5)(13)))))
			(Byte_Count_States(_arch 5 0 148(_prcs (_trgt(15))(_sens(0)(17)(16))(_dssslsensitivity 2))))
			(Byte_Countp(_arch 6 0 157(_prcs (_trgt(10)(12))(_sens(0)(2)(4)(15)(17)(18)(12))(_dssslsensitivity 6))))
			(Byte_Comparitor(_arch 7 0 182(_prcs (_trgt(18))(_sens(0)(7)(12)(17)))))
			(Byte_Count_State_Machine(_arch 8 0 195(_prcs (_simple)(_trgt(16))(_sens(2)(4)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197379)
		(33686018 33686018)
	)
	(_model . Count_Behave 9 -1)
)
I 000055 55 1460          1492045401416 Clk_Gen_Behave
(_unit VHDL (i2c_clock_generator 0 54(clk_gen_behave 0 67))
	(_version vd0)
	(_time 1492045401417 2017.04.12 20:03:21)
	(_source (\./../../i2c_clk_blk.vhd\))
	(_parameters tan)
	(_code 6b3c626e3b3c3c7e3e6a7831696d3d6d686d396e3d)
	(_ent
		(_time 1492043709415)
	)
	(_object
		(_gen (_int cnt_f_hi -1 0 55 \105\ (_ent((i 105)))))
		(_gen (_int cnt_s_hi -1 0 56 \417\ (_ent((i 417)))))
		(_gen (_int cnt_f_lo -1 0 57 \209\ (_ent gms((i 209)))))
		(_gen (_int cnt_s_lo -1 0 58 \834\ (_ent gms((i 834)))))
		(_port (_int MPU_CLK -2 0 59(_ent(_in)(_event))))
		(_port (_int Rst_L -2 0 60(_ent(_in))))
		(_port (_int Mode -2 0 61(_ent(_in)(_event))))
		(_port (_int Abort -2 0 62(_ent(_in))))
		(_port (_int SCL_CK -2 0 63(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~834~13 0 68(_scalar (_to i 0 i 834))))
		(_sig (_int count 0 0 68(_arch(_uni))))
		(_sig (_int reset -2 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(6))(_sens(1)(3)))))
			(counter(_arch 1 0 74(_prcs (_trgt(5))(_sens(0)(2)(6)(5))(_dssslsensitivity 3))))
			(std_fast(_arch 2 0 89(_prcs (_simple)(_trgt(4))(_sens(0)(2)(5)(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . Clk_Gen_Behave 3 -1)
)
I 000053 55 1056          1492045401444 Synch_Behave
(_unit VHDL (synch_block 0 62(synch_behave 0 71))
	(_version vd0)
	(_time 1492045401445 2017.04.12 20:03:21)
	(_source (\./../../i2c_sync_blk.vhd\))
	(_parameters tan)
	(_code 7b2d787b202c7a6d7a7963227c7d797d287d2d7d78)
	(_ent
		(_time 1492043709587)
	)
	(_object
		(_port (_int MPU_CLK -1 0 63(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 64(_ent(_in)(_event))))
		(_port (_int SCL -2 0 65(_ent(_in)(_event))))
		(_port (_int SDA -2 0 66(_ent(_in)(_event))))
		(_port (_int SCL_synch -2 0 67(_ent(_out))))
		(_port (_int SDA_synch -2 0 68(_ent(_out))))
		(_sig (_int t1 -2 0 72(_arch(_uni))))
		(_sig (_int t2 -2 0 73(_arch(_uni))))
		(_prcs
			(Sync(_arch 0 0 79(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Synch_Behave 1 -1)
)
I 000056 55 8790          1492045401491 I2C_Main_Behave
(_unit VHDL (i2c_main 0 56(i2c_main_behave 0 90))
	(_version vd0)
	(_time 1492045401492 2017.04.12 20:03:21)
	(_source (\./../../i2c_main_blk.vhd\))
	(_parameters tan)
	(_code b9eeb0e8b2eeeeacefbdefbfa8e3e1bfecbfb0babbbfba)
	(_ent
		(_time 1492043709789)
	)
	(_object
		(_port (_int MPU_CLK -1 0 57(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 58(_ent(_in))))
		(_port (_int SCL -2 0 59(_ent(_in)(_event))))
		(_port (_int SDA -2 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 61(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 0 0 61(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_Flag -1 0 62(_ent(_in)(_event))))
		(_port (_int Byte_Cnt_Flag -1 0 63(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 64(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Trans_Buffer 1 0 64(_ent(_in))))
		(_port (_int Low_Address_Reg 1 0 65(_ent(_in))))
		(_port (_int Lost_Arb -1 0 66(_ent(_in))))
		(_port (_int Start_Det -1 0 67(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 68(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 69(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Command_Reg 2 0 69(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 72(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Status_Reg 3 0 72(_ent(_out))))
		(_port (_int Read_Buffer 1 0 76(_ent(_out))))
		(_port (_int Bit_Cnt_EN -1 0 77(_ent(_out))))
		(_port (_int Byte_Cnt_EN -1 0 78(_ent(_out))))
		(_port (_int Start_EN -1 0 79(_ent(_out))))
		(_port (_int Stop_EN -1 0 80(_ent(_out))))
		(_port (_int SDA_EN1 -1 0 81(_ent(_out))))
		(_port (_int TBE_Set -1 0 82(_ent(_out))))
		(_port (_int RBF_Set -1 0 83(_ent(_out))))
		(_port (_int Go_Clear -1 0 84(_ent(_out))))
		(_port (_int WCS_Ack -1 0 85(_ent(_out))))
		(_port (_int RCS_Ack -1 0 86(_ent(_out))))
		(_sig (_int go -1 0 91(_arch(_uni)(_event))))
		(_sig (_int abort -1 0 92(_arch(_uni))))
		(_sig (_int I2C_Bus_Busy -1 0 93(_arch(_uni))))
		(_sig (_int Error -1 0 94(_arch(_uni))))
		(_sig (_int Abort_Ack -1 0 95(_arch(_uni))))
		(_sig (_int Done -1 0 96(_arch(_uni))))
		(_sig (_int Reset -1 0 97(_arch(_uni)(_event))))
		(_sig (_int I2C_RW_Bit -1 0 99(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 100(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Read_SR 4 0 100(_arch(_uni))))
		(_sig (_int Trans_Buffer_SR 4 0 101(_arch(_uni))))
		(_sig (_int Value -1 0 103(_arch(_uni)(_event))))
		(_sig (_int det_low -1 0 105(_arch(_uni)(_event))))
		(_sig (_int det_high -1 0 106(_arch(_uni)(_event))))
		(_sig (_int MCS_Write_Flag -1 0 107(_arch(_uni))))
		(_sig (_int MCS_Read_Flag -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 109(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int load 5 0 109(_arch(_uni)(_event))))
		(_sig (_int shift -1 0 110(_arch(_uni)(_event))))
		(_sig (_int bit_cnt2 -1 0 111(_arch(_uni)(_event))))
		(_sig (_int b0 -1 0 114(_arch(_uni))))
		(_sig (_int b1 -1 0 115(_arch(_uni))))
		(_sig (_int s -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 120(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int MCS 6 0 120(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 121(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Idle_State 7 0 121(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 122(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Start_EN_State 8 0 122(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 123(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_Slv_Addr_State 9 0 123(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 124(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Write_State 10 0 124(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 125(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Read_State 11 0 125(_arch(_string \"10000"\))))
		(_sig (_int WCS 6 0 129(_arch(_uni)(_event))))
		(_sig (_int Next_WCS 6 0 130(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 131(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_State 12 0 131(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 132(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Write_State 13 0 132(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 133(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Ack_Write_State 14 0 133(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 134(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Ack_Write_State 15 0 134(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 135(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Error_Write_State 16 0 135(_arch(_string \"10000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 139(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int RCS 17 0 139(_arch(_uni)(_event))))
		(_sig (_int Next_RCS 17 0 140(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 141(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Read_State 18 0 141(_arch(_string \"000001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 142(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Read_State 19 0 142(_arch(_string \"000010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 143(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State 20 0 143(_arch(_string \"000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1328 0 144(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State2 21 0 144(_arch(_string \"001000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 145(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Ack_Read_State 22 0 145(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 146(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Error_Read_State 23 0 146(_arch(_string \"100000"\))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_alias((go)(Command_Reg(1))))(_simpleassign BUF)(_trgt(25))(_sens(12(1))))))
			(line__150(_arch 1 0 150(_assignment (_alias((abort)(Command_Reg(0))))(_simpleassign BUF)(_trgt(26))(_sens(12(0))))))
			(line__151(_arch 2 0 151(_assignment (_alias((I2C_RW_Bit)(Low_Address_Reg(0))))(_simpleassign BUF)(_trgt(32))(_sens(8(0))))))
			(line__153(_arch 3 0 153(_assignment (_alias((WCS_Ack)(WCS(3))))(_simpleassign BUF)(_trgt(23))(_sens(47(3))))))
			(line__154(_arch 4 0 154(_assignment (_alias((RCS_Ack)(RCS(4))))(_simpleassign BUF)(_trgt(24))(_sens(49(4))))))
			(line__156(_arch 5 0 156(_assignment (_alias((Status_Reg)(I2C_Bus_Busy)(Error)(Abort_Ack)(Done)))(_trgt(13))(_sens(27)(28)(29)(30)))))
			(line__158(_arch 6 0 158(_assignment (_trgt(31))(_sens(1)(26)))))
			(line__160(_arch 7 0 160(_assignment (_trgt(39))(_sens(32)(46(4))))))
			(line__162(_arch 8 0 162(_assignment (_trgt(38))(_sens(32)(46(3))(46(2))))))
			(output_proc(_arch 9 0 164(_prcs (_trgt(14)(15)(16)(17)(18)(20)(21)(22)(27)(28)(29)(30)(42)(43)(44)(45))(_sens(0)(10)(11)(31)(32)(36)(42)(46)(47)(4)(5)(6)(26)(27)(33)(38)(39)(43)(44)(45)(49(2))(49(0))(49(4))(49(5)))(_dssslsensitivity 9))))
			(I2C_Det(_arch 10 0 281(_prcs (_trgt(36)(37))(_sens(0)(2)(31)))))
			(I2C_Load_SR_Process(_arch 11 0 303(_prcs (_trgt(34(d_7_0))(34)(35))(_sens(0)(31)(40)(41)(7(7))(7(d_6_0))(8(7))(8(d_6_0))(34(7))(34(d_6_0))(34(d_7_0))(35))(_dssslsensitivity 4))))
			(I2C_drive_sda_Process(_arch 12 0 334(_prcs (_trgt(19))(_sens(0)(5)(31)(35)(46(0))(46(1))(47(2))(47(3))(47(4))(36)(49(4)))(_dssslsensitivity 9))))
			(I2C_Write_Process(_arch 13 0 357(_prcs (_simple)(_trgt(40)(41))(_sens(0)(4)(31)(36)(46(3))(46(2))(47(0)))(_read(40)))))
			(I2C_Read_Process(_arch 14 0 384(_prcs (_trgt(33))(_sens(0)(3)(4)(31)(37)(49)(33)(46(4)))(_dssslsensitivity 6))))
			(I2C_WSM(_arch 15 0 410(_prcs (_trgt(47))(_sens(0)(31)(48)))))
			(I2C_WSM_Process(_arch 16 0 419(_prcs (_simple)(_trgt(48))(_sens(3)(5)(9)(36)(37)(38)(47)))))
			(I2C_RSM(_arch 17 0 469(_prcs (_trgt(49))(_sens(0)(31)(50)))))
			(I2C_RSM_Process(_arch 18 0 478(_prcs (_simple)(_trgt(50))(_sens(3)(5)(9)(36)(37)(39)(49)))))
			(I2C_MSM_Process(_arch 19 0 539(_prcs (_trgt(46))(_sens(0)(2)(6)(10)(25)(31)(32)(46)(27)(47(3)))(_dssslsensitivity 8))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_part (46(0))(46(1))(47(2))(47(3))(47(4))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018)
		(197122)
		(770)
		(515)
		(771)
		(131586)
		(33686018 131586)
	)
	(_model . I2C_Main_Behave 20 -1)
)
I 000058 55 5338          1492045401542 MPU_to_I2C_Behave
(_unit VHDL (mpu_to_i2c 0 55(mpu_to_i2c_behave 0 83))
	(_version vd0)
	(_time 1492045401543 2017.04.12 20:03:21)
	(_source (\./../../i2c_mpu_blk.vhd\))
	(_parameters tan)
	(_code e8bfbcbae0beb9fdedebfcb2efedbeeee1ebeaeeeb)
	(_ent
		(_time 1492043709997)
	)
	(_object
		(_port (_int MPU_CLK -1 0 56(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 57(_ent(_in)(_event))))
		(_port (_int CS_L -1 0 58(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 59(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Addr_Bits 0 0 59(_ent(_in)(_event))))
		(_port (_int RW_L -1 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 61(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Read_Buffer 1 0 61(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 62(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Status_Reg 2 0 62(_ent(_in))))
		(_port (_int TBE_Set -1 0 66(_ent(_in)(_event))))
		(_port (_int RBF_Set -1 0 67(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 68(_ent(_in)(_event))))
		(_port (_int Go_Clear -1 0 69(_ent(_in)(_event))))
		(_port (_int Low_Address_Reg 1 0 70(_ent(_out))))
		(_port (_int Upper_Address_Reg 0 0 71(_ent(_out))))
		(_port (_int Byte_Count_Reg 1 0 72(_ent(_out))))
		(_port (_int Command_Reg 1 0 73(_ent(_out))))
		(_port (_int Trans_Buffer 1 0 76(_ent(_out))))
		(_port (_int Trans_Buffer_Empty -1 0 77(_ent(_out))))
		(_port (_int Read_Buffer_Full -1 0 78(_ent(_out))))
		(_port (_int Iack -1 0 79(_ent(_out))))
		(_port (_int DATA 1 0 80(_ent(_inout)(_event))))
		(_sig (_int tbe -1 0 84(_arch(_uni))))
		(_sig (_int rbf -1 0 85(_arch(_uni))))
		(_sig (_int write_pulse -1 0 87(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ns 3 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int transb 4 0 90(_arch(_uni))))
		(_sig (_int laddr 4 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 92(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int upaddr 5 0 92(_arch(_uni))))
		(_sig (_int bcnt 4 0 93(_arch(_uni))))
		(_sig (_int cmd 4 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 96(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int write 6 0 96(_arch(_string \"000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 97(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int low_addr 7 0 97(_arch(_string \"001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 98(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int up_addr 8 0 98(_arch(_string \"010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 99(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int command 9 0 99(_arch(_string \"100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 100(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int byte_cnt 10 0 100(_arch(_string \"101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 101(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int iack_st 11 0 101(_arch(_string \"110"\))))
		(_sig (_int temp_data 4 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1315 0 171(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int idle 12 0 171(_prcs 10(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1317 0 172(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int one 13 0 172(_prcs 10(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1319 0 173(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int two 14 0 173(_prcs 10(_string \"10"\))))
		(_prcs
			(line__108(_arch 0 0 108(_assignment (_alias((Trans_Buffer_Empty)(tbe)))(_simpleassign BUF)(_trgt(16))(_sens(20)))))
			(line__109(_arch 1 0 109(_assignment (_alias((Read_Buffer_Full)(rbf)))(_simpleassign BUF)(_trgt(17))(_sens(21)))))
			(line__110(_arch 2 0 110(_assignment (_trgt(19))(_sens(2)(4)(29)))))
			(line__111(_arch 3 0 111(_assignment (_alias((Trans_Buffer)(transb)))(_trgt(15))(_sens(24)))))
			(line__112(_arch 4 0 112(_assignment (_alias((Low_Address_Reg)(laddr)))(_trgt(11))(_sens(25)))))
			(line__113(_arch 5 0 113(_assignment (_alias((Upper_Address_Reg)(upaddr)))(_trgt(12))(_sens(26)))))
			(line__114(_arch 6 0 114(_assignment (_alias((Command_Reg)(cmd)))(_trgt(14))(_sens(28)))))
			(line__115(_arch 7 0 115(_assignment (_alias((Byte_Count_Reg)(bcnt)))(_trgt(13))(_sens(27)))))
			(tdata(_arch 8 0 117(_prcs (_simple)(_trgt(29))(_sens(3(2))(5)(6)(20)(21)))))
			(MPU(_arch 9 0 127(_prcs (_trgt(24)(25)(26)(27)(28(7))(28))(_sens(0)(1)(3)(10)(19)(22)(24)(25)(26)(27)(28))(_dssslsensitivity 6))))
			(pulse_write(_arch 10 0 169(_prcs (_trgt(22)(23))(_sens(0)(1)(2)(4)(23))(_dssslsensitivity 4))))
			(iack_set(_arch 11 0 208(_prcs (_trgt(18))(_sens(0)(1)(9)(2)(3)(4))(_dssslsensitivity 3))))
			(trans_buf_empty(_arch 12 0 221(_prcs (_trgt(20))(_sens(0)(1)(7)(2)(3)(4))(_dssslsensitivity 3))))
			(read_buf_full(_arch 13 0 234(_prcs (_trgt(21))(_sens(0)(1)(8)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036)
		(2)
		(131586)
		(33686018 33686018)
		(131843)
	)
	(_model . MPU_to_I2C_Behave 14 -1)
)
I 000062 55 344           1492045403020 $root 0000000000557 3
™U    ™U  @  -  ¨Áæì®˝eiàù}m˚Èê<BÃâ€,l˚™˚ˆ-n¸ÃX˙L!Èáf4ÚVWäÊK÷%–a‹†`ƒÁu‰eîkÅZ4¥ÄﬁÈV0‡™•¯èx–q†ïôekt`ME∞¨!\ÂoÕ<ìX‘ÕnHZ~¡U¥b∑—…æhâ	~>˝•:Ø“π˜y„\¶ËlÕ-∞˛Ñ E÷Nw~Gàe∏Gf«…z&≥ƒ$»W∫3”ã·”„D∞–*r‹#W˝òNO°)îi%œa⁄‹ÆÚ˚R0ﬁüi]@iuÑÑ≤c|/ï+¥åÕ(‹†ŸÂﬂ“€ãU@N*kÀÖ±¯¨>.r( Xkƒ∞ß"9˚æò0á-¢ã/PÏÎEuö˘Òá4í ˛Û‹™ò=ÀRΩê“}#»w§k¢Eˆ<àÊq;Á2√YX\U™U™I 000048 55 10339         1492045403022 I2C_Top
(_unit VERILOG 6.3365.6.764 (I2C_Top 0 55(I2C_Top 0 55))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../i2c_top.v\ VERILOG (\./../../i2c_top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_code 4d18414a1b181a581b49481f0b161c49444e4f494e481b)
	(_ent
		(_time 1492045402000)
	)
	(_parameters        accs         )
	(_object
		(_port (_int SDA ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int Clock ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset_L ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CS_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RW_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int INTR_L ~wire 0 58 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int A0 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A1 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A2 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 60 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int DATA ~[7:0]wire~ 0 60 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int Start_Enable ~wire 0 78 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Enable ~wire 0 79 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Start_Det_Bit ~wire 0 80 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Det_Bit ~wire 0 81 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1 ~wire 0 83 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_2 ~wire 0 84 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_3 ~wire 0 85 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1_out ~wire 0 87 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_2_out ~wire 0 88 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_3_out ~wire 0 89 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SCL_CK ~wire 0 91 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL_synch ~wire 0 93 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_synch ~wire 0 94 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[2:0]wire~ 0 95 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int Bit_Count ~[2:0]wire~ 0 95 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Enable ~wire 0 96 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Enable ~wire 0 97 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Flag ~wire 0 98 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Flag ~wire 0 99 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buf_Empty_Set ~wire 0 100 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buf_Full_Set ~wire 0 101 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Iack_Clear ~wire 0 102 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Go_Clear ~wire 0 103 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer_Empty ~wire 0 104 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer_Full ~wire 0 105 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int abits ~[2:0]wire~ 0 106 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA1 ~wire 0 108 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL1 ~wire 0 109 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wcsack ~wire 0 110 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rcsack ~wire 0 111 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Command_Reg ~[7:0]wire~ 0 113 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Status_Reg ~[7:0]wire~ 0 116 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer ~[7:0]wire~ 0 121 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer ~[7:0]wire~ 0 122 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Low_Address_Reg ~[7:0]wire~ 0 123 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Reg ~[7:0]wire~ 0 125 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_GO ~wire 0 128 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort ~wire 0 129 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Iack ~wire 0 130 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Mode ~wire 0 131 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Addr_Size ~wire 0 132 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int I2C_Recieve_IE ~wire 0 133 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Trans_IE ~wire 0 134 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Bus_Busy ~wire 0 137 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort_Ack ~wire 0 138 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Error ~wire 0 139 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Lost_Arb ~wire 0 140 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Done ~wire 0 141 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_RW_Bit ~wire 0 144 (_arch (_uni)))(_net)(_flags1))
		(_sig (_virtual \3 \ 0 223 (_uni ((41(d_7_5))(41(3))))))
		(_sig (_virtual \2 \ 0 220 (_uni ((46)(47)))))
		(_sig (_virtual \1 \ 0 187 (_uni ((53)(55)(54)(56)(57)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#151_0@ (_arch 0 0 151 (_prcs 0(_simple)(_trgt(46))(_sens(40(7)))
			)))
			(@ASSIGN#152_1@ (_arch 1 0 152 (_prcs 1(_simple)(_trgt(47))(_sens(40(6)))
			)))
			(@ASSIGN#153_2@ (_arch 2 0 153 (_prcs 2(_simple)(_trgt(49))(_sens(40(4)))
			)))
			(@ASSIGN#154_3@ (_arch 3 0 154 (_prcs 3(_simple)(_trgt(50))(_sens(40(2)))
			)))
			(@ASSIGN#155_4@ (_arch 4 0 155 (_prcs 4(_simple)(_trgt(52))(_sens(40(1)))
			)))
			(@ASSIGN#156_5@ (_arch 5 0 156 (_prcs 5(_simple)(_trgt(51))(_sens(40(0)))
			)))
			(@ASSIGN#157_6@ (_arch 6 0 157 (_prcs 6(_simple)(_trgt(58))(_sens(44(0)))
			)))
			(@ASSIGN#160_7@ (_arch 7 0 160 (_prcs 7(_simple)(_trgt(53))(_sens(41(7)))
			)))
			(@ASSIGN#161_8@ (_arch 8 0 161 (_prcs 8(_simple)(_trgt(54))(_sens(41(6)))
			)))
			(@ASSIGN#162_9@ (_arch 9 0 162 (_prcs 9(_simple)(_trgt(55))(_sens(41(5)))
			)))
			(@ASSIGN#163_10@ (_arch 10 0 163 (_prcs 10(_simple)(_trgt(56))(_sens(41(4)))
			)))
			(@ASSIGN#164_11@ (_arch 11 0 164 (_prcs 11(_simple)(_trgt(57))(_sens(41(3)))
			)))
			(@ASSIGN#167_12@ (_arch 12 0 167 (_prcs 12(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#168_13@ (_arch 13 0 168 (_prcs 13(_simple)(_trgt(37))(_sens(1))
			)))
			(@ASSIGN#174_14@ (_arch 14 0 174 (_prcs 14(_simple)(_trgt(1))(_sens(21))
			)))
			(@ASSIGN#176_15@ (_arch 15 0 176 (_prcs 15(_simple)(_trgt(0))(_sens(15)(16)(17))
			)))
			(@ASSIGN#178_16@ (_arch 16 0 178 (_prcs 16(_simple)(_trgt(35))(_sens(9)(8)(7))
			)))
		)
	)
	
	
	(_scope
	)
	(_inst MPU_to_I2C_1 0 180 (_ent . MPU_to_I2C)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((CS_L) (CS_L))
			((Addr_Bits) (abits))
			((RW_L) (RW_L))
			((Read_Buffer) (Read_Buffer))
			((Status_Reg) (\1 \))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Iack_Clear) (Iack_Clear))
			((Go_Clear) (Go_Clear))
			((Low_Address_Reg) (Low_Address_Reg))
			((Upper_Address_Reg) (_open))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Command_Reg) (Command_Reg))
			((Trans_Buffer) (Trans_Buffer))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Read_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((DATA) (DATA))
		)
	)
	(_inst I2C_Main_1 0 207 (_ent . I2C_Main)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
			((Trans_Buffer) (Trans_Buffer))
			((Low_Address_Reg) (Low_Address_Reg))
			((Lost_Arb) (I2C_Lost_Arb))
			((Start_Det) (Start_Det_Bit))
			((Stop_Det) (Stop_Det_Bit))
			((Command_Reg) (\2 \))
			((Status_Reg) (\3 \))
			((Read_Buffer) (Read_Buffer))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Start_EN) (Start_Enable))
			((Stop_EN) (Stop_Enable))
			((SDA_EN1) (SDA_EN_1))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Go_Clear) (Go_Clear))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
		)
	)
	(_inst Synch_1 0 240 (_ent . Synch_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL1))
			((SDA) (SDA1))
			((SCL_synch) (SCL_synch))
			((SDA_synch) (SDA_synch))
		)
	)
	(_inst I2C_Clock_Gen_1 0 250 (_ent . I2C_Clock_Generator)
		(_gen
			((_cnst \7\))
			((_cnst \162\))
			((_cnst \14\))
			((_cnst \325\))
		)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Mode) (I2C_Mode))
			((Abort) (I2C_Abort))
			((SCL_CK) (SCL_CK))
		)
		(_delay (7.000000)(162.000000))
	)
	(_inst Counter_Blk_1 0 263 (_ent . Counter_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((Abort) (Command_Reg(6)))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Go) (I2C_GO))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
		)
	)
	(_inst Arb_1 0 277 (_ent . Arbitrator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN1) (SDA_EN_1))
			((SDA_EN2) (SDA_EN_2))
			((SDA_EN3) (SDA_EN_3))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
			((Lost_ARB) (Status_Reg(4)))
		)
	)
	(_inst Int_Ctrl_1 0 290 (_ent . Int_Ctrl_Block)
		(_port
			((MPU_CLK) (Clock))
			((RST_L) (Reset_L))
			((abort) (I2C_Abort))
			((Trans_IE) (I2C_Trans_IE))
			((Recieve_IE) (I2C_Recieve_IE))
			((I2C_RW) (I2C_RW_Bit))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Recieve_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((Iack_Clear) (Iack_Clear))
			((INTR_L) (INTR_L))
		)
	)
	(_inst Start_Gen_1 0 304 (_ent . Start_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Start_Enable) (Start_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN2) (SDA_EN_2))
		)
	)
	(_inst Start_Det_1 0 313 (_ent . Start_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Start_Det) (Start_Det_Bit))
		)
	)
	(_inst Stop_Gen_1 0 321 (_ent . Stop_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Stop_Enable) (Stop_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN3) (SDA_EN_3))
		)
	)
	(_inst Stop_Det_1 0 330 (_ent . Stop_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Stop_Det) (Stop_Det_Bit))
		)
	)
	(_model . I2C_Top 18 -1)

)
I 000053 55 4223          1492045403024 beamforming2
(_unit VERILOG 6.3365.6.764 (beamforming2 0 1(beamforming2 0 1))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../beamforming2.v\ VERILOG (\./../../beamforming2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 4d1a4a4f1c1a185b111e5b174a4a4f4b194b444b18)
	(_ent
		(_time 1492045402000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 13 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 13 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 14 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 14 \30\ (_ent -1 (_cnst \30\))))
		(_type (_int ~vector~2 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int idle ~vector~2 0 15 \3'd000\ (_ent -1 (_cnst \3'd0\))))
		(_type (_int ~vector~3 0 16 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int fill ~vector~3 0 16 \3'd1\ (_ent -1 (_cnst \3'd1\))))
		(_type (_int ~vector~4 0 17 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_diff ~vector~4 0 17 \3'd2\ (_ent -1 (_cnst \3'd2\))))
		(_type (_int ~vector~5 0 18 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_add ~vector~5 0 18 \3'd3\ (_ent -1 (_cnst \3'd3\))))
		(_type (_int ~vector~6 0 19 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int done ~vector~6 0 19 \3'd4\ (_ent -1 (_cnst \3'd4\))))
		(_port (_int compute_clk ~wire 0 2 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  4)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trigger ~wire 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 7 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 8 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 8 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 9 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[1:0]reg~ 0 31 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int state ~[1:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~[1:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 32 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int index ~[5:0]reg~ 0 32 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:89]~ 0 34 (_array ~reg ((_to i 0 i 89)(_dto i 15 i 0)))))
		(_sig (_int right_data_storage ~[15:0]reg~[0:89]~ 0 34 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int left_data_storage ~[15:0]reg~[0:89]~ 0 35 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[30:0]reg~[0:29]~ 0 36 (_array ~reg ((_to i 0 i 29)(_dto i 30 i 0)))))
		(_sig (_int difference ~[30:0]reg~[0:29]~ 0 36 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[50:0]reg~ 0 37 (_array ~reg ((_dto i 50 i 0)))))
		(_sig (_int sum ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sum_temp ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 39 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int inner_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int inner_loop2 ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int outer_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int i ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int j ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#42_0@ (_arch 0 0 42 (_prcs 0(_trgt(9))(_read)(_sens(8)(7)(4))
				(_need_init)
			)))
			(@ALWAYS#67_1@ (_arch 1 0 67 (_prcs 1(_trgt(8))(_read(1)(5)(9))
				(_need_init)
			)))
			(@ALWAYS#77,105_2@ (_arch 2 0 77 (_prcs 2(_trgt(6)(19)(12)(11)(12(0))(11(0))(7)(10)(16)(18)(13)(14)(15)(17))(_read(1)(5)(8)(19)(2)(3)(12)(11)(16)(18)(17)(13)(15)(14))
				(_need_init)
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 4 (_virtual))))
		)
	)
	
	
	(_model . beamforming2 5 -1)

)
I 000055 55 2047          1492045403026 classification
(_unit VERILOG 6.3365.6.764 (classification 0 1(classification 0 1))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../clasification.v\ VERILOG (\./../../clasification.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code 5d0a5b5e5a0a084a5f0b4e07055b5b5b545b5e5b5c)
	(_ent
		(_time 1492045402000)
	)
	(_parameters        accs         )
	(_object
		(_type (_int ~[5:0]wire~ 0 3 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int zcr_count_left ~[5:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int zcr_valid_left ~wire 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[30:0]wire~ 0 6 (_array ~wire ((_dto i 30 i 0)))))
		(_port (_int ste_left ~[30:0]wire~ 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ste_left_valid ~wire 0 7 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 9 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int subMean_left_out ~[15:0]wire~ 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int subMean_left_valid ~wire 0 10 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 12 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 13 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int zcr_active ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ste_active ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int submean_active ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#20_0@ (_arch 0 0 20 (_prcs 0(_simple)(_trgt(8))(_sens(0)(1))
			)))
			(@ASSIGN#21_1@ (_arch 1 0 21 (_prcs 1(_simple)(_trgt(9))(_sens(2)(3))
			)))
			(@ASSIGN#22_2@ (_arch 2 0 22 (_prcs 2(_simple)(_trgt(10))(_sens(4)(5))
			)))
			(@ASSIGN#23_3@ (_arch 3 0 23 (_prcs 3(_alias ((glass)(zcr_active)(ste_active)(submean_active)))(_simple)(_trgt(6))(_sens(8)(9)(10))
			)))
			(@ASSIGN#24_4@ (_arch 4 0 24 (_prcs 4(_alias ((shout)(glass)))(_simple)(_trgt(7))(_sens(6))
			)))
		)
	)
	
	
	(_model . classification 6 -1)

)
I 000056 55 1179          1492045403028 rising_edge_det
(_unit VERILOG 6.3365.6.764 (rising_edge_det 0 1(rising_edge_det 0 1))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../rising_edge_det.v\ VERILOG (\./../../rising_edge_det.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 5d0b5a5e000b0a4b555e18070b580b5b585b595b5a)
	(_ent
		(_time 1492045402000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_port (_int clk ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int reset ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int din ~wire 0 1 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pe ~reg 0 1 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int temp ~reg 0 6 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#8_0@ (_arch 0 0 8 (_prcs 0(_trgt(4))(_sens(0)(1)(2))(_dssslclk(0))
			)))
			(@ALWAYS#15_1@ (_arch 1 0 15 (_prcs 1(_trgt(3))(_sens(0)(1)(4)(2))(_dssslclk(0))
			)))
		)
	)
	
	
	(_model . rising_edge_det 3 -1)

)
I 000053 55 4397          1492045403030 fifo_submean
(_unit VERILOG 6.3365.6.764 (fifo_submean 0 8(fifo_submean 0 8))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../fifo_submean.v\ VERILOG (\./../../fifo_submean.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 5d0a5e5e000a0f4b080a1b060f5a585b5f5b095b58)
	(_ent
		(_time 1492045402000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Data ~[14:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[14:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_submean_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_submean_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_submean_0_0.AFPOINTER1 (_string \V"0b00000010010000"\) (_source 0 34))
		(_toward 0 fifo_submean_0_0.AFPOINTER (_string \V"0b00000010100000"\) (_source 0 35))
		(_toward 0 fifo_submean_0_0.AEPOINTER1 (_string \V"0b00000010110000"\) (_source 0 36))
		(_toward 0 fifo_submean_0_0.AEPOINTER (_string \V"0b00000010100000"\) (_source 0 37))
		(_toward 0 fifo_submean_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_submean_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_submean_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_submean_0_0.REGMODE (_string \V"OUTREG"\) (_source 0 41))
		(_toward 0 fifo_submean_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_submean_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_submean_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (scuba_vlo))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (_open))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_submean 3 -1)

)
I 000049 55 3373          1492045403032 submean2
(_unit VERILOG 6.3365.6.764 (submean2 0 1(submean2 0 1))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../submean2.v\ VERILOG (\./../../submean2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 5d0b5b5f0c0a0b4b0a5c48070d5b085e5f5a5e5a58)
	(_ent
		(_time 1492045402000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 10 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 11 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  3)))))
		(_port (_int data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 6 (_array ~reg ((_range  4)))))
		(_port (_int subMean_out ~[DATA_WIDTH-1:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int subMean_valid ~wire 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int Full ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Rd_En ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 21 (_array ~reg ((_range  5)(_dto i 15 i 0)))))
		(_sig (_int subMean_window ~[15:0]reg~[0:window_size-1]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[19:0]reg~ 0 22 (_array ~reg ((_dto i 19 i 0)))))
		(_sig (_int sum ~[19:0]reg~ 0 22 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~ 0 23 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int avg ~[15:0]reg~ 0 23 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[4:0]reg~ 0 24 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int window_init_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int window_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 25 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 25 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[14:0]wire~ 0 26 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int fifo_out ~[14:0]wire~ 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#33_0@ (_arch 0 0 33 (_prcs 0(_alias ((subMean_valid)(Rd_En)))(_simple)(_trgt(4))(_sens(6))
			)))
			(@ALWAYS#35_1@ (_arch 1 0 35 (_prcs 1(_trgt(8)(9)(3))(_read(0)(2)(6)(8)(1(d_14_0))(13)(9))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst f1 0 28 (_ent . fifo_submean)
		(_port
			((Data) (data_in(d_14_0)))
			((WrClock) (clk))
			((RdClock) (clk))
			((WrEn) (\1 \))
			((RdEn) (Rd_En))
			((Reset) (reset))
			((RPReset) (_open))
			((Q) (fifo_out))
			((Empty) (_open))
			((Full) (Full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst r1 0 31 (_ent . rising_edge_det)
		(_port
			((clk) (clk))
			((reset) (reset))
			((din) (Full))
			((pe) (Rd_En))
		)
	)
	(_model . submean2 6 -1)

)
I 000048 55 9625          1492045403034 squares
(_unit VERILOG 6.3365.6.764 (squares 0 8(squares 0 8))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../squares.v\ VERILOG (\./../../squares.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 6c3a6a6d3e3a3d7a3f687e36386b6f6b6f6b6d6b69)
	(_ent
		(_time 1492045402000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[6:0]wire~ 0 8 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int Address ~[6:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClockEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Q ~[14:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int qdataout14_ffin ~wire 0 15 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout13_ffin ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout12_ffin ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout11_ffin ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout10_ffin ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout9_ffin ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout8_ffin ~wire 0 21 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout7_ffin ~wire 0 22 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout6_ffin ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout5_ffin ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout4_ffin ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout3_ffin ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout2_ffin ~wire 0 27 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout1_ffin ~wire 0 28 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout0_ffin ~wire 0 29 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
	)
	
	
	(_defparam
		(_toward 0 mem_0_14.initval (_cnst \128'h80000000000000000000000000000000\) (_source 0 91))
		(_toward 0 mem_0_13.initval (_cnst \128'h7FFFFFFFFC0000000000000000000000\) (_source 0 96))
		(_toward 0 mem_0_12.initval (_cnst \128'h7FFFC00003FFFFFF8000000000000000\) (_source 0 101))
		(_toward 0 mem_0_11.initval (_cnst \128'h7F803FE003FFC0007FFFE00000000000\) (_source 0 106))
		(_toward 0 mem_0_10.initval (_cnst \128'h78783C1F83F03F807F801FFF80000000\) (_source 0 111))
		(_toward 0 mem_0_9.initval (_cnst \128'h6666339C638E3878787C1F807FC00000\) (_source 0 116))
		(_toward 0 mem_0_8.initval (_cnst \128'h5555AB5A5A49B66666639C78783F8000\) (_source 0 121))
		(_toward 0 mem_0_7.initval (_cnst \128'h0F0E33336D2D55555A5B6666387800\) (_source 0 126))
		(_toward 0 mem_0_6.initval (_cnst \128'h0F332D555A6678000F332D555A66780\) (_source 0 131))
		(_toward 0 mem_0_5.initval (_cnst \128'h03355660033556600335566003355660\) (_source 0 136))
		(_toward 0 mem_0_4.initval (_cnst \128'h0D580D580D580D580D580D580D580D58\) (_source 0 141))
		(_toward 0 mem_0_3.initval (_cnst \128'h14141414141414141414141414141414\) (_source 0 146))
		(_toward 0 mem_0_2.initval (_cnst \128'h22222222222222222222222222222222\) (_source 0 151))
		(_toward 0 mem_0_1.initval (_cnst \128'h0\) (_source 0 156))
		(_toward 0 mem_0_0.initval (_cnst \128'h55555555555555555555555555555555\) (_source 0 161))
	)
	(_scope
	)
	(_inst FF_14 0 31 (_ent . FD1P3DX)
		(_port
			((D) (qdataout14_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(14)))
		)
	)
	(_inst FF_13 0 35 (_ent . FD1P3DX)
		(_port
			((D) (qdataout13_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(13)))
		)
	)
	(_inst FF_12 0 39 (_ent . FD1P3DX)
		(_port
			((D) (qdataout12_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(12)))
		)
	)
	(_inst FF_11 0 43 (_ent . FD1P3DX)
		(_port
			((D) (qdataout11_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(11)))
		)
	)
	(_inst FF_10 0 47 (_ent . FD1P3DX)
		(_port
			((D) (qdataout10_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(10)))
		)
	)
	(_inst FF_9 0 51 (_ent . FD1P3DX)
		(_port
			((D) (qdataout9_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(9)))
		)
	)
	(_inst FF_8 0 55 (_ent . FD1P3DX)
		(_port
			((D) (qdataout8_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(8)))
		)
	)
	(_inst FF_7 0 59 (_ent . FD1P3DX)
		(_port
			((D) (qdataout7_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(7)))
		)
	)
	(_inst FF_6 0 63 (_ent . FD1P3DX)
		(_port
			((D) (qdataout6_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(6)))
		)
	)
	(_inst FF_5 0 67 (_ent . FD1P3DX)
		(_port
			((D) (qdataout5_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(5)))
		)
	)
	(_inst FF_4 0 71 (_ent . FD1P3DX)
		(_port
			((D) (qdataout4_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(4)))
		)
	)
	(_inst FF_3 0 75 (_ent . FD1P3DX)
		(_port
			((D) (qdataout3_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(3)))
		)
	)
	(_inst FF_2 0 79 (_ent . FD1P3DX)
		(_port
			((D) (qdataout2_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(2)))
		)
	)
	(_inst FF_1 0 83 (_ent . FD1P3DX)
		(_port
			((D) (qdataout1_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(1)))
		)
	)
	(_inst FF_0 0 87 (_ent . FD1P3DX)
		(_port
			((D) (qdataout0_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(0)))
		)
	)
	(_inst mem_0_14 0 92 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout14_ffin))
		)
	)
	(_inst mem_0_13 0 97 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout13_ffin))
		)
	)
	(_inst mem_0_12 0 102 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout12_ffin))
		)
	)
	(_inst mem_0_11 0 107 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout11_ffin))
		)
	)
	(_inst mem_0_10 0 112 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout10_ffin))
		)
	)
	(_inst mem_0_9 0 117 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout9_ffin))
		)
	)
	(_inst mem_0_8 0 122 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout8_ffin))
		)
	)
	(_inst mem_0_7 0 127 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout7_ffin))
		)
	)
	(_inst mem_0_6 0 132 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout6_ffin))
		)
	)
	(_inst mem_0_5 0 137 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout5_ffin))
		)
	)
	(_inst mem_0_4 0 142 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout4_ffin))
		)
	)
	(_inst mem_0_3 0 147 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout3_ffin))
		)
	)
	(_inst mem_0_2 0 152 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout2_ffin))
		)
	)
	(_inst mem_0_1 0 157 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout1_ffin))
		)
	)
	(_inst mem_0_0 0 162 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout0_ffin))
		)
	)
	(_model . squares 1 -1)

)
I 000044 55 2480          1492045403036 ste
(_unit VERILOG 6.3365.6.764 (ste 0 1(ste 0 1))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../ste.v\ VERILOG (\./../../ste.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 6c3a6a6d3b3b3d7b6b6d7836386b6f6b686a696b6f)
	(_ent
		(_time 1492045402000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 8 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 8 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 9 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[30:0]reg~ 0 5 (_array ~reg ((_dto i 30 i 0)))))
		(_port (_int ste ~[30:0]reg~ 0 5 (_arch (_out)))(_reg)(_flags2))
		(_port (_int ste_valid ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[14:0]wire~ 0 17 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int square ~[14:0]wire~ 0 17 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[6:0]reg~ 0 18 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 19 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int ste_window ~[15:0]reg~[0:window_size-1]~ 0 19 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 20 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 20 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int sum ~[30:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#23,48,60_0@ (_arch 0 0 23 (_prcs 0(_trgt(6)(3)(4)(8)(7)(9))(_read(0)(2)(6)(9)(8)(1)(5))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst sq1 0 58 (_ent . squares)
		(_port
			((Address) (data(d_14_8)))
			((OutClock) (clk))
			((OutClockEn) (\1 \))
			((Reset) (reset))
			((Q) (square))
		)
	)
	(_model . ste 6 -1)

)
I 000044 55 2302          1492045403038 zcr
(_unit VERILOG 6.3365.6.764 (zcr 0 1(zcr 0 1))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../zcr.v\ VERILOG (\./../../zcr.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 6c3a386c3c3a3a7b393b7f373f6b3d6a6f6b6e6b3d)
	(_ent
		(_time 1492045402000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[5:0]reg~ 0 6 (_array ~reg ((_dto i 5 i 0)))))
		(_port (_int zcr_count ~[5:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int zcr_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int zcr_count_temp ~[5:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int current ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int not_previous ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 21 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 22 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int zcr_window ~[15:0]reg~[0:window_size-1]~ 0 22 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int clear ~reg 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 24 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 24 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#26,49,61_0@ (_arch 0 0 26 (_prcs 0(_trgt(8)(4)(3)(11)(9)(5)(6)(7))(_read(0)(2)(8)(5)(11)(1)(9)(6)(7))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . zcr 6 -1)

)
I 000050 55 4335          1492045403040 fifo_left
(_unit VERILOG 6.3365.6.764 (fifo_left 0 8(fifo_left 0 8))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../fifo_left.v\ VERILOG (\./../../fifo_left.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 6c3b6f6c363b3e7a393b2a366e6a696a6a6b686a6a)
	(_ent
		(_time 1492045402000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_left_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_left_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_left_0_0.AFPOINTER1 (_string \V"0b00000011010000"\) (_source 0 34))
		(_toward 0 fifo_left_0_0.AFPOINTER (_string \V"0b00000011100000"\) (_source 0 35))
		(_toward 0 fifo_left_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_left_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_left_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_left_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_left_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_left_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_left_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_left_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_left_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_left 3 -1)

)
I 000051 55 4355          1492045403042 fifo_right
(_unit VERILOG 6.3365.6.764 (fifo_right 0 8(fifo_right 0 8))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../fifo_right.v\ VERILOG (\./../../fifo_right.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 6c3b6f6c363b3e7a393b2a373f6a656a6b6a646b68)
	(_ent
		(_time 1492045402000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_right_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_right_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_right_0_0.AFPOINTER1 (_string \V"0b00000011110000"\) (_source 0 34))
		(_toward 0 fifo_right_0_0.AFPOINTER (_string \V"0b00000100000000"\) (_source 0 35))
		(_toward 0 fifo_right_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_right_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_right_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_right_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_right_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_right_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_right_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_right_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_right_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_right 3 -1)

)
I 000056 55 4455          1492045403044 fifo_horizontal
(_unit VERILOG 6.3365.6.764 (fifo_horizontal 0 8(fifo_horizontal 0 8))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../fifo_horizontal.v\ VERILOG (\./../../fifo_horizontal.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 6c3b6f6c363b3e7a393b2a36356a3a6b6e6a656b3d)
	(_ent
		(_time 1492045402000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER1 (_string \V"0b00000011100000"\) (_source 0 34))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER (_string \V"0b00000011110000"\) (_source 0 35))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_horizontal_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_horizontal_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_horizontal_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_horizontal_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_horizontal_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_horizontal 3 -1)

)
I 000047 55 4474          1492045403046 i2s_rx
(_unit VERILOG 6.3365.6.764 (i2s_rx 0 9(i2s_rx 0 9))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_code 7c2b70782d2a2b697b286e27257a757f7e7b7f792a)
	(_ent
		(_time 1492045402000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 11 \16\ (_ent -1 (_cnst \16\))))
		(_port (_int i_sys_rst ~wire 0 13 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sck ~wire 0 15 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_ws ~wire 0 16 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int i_sd ~wire 0 17 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 19 (_array ~wire ((_range  14)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 19 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 20 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_left_vld ~wire 0 21 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_vld ~wire 0 22 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int ws_i ~reg 0 39 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 40 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_vld_i ~reg 0 41 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_i ~reg 0 42 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 43 (_array ~reg ((_range  15)))))
		(_sig (_int left_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 43 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 44 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_vld_reg_i ~reg 0 45 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_reg_i ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_pulse_i ~wire 0 48 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_vld ~wire 0 49 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_vld ~wire 0 50 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int d1_right_vld ~reg 0 52 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_right_vld ~reg 0 53 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int d1_left_vld ~reg 0 54 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_left_vld ~reg 0 55 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 56 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 57 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 58 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 59 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_i ~reg 0 60 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#64,82,93,152,161_0@ (_arch 0 0 64 (_prcs 0(_trgt(8)(9)(27)(12)(13)(10)(11)(21)(22)(19)(20))(_read(1)(0)(2)(8)(3)(9)(12(_range 16))(27)(13(_range 17))(16)(10)(11)(17)(21)(18)(19))
				(_need_init)
			)))
			(@ASSIGN#79_1@ (_arch 1 0 79 (_prcs 1(_simple)(_trgt(16))(_sens(8)(9))
			)))
			(@ALWAYS#111_2@ (_arch 2 0 111 (_prcs 4(_trgt(14)(15))(_sens(1)(0)(10)(11))(_dssslclk(1))
			)))
			(@ALWAYS#124_3@ (_arch 3 0 124 (_prcs 5(_trgt(23))(_sens(1)(0)(12))(_dssslclk(1))
			)))
			(@ALWAYS#131_4@ (_arch 4 0 131 (_prcs 6(_trgt(25))(_sens(1)(0)(23))(_dssslclk(1))
			)))
			(@ALWAYS#138_5@ (_arch 5 0 138 (_prcs 7(_trgt(24))(_sens(1)(0)(13))(_dssslclk(1))
			)))
			(@ALWAYS#145_6@ (_arch 6 0 145 (_prcs 8(_trgt(26))(_sens(1)(0)(24))(_dssslclk(1))
			)))
			(@ASSIGN#171_7@ (_arch 7 0 171 (_prcs 11(_simple)(_trgt(4))(_sens(25))
			)))
			(@ASSIGN#172_8@ (_arch 8 0 172 (_prcs 12(_simple)(_trgt(5))(_sens(26))
			)))
			(@ASSIGN#174_9@ (_arch 9 0 174 (_prcs 13(_alias ((o_left_vld)(d2_left_vld)))(_simple)(_trgt(6))(_sens(22))
			)))
			(@ASSIGN#175_10@ (_arch 10 0 175 (_prcs 14(_alias ((o_right_vld)(d2_right_vld)))(_simple)(_trgt(7))(_sens(20))
			)))
			(@ASSIGN#177_11@ (_arch 11 0 177 (_prcs 15(_simple)(_trgt(17))(_sens(10)(14))
			)))
			(@ASSIGN#178_12@ (_arch 12 0 178 (_prcs 16(_simple)(_trgt(18))(_sens(11)(15))
			)))
			(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 17 (_virtual))))
		)
	)
	
	
	(_model . i2s_rx 25 -1)

)
I 000055 55 2091          1492045403048 I2S_Controller
(_unit VERILOG 6.3365.6.764 (I2S_Controller 0 1(I2S_Controller 0 1))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 7c2970782d282b692f7b6f267b7a297b787b7e7a2a)
	(_ent
		(_time 1492045402000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 15 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int o_ws ~reg 0 5 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 6 (_array ~wire ((_range  2)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_left_vld ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_vld ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]reg~ 0 28 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int count ~[4:0]reg~ 0 28 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#48_0@ (_arch 0 0 48 (_prcs 0(_trgt(8)(3))(_read(2)(0)(8)(3))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 1 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst i2s_rx_inst 0 66 (_ent . i2s_rx)
		(_gen
			((DATA_WIDTH) (DATA_WIDTH))
		)
		(_port
			((i_sys_rst) (rst))
			((i_sck) (o_sck))
			((i_ws) (o_ws))
			((i_sd) (i_sd))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_model . I2S_Controller 3 -1)

)
I 000045 55 6123          1492045403050 pll2
(_unit VERILOG 6.3365.6.764 (pll2 0 8(pll2 0 8))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../pll2.v\ VERILOG (\./../../pll2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 7c2a797d7c2b7b6f787a6c267e7a2f7f7e7b7c7a2f)
	(_ent
		(_time 1492045402000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \15\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \95\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \15\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \16\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \96\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \16\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll2 4 -1)

)
I 000048 55 1737          1492045403052 clk_div
(_unit VERILOG 6.3365.6.764 (clk_div 0 1(clk_div 0 1))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../clkdiv.v\ VERILOG (\./../../clkdiv.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 7c2b7a7d7c2b7a69287f6826247b7a7a7f7a2f7a2e)
	(_ent
		(_time 1492045402000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 3 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WIDTH ~vector~0 0 3 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~1 0 5 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N ~vector~1 0 5 \4\ (_ent -1 (_cnst \4\))))
		(_port (_int clk ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int clk_out ~wire 0 6 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[WIDTH-1:0]reg~ 0 12 (_array ~reg ((_range  4)))))
		(_sig (_int r_reg ~[WIDTH-1:0]reg~ 0 12 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[WIDTH-1:0]wire~ 0 13 (_array ~wire ((_range  5)))))
		(_sig (_int r_nxt ~[WIDTH-1:0]wire~ 0 13 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int clk_track ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(3)(5))(_read(0)(1)(4)(5))
				(_need_init)
			)))
			(@ASSIGN#35_1@ (_arch 1 0 35 (_prcs 1(_simple)(_trgt(4))(_sens(3))
			)))
			(@ASSIGN#36_2@ (_arch 2 0 36 (_prcs 2(_alias ((clk_out)(clk_track)))(_simple)(_trgt(2))(_sens(5))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . clk_div 6 -1)

)
I 000045 55 6123          1492045403054 pll1
(_unit VERILOG 6.3365.6.764 (pll1 0 8(pll1 0 8))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../pll1.v\ VERILOG (\./../../pll1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 7c2a797d7c2b7b6f7b7a6c267e7a2f7f7d7b7c7a2f)
	(_ent
		(_time 1492045402000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \0\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \103\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \12\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \1\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \104\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \13\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll1 4 -1)

)
I 000044 55 11194         1492045403056 top
(_unit VERILOG 6.3365.6.764 (top 0 1(top 0 1))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../top.v\ VERILOG (\./../../top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_code 7c2a7d7d792a286b2b733a272d7b787a2a7b7c7b78)
	(_ent
		(_time 1492045402000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 21 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 21 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst_n ~wire 0 1 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mclk ~wire 0 2 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws ~wire 0 5 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 6 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int horizontal_out ~[15:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int vertical_out ~[15:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mclk2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd2 ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck2 ~wire 0 10 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws2 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int SDA ~wire 0 12 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 13 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 15 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int beam_forming_valid ~wire 0 16 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trigger ~wire 0 17 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int subMean_left_out ~[15:0]wire~ 0 40 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[5:0]wire~ 0 42 (_array ~wire ((_dto i 5 i 0)))))
		(_sig (_int zcr_count_right ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_count_left ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int zcr_valid_right ~wire 0 43 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_valid_left ~wire 0 43 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fpga_clk ~wire 0 44 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fifo_in1 ~[15:0]wire~ 0 45 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[31:0]wire~ 0 46 (_array ~wire ((_dto i 31 i 0)))))
		(_sig (_int fifo_in2 ~[31:0]wire~ 0 46 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wr_en ~wire 0 47 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wr_en2 ~wire 0 47 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_right_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_left_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[30:0]wire~ 0 52 (_array ~wire ((_dto i 30 i 0)))))
		(_sig (_int ste_left ~[30:0]wire~ 0 52 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst ~wire 0 53 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sys_rst ~wire 0 54 (_arch (_uni)))(_net implicit)(_flags1))
		(_type (_int ~[7:0]wire~ 0 59 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int DATA ~[7:0]wire~ 0 59 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_right_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_left_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_vld ~wire 0 71 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld ~wire 0 72 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int osc_clk ~wire 0 78 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rvl_clk ~wire 0 86 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock ~wire 0 87 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int compute_clk ~wire 0 98 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock2 ~wire 0 99 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_left_vld2 ~wire 0 108 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld2 ~wire 0 109 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_empty ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_full ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int almost_full ~wire 0 125 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_empty ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_full ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int ste_left_valid ~wire 0 151 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int subMean_left_valid ~wire 0 159 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rd_en1 ~wire 0 184 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int led_pattern ~wire 0 185 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int Clock ~wire 0 192 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int CS_L ~wire 0 194 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int RW_L ~wire 0 195 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int INTR_L ~wire 0 196 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A0 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A1 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A2 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \3 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \4 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \5 \ ~wire -1 184 (_int (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#184_0@ (_int 0 0 184 (_prcs 0(_alias ((\5 \)(i_sys_rst)(rd_en1)))(_simple)(_trgt(70))(_sens(37)(57))
			)))
			(@ASSIGN#54_1@ (_arch 1 0 54 (_prcs 1(_simple)(_trgt(37))(_sens(36)(45)(47))
			)))
			(@ASSIGN#55_2@ (_arch 2 0 55 (_prcs 2(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#113_3@ (_arch 3 0 113 (_prcs 3(_simple)(_trgt(33))(_sens(27))
			)))
			(@ASSIGN#114_4@ (_arch 4 0 114 (_prcs 4(_simple)(_trgt(34))(_sens(28))
			)))
			(@ASSIGN#115_5@ (_arch 5 0 115 (_prcs 5(_simple)(_trgt(23))(_sens(27(d_31_16)))
			)))
			(@ASSIGN#116_6@ (_arch 6 0 116 (_prcs 6(_simple)(_trgt(31))(_sens(29))
			)))
			(@ASSIGN#117_7@ (_arch 7 0 117 (_prcs 7(_simple)(_trgt(32))(_sens(30))
			)))
			(@ASSIGN#120_8@ (_arch 8 0 120 (_prcs 8(_simple)(_trgt(25))(_sens(42))
			)))
			(@ASSIGN#121_9@ (_arch 9 0 121 (_prcs 9(_simple)(_trgt(25))(_sens(48)(49))
			)))
			(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 10 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 OSCH_inst.NOM_FREQ (_string \V"16.63"\) (_source 0 76))
	)
	(_scope
	)
	(_inst port1 0 64 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_inst OSCH_inst 0 77 (_ent . OSCH)
		(_port
			((STDBY) (\1 \))
			((OSC) (osc_clk))
			((SEDSTDBY) (_open))
		)
	)
	(_inst my_pll1 0 81 (_ent . pll1)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (fpga_clk))
			((CLKOS) (mclk))
			((CLKOS2) (rvl_clk))
			((LOCK) (lock))
		)
	)
	(_inst div8 0 90 (_ent . clk_div)
		(_port
			((clk) (mclk))
			((reset) (i_sys_rst))
			((clk_out) (o_sck))
		)
	)
	(_inst my_pll2 0 93 (_ent . pll2)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (mclk2))
			((CLKOS) (o_sck2))
			((CLKOS2) (compute_clk))
			((LOCK) (lock2))
		)
	)
	(_inst port2 0 101 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd2))
			((o_sck) (o_sck2))
			((o_ws) (o_ws2))
			((o_left_data) (o_left_data2))
			((o_right_data) (o_right_data2))
			((o_left_vld) (o_left_vld2))
			((o_right_vld) (o_right_vld2))
		)
	)
	(_inst horizontal_port 0 123 (_ent . fifo_horizontal)
		(_port
			((Data) (fifo_in1))
			((WrClock) (o_sck))
			((RdClock) (o_ws))
			((WrEn) (wr_en))
			((RdEn) (\2 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (horizontal_out))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (almost_full))
		)
	)
	(_inst vertical_right 0 129 (_ent . fifo_right)
		(_port
			((Data) (o_right_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_right_vld2))
			((RdEn) (\3 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_right_data2))
			((Empty) (right_empty))
			((Full) (right_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst vertical_left 0 132 (_ent . fifo_left)
		(_port
			((Data) (o_left_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_left_vld2))
			((RdEn) (\4 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_left_data2))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst zcr1 0 138 (_ent . zcr)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((zcr_count) (zcr_count_left))
			((zcr_valid) (zcr_valid_left))
		)
	)
	(_inst ste1 0 146 (_ent . ste)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((ste) (ste_left))
			((ste_valid) (ste_left_valid))
		)
	)
	(_inst subMean1 0 154 (_ent . submean2)
		(_port
			((clk) (o_ws))
			((data_in) (horizontal_out))
			((reset) (i_sys_rst))
			((subMean_out) (subMean_left_out))
			((subMean_valid) (subMean_left_valid))
		)
	)
	(_inst class1 0 163 (_ent . classification)
		(_port
			((zcr_count_left) (zcr_count_left))
			((zcr_valid_left) (zcr_valid_left))
			((ste_left) (ste_left))
			((ste_left_valid) (ste_left_valid))
			((subMean_left_out) (subMean_left_out))
			((subMean_left_valid) (subMean_left_valid))
			((glass) (glass))
			((shout) (shout))
		)
	)
	(_inst beam_forming 0 178 (_ent . beamforming2)
		(_port
			((trigger) (trigger))
			((compute_clk) (compute_clk))
			((clk) (o_ws2))
			((left_data_in) (out_left_data2))
			((right_data_in) (out_right_data2))
			((reset) (\5 \))
			((led_pattern) (led_pattern))
			((beam_forming_valid) (beam_forming_valid))
		)
	)
	(_inst i2c1 0 189 (_ent . I2C_Top)
		(_port
			((SDA) (SDA))
			((SCL) (SCL))
			((Clock) (Clock))
			((Reset_L) (i_sys_rst))
			((CS_L) (CS_L))
			((RW_L) (RW_L))
			((INTR_L) (INTR_L))
			((A0) (A0))
			((A1) (A1))
			((A2) (A2))
			((DATA) (DATA))
		)
	)
	(_model . top 11 -1)

)
I 000058 55 6378          1492045403058 I2S_Controller_tb
(_unit VERILOG 6.3365.6.764 (I2S_Controller_tb 0 5(I2S_Controller_tb 0 5))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../my_tb.v\ VERILOG (\./../../my_tb.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_code 8cd98087ddd8db99da898e89cad6888b888b8e8ada8adf)
	(_ent
		(_time 1492045402000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 12 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 12 \32\ (_ent -1 (_cnst \32\))))
		(_sig (_int rst_n ~reg 0 43 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck ~wire 0 44 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws ~wire 0 45 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck2 ~wire 0 48 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws2 ~wire 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd2 ~reg 0 50 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 54 (_array ~wire ((_range  15)))))
		(_sig (_int horizontal_out ~[DATA_WIDTH-1:0]wire~ 0 54 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:20]~ 0 57 (_array ~reg ((_to i 0 i 20)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem ~[15:0]reg~[0:20]~ 0 57 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:4005]~ 0 58 (_array ~reg ((_to i 0 i 4005)(_dto i 15 i 0)))))
		(_sig (_int input_right_mem ~[15:0]reg~[0:4005]~ 0 58 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:90]~ 0 60 (_array ~reg ((_to i 0 i 90)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem2 ~[15:0]reg~[0:90]~ 0 60 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int input_right_mem2 ~[15:0]reg~[0:90]~ 0 61 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int i_sys_rst ~wire 0 65 (_arch (_uni)))(_net implicit)(_nonbaction)(_noforceassign))
		(_type (_int ~[31:0]reg~ 0 70 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int input_left_data_array ~[31:0]reg~ 0 70 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array ~[31:0]reg~ 0 71 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_left_data_array2 ~[31:0]reg~ 0 72 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array2 ~[31:0]reg~ 0 73 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 74 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int count ~[6:0]reg~ 0 74 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int count2 ~[6:0]reg~ 0 75 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sd_right_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sd_right_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 81 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int count_left ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_left2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int trigger ~reg 0 83 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_downward 0 DUT i_sys_rst)(_flags1))
		(_subprogram
			(_func \$readmemh\)

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#65_0@ (_arch 0 0 65 (_prcs 0(_simple)(_trgt(12))(_sens(38))
			)))
			(@INITIAL#84_1@ (_arch 1 0 84 (_prcs 1(_trgt(9)(8))
			)))
			(@INITIAL#89_2@ (_arch 2 0 89 (_prcs 2(_trgt(11)(10))
			)))
			(@INITIAL#97_3@ (_arch 3 0 97 (_prcs 3(_trgt(0)(31)(32))
			)))
			(@INITIAL#105_4@ (_arch 4 0 105 (_prcs 4(_trgt(33)(34))
			)))
			(@ALWAYS#111_5@ (_arch 5 0 111 (_prcs 5(_trgt(32)(14)(31)(13))(_read(32)(9)(31)(8))(_sens(2))
				(_need_init)
			)))
			(@ALWAYS#142_6@ (_arch 6 0 142 (_prcs 6(_trgt(34)(16)(33)(15))(_read(34)(11)(33)(10))(_sens(5))
				(_need_init)
			)))
			(@INITIAL#176_7@ (_arch 7 0 176 (_prcs 7(_trgt(35))
			)))
			(@ALWAYS#182,210,237_8@ (_arch 8 0 182 (_prcs 8(_trgt(17)(23)(24))(_read(1)(12)(17)(2)(14)(13))
				(_need_init)
			)))
			(@ALWAYS#195,223,250_9@ (_arch 9 0 195 (_prcs 9(_trgt(18)(27)(28))(_read(4)(12)(18)(5)(16)(15))
				(_need_init)
			)))
			(@ALWAYS#263_10@ (_arch 10 0 263 (_prcs 14(_trgt(26))(_read)(_sens(24)(2)(23))
				(_need_init)
			)))
			(@ALWAYS#265_11@ (_arch 11 0 265 (_prcs 15(_trgt(30))(_read)(_sens(28)(5)(27))
				(_need_init)
			)))
			(@ALWAYS#269_12@ (_arch 12 0 269 (_prcs 16(_trgt(3))(_sens(1)(26))(_dssslclk(1))
				(_need_init)
			)))
			(@ALWAYS#272_13@ (_arch 13 0 272 (_prcs 17(_trgt(6))(_sens(4)(30))(_dssslclk(4))
				(_need_init)
			)))
			(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 18 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 DUT.DATA_WIDTH (_code 16) (_source 0 67))
	)
	(_scope
	)
	(_inst DUT 0 22 (_ent . top)
		(_port
			((rst_n) (rst_n))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((i_sd2) (i_sd2))
			((o_sck2) (o_sck2))
			((o_ws2) (o_ws2))
			((horizontal_out) (horizontal_out))
			((trigger) (trigger))
			((mclk) (_open))
			((vertical_out) (_open))
			((mclk2) (_open))
			((SDA) (_open))
			((SCL) (_open))
			((glass) (_open))
			((shout) (_open))
			((beam_forming_valid) (_open))
		)
	)
	(_inst GSR_INST 0 40 (_ent . GSR)
		(_port
			((GSR) (\1 \))
		)
	)
	(_inst PUR_INST 0 41 (_ent . PUR)
		(_port
			((PUR) (\2 \))
		)
	)
	(_model . I2S_Controller_tb 21 -1)

)
I 000051 55 1809          1492045403060 char_cntrl
(_unit VERILOG 6.3365.6.764 (char_cntrl 0 1(char_cntrl 0 1))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../char_cntrl.v\ VERILOG (\./../../char_cntrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 8cdb8a82d7dbd99b8ddacad6de8ad98b888b8e8adf)
	(_ent
		(_time 1492045402000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDLE ~vector~0 0 11 \1'b0\ (_ent -1 (_cnst \1'b0\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE ~vector~1 0 11 \1'b1\ (_ent -1 (_cnst \1'b1\))))
		(_port (_int in ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk ~wire 0 4 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int out ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[8:0]reg~ 0 13 (_array ~reg ((_dto i 8 i 0)))))
		(_sig (_int counter ~[8:0]reg~ 0 13 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int state ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~reg 0 14 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(4)(3))(_read(1)(2)(5)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_COMBO@ (_arch 1 0 33 (_prcs 1(_trgt(6))(_read)(_sens(5)(0)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_SEQ@ (_arch 2 0 52 (_prcs 2(_trgt(5))(_sens(1)(2)(6))(_dssslclk(1))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit FSM_COMBO begin 0 34)
		(_unit FSM_SEQ begin 0 53)
	)
	(_model . char_cntrl 4 -1)

)
I 000053 55 4297          1492045403062 beam_forming
(_unit VERILOG 6.3365.6.764 (beam_forming 0 1(beam_forming 0 1))
	(_version vd0)
	(_time 1492045402671 2017.04.12 20:03:22)
	(_source (\./../../beamforming.v\ VERILOG (\./../../beamforming.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 8cdb8b82dadbd99ad888da8a9ad68b8b8e8ad88a858ad9)
	(_ent
		(_time 1492045402000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \30\ (_ent -1 (_cnst \30\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  3)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 6 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size*3]~ 0 20 (_array ~reg ((_range  4)(_dto i 15 i 0)))))
		(_sig (_int left_data_storage ~[15:0]reg~[0:window_size*3]~ 0 20 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int right_data_storage ~[15:0]reg~[0:window_size*3]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 22 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 22 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[6:0]reg~ 0 23 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int full ~reg 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~ 0 25 (_array ~reg ((_dto i 21 i 0)))))
		(_sig (_int min_diff ~[21:0]reg~ 0 25 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~[0:59]~ 0 26 (_array ~reg ((_to i 0 i 59)(_dto i 21 i 0)))))
		(_sig (_int current_diff ~[21:0]reg~[0:59]~ 0 26 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int j ~integer~S 0 27 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int shift_index_counter ~integer~S 0 28 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int final_index ~integer~S 0 29 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int diff_done ~integer~S 0 30 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[7:0]reg~[0:window_size*2]~ 0 32 (_array ~reg ((_range  5)(_dto i 7 i 0)))))
		(_sig (_int phase_diff_LUT ~[7:0]reg~[0:window_size*2]~ 0 32 (_arch (_uni ))) (_reg memory )(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#33_0@ (_arch 0 0 33 (_prcs 0(_trgt(17(0))(17(1))(17(2))(17(3))(17(4))(17(5))(17(6))(17(7))(17(8))(17(9))(17(10))(17(11))(17(12))(17(13))(17(14))(17(15))(17(16))(17(17))(17(18))(17(19))(17(20))(17(21))(17(22))(17(23))(17(24))(17(25))(17(26))(17(27))(17(28))(17(29))(17(30))(17(31))(17(32))(17(33))(17(34))(17(35))(17(36))(17(37))(17(38))(17(39))(17(40))(17(41))(17(42))(17(43))(17(44))(17(45))(17(46))(17(47))(17(48))(17(49))(17(50))(17(51))(17(52))(17(53))(17(54))(17(55))(17(56))(17(57))(17(58))(17(59))(17(60))(9)(11)(14)(12(0))(12(1))(12(2))(12(3))(12(4))(12(5))(12(6))(12(7))(12(8))(12(9))(12(10))(12(11))(12(12))(12(13))(12(14))(12(15))(12(16))(12(17))(12(18))(12(19))(12(20))(12(21))(12(22))(12(23))(12(24))(12(25))(12(26))(12(27))(12(28))(12(29))(12(30))(12(31))(12(32))(12(33))(12(34))(12(35))(12(36))(12(37))(12(38))(12(39))(12(40))(12(41))(12(42))(12(43))(12(44))(12(45))(12(46))(12(47))(12(48))(12(49))(12(50))(12(51))(12(52))(12(53))(12(54))(12(55))(12(56))(12(57))(12(58))(12(59))(16)(13))
			)))
			(@ALWAYS#161,164,197,216,234_1@ (_arch 1 0 161 (_prcs 1(_trgt(4)(9)(5)(10)(11)(16)(8)(6)(7)(14)(13)(12)(15))(_read(0)(3)(17)(15)(8)(9)(2)(1)(10)(16)(14)(13)(6)(7)(12)(11))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_model . beam_forming 10 -1)

)
I 000053 55 1861          1492045547566 Start_Behave
(_unit VHDL (start_generator 0 54(start_behave 0 64))
	(_version vd0)
	(_time 1492045547567 2017.04.12 20:05:47)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 481b194b441f1d5f4e1b5c114f4e4f4e4d4e1d4e4d)
	(_ent
		(_time 1492043708291)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int Start_Enable -1 0 57(_ent(_in))))
		(_port (_int SCL -2 0 58(_ent(_in))))
		(_port (_int SDA -2 0 59(_ent(_in))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Gen_State 0 0 66(_arch(_uni))))
		(_sig (_int Next_Start_Gen_State 0 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 68(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Gen_State 1 0 68(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_1 2 0 69(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_2 3 0 70(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_3 4 0 71(_arch(_string \"11"\))))
		(_prcs
			(I2C_Start_Gen_States(_arch 0 0 76(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Start_Gen_State_Machine(_arch 1 0 85(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(4)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Behave 2 -1)
)
I 000057 55 1625          1492045547589 Start_Det_Behave
(_unit VHDL (start_detect 0 138(start_det_behave 0 147))
	(_version vd0)
	(_time 1492045547590 2017.04.12 20:05:47)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 67343666643032706167733e606163616260636162)
	(_ent
		(_time 1492043708311)
	)
	(_object
		(_port (_int MPU_CLK -1 0 139(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 140(_ent(_in)(_event))))
		(_port (_int SCL -2 0 141(_ent(_in)(_event))))
		(_port (_int SDA -2 0 142(_ent(_in)(_event))))
		(_port (_int Start_Det -1 0 143(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 149(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Det_State 0 0 149(_arch(_uni)(_event))))
		(_sig (_int Next_Start_Det_State 0 0 150(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 151(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Det_State 1 0 151(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 152(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Det_State_1 2 0 152(_arch(_string \"01"\))))
		(_prcs
			(I2C_Start_Det_States(_arch 0 0 156(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Start_Det_Reg(_arch 1 0 165(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Start_Det_State_Machine(_arch 2 0 182(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Det_Behave 3 -1)
)
I 000052 55 1867          1492045547595 Stop_Behave
(_unit VHDL (stop_generator 0 213(stop_behave 0 223))
	(_version vd0)
	(_time 1492045547596 2017.04.12 20:05:47)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 67343666643065706336213d316162613261626065)
	(_ent
		(_time 1492043708318)
	)
	(_object
		(_port (_int MPU_CLK -1 0 214(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 215(_ent(_in)(_event))))
		(_port (_int Stop_Enable -1 0 216(_ent(_in))))
		(_port (_int SCL -2 0 217(_ent(_in))))
		(_port (_int SDA -2 0 218(_ent(_in))))
		(_port (_int SDA_EN3 -1 0 219(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 225(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Gen_State 0 0 225(_arch(_uni))))
		(_sig (_int Next_Stop_Gen_State 0 0 226(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 227(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Gen_State 1 0 227(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 228(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_1 2 0 228(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 229(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_2 3 0 229(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 230(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_3 4 0 230(_arch(_string \"11"\))))
		(_prcs
			(I2C_Stop_Gen_States(_arch 0 0 234(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Stop_Gen_State_Machine(_arch 1 0 244(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Behave 2 -1)
)
I 000056 55 1614          1492045547601 Stop_Det_Behave
(_unit VHDL (stop_detect 0 297(stop_det_behave 0 306))
	(_version vd0)
	(_time 1492045547602 2017.04.12 20:05:47)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 67343666643065706365213d326162606361626164)
	(_ent
		(_time 1492043708324)
	)
	(_object
		(_port (_int MPU_CLK -1 0 298(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 299(_ent(_in)(_event))))
		(_port (_int SCL -2 0 300(_ent(_in)(_event))))
		(_port (_int SDA -2 0 301(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 302(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 308(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Det_State 0 0 308(_arch(_uni)(_event))))
		(_sig (_int Next_Stop_Det_State 0 0 309(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 310(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Det_State 1 0 310(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 311(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Det_State_1 2 0 311(_arch(_string \"01"\))))
		(_prcs
			(I2C_Stop_Det_States(_arch 0 0 315(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Stop_Det_Reg(_arch 1 0 324(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Stop_Det_State_Machine(_arch 2 0 341(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Det_Behave 3 -1)
)
I 000051 55 1504          1492045547638 Int_Behave
(_unit VHDL (int_ctrl_block 0 52(int_behave 0 66))
	(_version vd0)
	(_time 1492045547639 2017.04.12 20:05:47)
	(_source (\./../../i2c_int_blk.vhd\))
	(_parameters tan)
	(_code 96c4cd99c5c0c683c2c485cdc3919490c593c09094)
	(_ent
		(_time 1492043708585)
	)
	(_object
		(_port (_int MPU_CLK -1 0 53(_ent(_in)(_event))))
		(_port (_int RST_L -1 0 54(_ent(_in))))
		(_port (_int abort -1 0 55(_ent(_in))))
		(_port (_int Trans_IE -1 0 56(_ent(_in))))
		(_port (_int Recieve_IE -1 0 57(_ent(_in))))
		(_port (_int I2C_RW -1 0 58(_ent(_in))))
		(_port (_int Trans_Buffer_Empty -1 0 59(_ent(_in))))
		(_port (_int Recieve_Buffer_Full -1 0 60(_ent(_in))))
		(_port (_int Iack -1 0 61(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 62(_ent(_out))))
		(_port (_int INTR_L -1 0 63(_ent(_out))))
		(_sig (_int tbe_en -1 0 67(_arch(_uni)(_event))))
		(_sig (_int rbf_en -1 0 68(_arch(_uni)(_event))))
		(_sig (_int reset -1 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment (_trgt(11))(_sens(3)(5)(6)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(12))(_sens(4)(5)(7)))))
			(line__73(_arch 2 0 73(_assignment (_trgt(13))(_sens(1)(2)))))
			(line__75(_arch 3 0 75(_prcs (_trgt(9)(10))(_sens(11)(12)(13)(0)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Int_Behave 4 -1)
)
I 000052 55 2036          1492045547664 Arch_Behave
(_unit VHDL (arbitrator 0 54(arch_behave 0 67))
	(_version vd0)
	(_time 1492045547665 2017.04.12 20:05:47)
	(_source (\./../../i2c_arb_blk.vhd\))
	(_parameters tan)
	(_code b5e7e6e0b2e2e3a3b9b3a1eee6b3b4b2b1b3e3b2b7)
	(_ent
		(_time 1492043708858)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int SCL -2 0 57(_ent(_in))))
		(_port (_int SDA -2 0 58(_ent(_in)(_event))))
		(_port (_int SDA_EN1 -1 0 59(_ent(_in)(_event))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_in)(_event))))
		(_port (_int SDA_EN3 -1 0 61(_ent(_in)(_event))))
		(_port (_int WCS_Ack -1 0 62(_ent(_in)(_event))))
		(_port (_int RCS_Ack -1 0 63(_ent(_in))))
		(_port (_int Lost_ARB -1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_State 0 0 68(_arch(_uni)(_event))))
		(_sig (_int Next_State 0 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle 1 0 70(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_1 2 0 71(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 72(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_2 3 0 72(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 73(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_3 4 0 73(_arch(_string \"11"\))))
		(_prcs
			(I2C_Arb_States(_arch 0 0 78(_prcs (_trgt(10))(_sens(0)(1)(11))(_dssslsensitivity 2))))
			(I2C_Arb_Register(_arch 1 0 87(_prcs (_trgt(9))(_sens(0)(1)(3)(4)(5)(6)(7)(10)(8))(_dssslsensitivity 8))))
			(I2C_Arb_Logic(_arch 2 0 107(_prcs (_simple)(_trgt(11))(_sens(2)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Arch_Behave 3 -1)
)
I 000053 55 3058          1492045547796 Count_Behave
(_unit VHDL (counter_block 0 57(count_behave 0 71))
	(_version vd0)
	(_time 1492045547797 2017.04.12 20:05:47)
	(_source (\./../../i2c_cnt_blk.vhd\))
	(_parameters tan)
	(_code 326062376664632436642668663530376434303461)
	(_ent
		(_time 1492043709145)
	)
	(_object
		(_port (_int MPU_CLK -1 0 58(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 59(_ent(_in))))
		(_port (_int SCL -2 0 60(_ent(_in)(_event))))
		(_port (_int Abort -1 0 61(_ent(_in))))
		(_port (_int Byte_Cnt_EN -1 0 62(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_EN -1 0 63(_ent(_in)(_event))))
		(_port (_int go -1 0 64(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 65(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Byte_Count_Reg 0 0 65(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 66(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 1 0 66(_ent(_out))))
		(_port (_int Bit_Cnt_Flag -1 0 67(_ent(_out))))
		(_port (_int Byte_Cnt_Flag -1 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Bit_Counter 2 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Byte_Counter 3 0 73(_arch(_uni)(_event))))
		(_sig (_int Current_Bit_State -1 0 74(_arch(_uni)(_event))))
		(_sig (_int Next_Bit_State -1 0 75(_arch(_uni))))
		(_cnst (_int Idle_Bit_State -1 0 76(_arch((i 2)))))
		(_cnst (_int Count_Bit_State -1 0 77(_arch((i 3)))))
		(_sig (_int Current_Byte_State -1 0 78(_arch(_uni)(_event))))
		(_sig (_int Next_Byte_State -1 0 79(_arch(_uni))))
		(_cnst (_int Idle_Byte_State -1 0 80(_arch((i 2)))))
		(_cnst (_int Count_Byte_State -1 0 81(_arch((i 3)))))
		(_sig (_int reset -1 0 82(_arch(_uni)(_event))))
		(_sig (_int Byte_Cmpr -1 0 84(_arch(_uni)(_event))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment (_alias((Bit_Count)(Bit_Counter)))(_trgt(8))(_sens(11)))))
			(line__89(_arch 1 0 89(_assignment (_trgt(17))(_sens(1)(3)(6)))))
			(Bit_Count_States(_arch 2 0 91(_prcs (_trgt(13))(_sens(0)(17)(14))(_dssslsensitivity 2))))
			(Bit_Countp(_arch 3 0 100(_prcs (_trgt(9)(11))(_sens(0)(2)(5)(13)(17)(11))(_dssslsensitivity 5))))
			(Bit_Count_State_Machine(_arch 4 0 121(_prcs (_simple)(_trgt(14))(_sens(2)(5)(13)))))
			(Byte_Count_States(_arch 5 0 148(_prcs (_trgt(15))(_sens(0)(17)(16))(_dssslsensitivity 2))))
			(Byte_Countp(_arch 6 0 157(_prcs (_trgt(10)(12))(_sens(0)(2)(4)(15)(17)(18)(12))(_dssslsensitivity 6))))
			(Byte_Comparitor(_arch 7 0 182(_prcs (_trgt(18))(_sens(0)(7)(12)(17)))))
			(Byte_Count_State_Machine(_arch 8 0 195(_prcs (_simple)(_trgt(16))(_sens(2)(4)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197379)
		(33686018 33686018)
	)
	(_model . Count_Behave 9 -1)
)
I 000055 55 1460          1492045547827 Clk_Gen_Behave
(_unit VHDL (i2c_clock_generator 0 54(clk_gen_behave 0 67))
	(_version vd0)
	(_time 1492045547828 2017.04.12 20:05:47)
	(_source (\./../../i2c_clk_blk.vhd\))
	(_parameters tan)
	(_code 51030b57520606440450420b535707575257035407)
	(_ent
		(_time 1492043709415)
	)
	(_object
		(_gen (_int cnt_f_hi -1 0 55 \105\ (_ent((i 105)))))
		(_gen (_int cnt_s_hi -1 0 56 \417\ (_ent((i 417)))))
		(_gen (_int cnt_f_lo -1 0 57 \209\ (_ent gms((i 209)))))
		(_gen (_int cnt_s_lo -1 0 58 \834\ (_ent gms((i 834)))))
		(_port (_int MPU_CLK -2 0 59(_ent(_in)(_event))))
		(_port (_int Rst_L -2 0 60(_ent(_in))))
		(_port (_int Mode -2 0 61(_ent(_in)(_event))))
		(_port (_int Abort -2 0 62(_ent(_in))))
		(_port (_int SCL_CK -2 0 63(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~834~13 0 68(_scalar (_to i 0 i 834))))
		(_sig (_int count 0 0 68(_arch(_uni))))
		(_sig (_int reset -2 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(6))(_sens(1)(3)))))
			(counter(_arch 1 0 74(_prcs (_trgt(5))(_sens(0)(2)(6)(5))(_dssslsensitivity 3))))
			(std_fast(_arch 2 0 89(_prcs (_simple)(_trgt(4))(_sens(0)(2)(5)(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . Clk_Gen_Behave 3 -1)
)
I 000053 55 1056          1492045547854 Synch_Behave
(_unit VHDL (synch_block 0 62(synch_behave 0 71))
	(_version vd0)
	(_time 1492045547855 2017.04.12 20:05:47)
	(_source (\./../../i2c_sync_blk.vhd\))
	(_parameters tan)
	(_code 712221717926706770736928767773772277277772)
	(_ent
		(_time 1492043709587)
	)
	(_object
		(_port (_int MPU_CLK -1 0 63(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 64(_ent(_in)(_event))))
		(_port (_int SCL -2 0 65(_ent(_in)(_event))))
		(_port (_int SDA -2 0 66(_ent(_in)(_event))))
		(_port (_int SCL_synch -2 0 67(_ent(_out))))
		(_port (_int SDA_synch -2 0 68(_ent(_out))))
		(_sig (_int t1 -2 0 72(_arch(_uni))))
		(_sig (_int t2 -2 0 73(_arch(_uni))))
		(_prcs
			(Sync(_arch 0 0 79(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Synch_Behave 1 -1)
)
I 000056 55 8790          1492045547888 I2C_Main_Behave
(_unit VHDL (i2c_main 0 56(i2c_main_behave 0 90))
	(_version vd0)
	(_time 1492045547889 2017.04.12 20:05:47)
	(_source (\./../../i2c_main_blk.vhd\))
	(_parameters tan)
	(_code 90c2ca9a92c7c785c694c69681cac896c5969993929693)
	(_ent
		(_time 1492043709789)
	)
	(_object
		(_port (_int MPU_CLK -1 0 57(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 58(_ent(_in))))
		(_port (_int SCL -2 0 59(_ent(_in)(_event))))
		(_port (_int SDA -2 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 61(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 0 0 61(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_Flag -1 0 62(_ent(_in)(_event))))
		(_port (_int Byte_Cnt_Flag -1 0 63(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 64(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Trans_Buffer 1 0 64(_ent(_in))))
		(_port (_int Low_Address_Reg 1 0 65(_ent(_in))))
		(_port (_int Lost_Arb -1 0 66(_ent(_in))))
		(_port (_int Start_Det -1 0 67(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 68(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 69(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Command_Reg 2 0 69(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 72(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Status_Reg 3 0 72(_ent(_out))))
		(_port (_int Read_Buffer 1 0 76(_ent(_out))))
		(_port (_int Bit_Cnt_EN -1 0 77(_ent(_out))))
		(_port (_int Byte_Cnt_EN -1 0 78(_ent(_out))))
		(_port (_int Start_EN -1 0 79(_ent(_out))))
		(_port (_int Stop_EN -1 0 80(_ent(_out))))
		(_port (_int SDA_EN1 -1 0 81(_ent(_out))))
		(_port (_int TBE_Set -1 0 82(_ent(_out))))
		(_port (_int RBF_Set -1 0 83(_ent(_out))))
		(_port (_int Go_Clear -1 0 84(_ent(_out))))
		(_port (_int WCS_Ack -1 0 85(_ent(_out))))
		(_port (_int RCS_Ack -1 0 86(_ent(_out))))
		(_sig (_int go -1 0 91(_arch(_uni)(_event))))
		(_sig (_int abort -1 0 92(_arch(_uni))))
		(_sig (_int I2C_Bus_Busy -1 0 93(_arch(_uni))))
		(_sig (_int Error -1 0 94(_arch(_uni))))
		(_sig (_int Abort_Ack -1 0 95(_arch(_uni))))
		(_sig (_int Done -1 0 96(_arch(_uni))))
		(_sig (_int Reset -1 0 97(_arch(_uni)(_event))))
		(_sig (_int I2C_RW_Bit -1 0 99(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 100(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Read_SR 4 0 100(_arch(_uni))))
		(_sig (_int Trans_Buffer_SR 4 0 101(_arch(_uni))))
		(_sig (_int Value -1 0 103(_arch(_uni)(_event))))
		(_sig (_int det_low -1 0 105(_arch(_uni)(_event))))
		(_sig (_int det_high -1 0 106(_arch(_uni)(_event))))
		(_sig (_int MCS_Write_Flag -1 0 107(_arch(_uni))))
		(_sig (_int MCS_Read_Flag -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 109(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int load 5 0 109(_arch(_uni)(_event))))
		(_sig (_int shift -1 0 110(_arch(_uni)(_event))))
		(_sig (_int bit_cnt2 -1 0 111(_arch(_uni)(_event))))
		(_sig (_int b0 -1 0 114(_arch(_uni))))
		(_sig (_int b1 -1 0 115(_arch(_uni))))
		(_sig (_int s -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 120(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int MCS 6 0 120(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 121(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Idle_State 7 0 121(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 122(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Start_EN_State 8 0 122(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 123(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_Slv_Addr_State 9 0 123(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 124(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Write_State 10 0 124(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 125(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Read_State 11 0 125(_arch(_string \"10000"\))))
		(_sig (_int WCS 6 0 129(_arch(_uni)(_event))))
		(_sig (_int Next_WCS 6 0 130(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 131(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_State 12 0 131(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 132(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Write_State 13 0 132(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 133(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Ack_Write_State 14 0 133(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 134(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Ack_Write_State 15 0 134(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 135(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Error_Write_State 16 0 135(_arch(_string \"10000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 139(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int RCS 17 0 139(_arch(_uni)(_event))))
		(_sig (_int Next_RCS 17 0 140(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 141(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Read_State 18 0 141(_arch(_string \"000001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 142(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Read_State 19 0 142(_arch(_string \"000010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 143(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State 20 0 143(_arch(_string \"000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1328 0 144(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State2 21 0 144(_arch(_string \"001000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 145(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Ack_Read_State 22 0 145(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 146(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Error_Read_State 23 0 146(_arch(_string \"100000"\))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_alias((go)(Command_Reg(1))))(_simpleassign BUF)(_trgt(25))(_sens(12(1))))))
			(line__150(_arch 1 0 150(_assignment (_alias((abort)(Command_Reg(0))))(_simpleassign BUF)(_trgt(26))(_sens(12(0))))))
			(line__151(_arch 2 0 151(_assignment (_alias((I2C_RW_Bit)(Low_Address_Reg(0))))(_simpleassign BUF)(_trgt(32))(_sens(8(0))))))
			(line__153(_arch 3 0 153(_assignment (_alias((WCS_Ack)(WCS(3))))(_simpleassign BUF)(_trgt(23))(_sens(47(3))))))
			(line__154(_arch 4 0 154(_assignment (_alias((RCS_Ack)(RCS(4))))(_simpleassign BUF)(_trgt(24))(_sens(49(4))))))
			(line__156(_arch 5 0 156(_assignment (_alias((Status_Reg)(I2C_Bus_Busy)(Error)(Abort_Ack)(Done)))(_trgt(13))(_sens(27)(28)(29)(30)))))
			(line__158(_arch 6 0 158(_assignment (_trgt(31))(_sens(1)(26)))))
			(line__160(_arch 7 0 160(_assignment (_trgt(39))(_sens(32)(46(4))))))
			(line__162(_arch 8 0 162(_assignment (_trgt(38))(_sens(32)(46(3))(46(2))))))
			(output_proc(_arch 9 0 164(_prcs (_trgt(14)(15)(16)(17)(18)(20)(21)(22)(27)(28)(29)(30)(42)(43)(44)(45))(_sens(0)(10)(11)(31)(32)(36)(42)(46)(47)(4)(5)(6)(26)(27)(33)(38)(39)(43)(44)(45)(49(2))(49(0))(49(4))(49(5)))(_dssslsensitivity 9))))
			(I2C_Det(_arch 10 0 281(_prcs (_trgt(36)(37))(_sens(0)(2)(31)))))
			(I2C_Load_SR_Process(_arch 11 0 303(_prcs (_trgt(34(d_7_0))(34)(35))(_sens(0)(31)(40)(41)(7(7))(7(d_6_0))(8(7))(8(d_6_0))(34(7))(34(d_6_0))(34(d_7_0))(35))(_dssslsensitivity 4))))
			(I2C_drive_sda_Process(_arch 12 0 334(_prcs (_trgt(19))(_sens(0)(5)(31)(35)(46(0))(46(1))(47(2))(47(3))(47(4))(36)(49(4)))(_dssslsensitivity 9))))
			(I2C_Write_Process(_arch 13 0 357(_prcs (_simple)(_trgt(40)(41))(_sens(0)(4)(31)(36)(46(3))(46(2))(47(0)))(_read(40)))))
			(I2C_Read_Process(_arch 14 0 384(_prcs (_trgt(33))(_sens(0)(3)(4)(31)(37)(49)(33)(46(4)))(_dssslsensitivity 6))))
			(I2C_WSM(_arch 15 0 410(_prcs (_trgt(47))(_sens(0)(31)(48)))))
			(I2C_WSM_Process(_arch 16 0 419(_prcs (_simple)(_trgt(48))(_sens(3)(5)(9)(36)(37)(38)(47)))))
			(I2C_RSM(_arch 17 0 469(_prcs (_trgt(49))(_sens(0)(31)(50)))))
			(I2C_RSM_Process(_arch 18 0 478(_prcs (_simple)(_trgt(50))(_sens(3)(5)(9)(36)(37)(39)(49)))))
			(I2C_MSM_Process(_arch 19 0 539(_prcs (_trgt(46))(_sens(0)(2)(6)(10)(25)(31)(32)(46)(27)(47(3)))(_dssslsensitivity 8))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_part (46(0))(46(1))(47(2))(47(3))(47(4))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018)
		(197122)
		(770)
		(515)
		(771)
		(131586)
		(33686018 131586)
	)
	(_model . I2C_Main_Behave 20 -1)
)
I 000058 55 5338          1492045547932 MPU_to_I2C_Behave
(_unit VHDL (mpu_to_i2c 0 55(mpu_to_i2c_behave 0 83))
	(_version vd0)
	(_time 1492045547933 2017.04.12 20:05:47)
	(_source (\./../../i2c_mpu_blk.vhd\))
	(_parameters tan)
	(_code bfedb8eae9e9eeaababcabe5b8bae9b9b6bcbdb9bc)
	(_ent
		(_time 1492043709997)
	)
	(_object
		(_port (_int MPU_CLK -1 0 56(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 57(_ent(_in)(_event))))
		(_port (_int CS_L -1 0 58(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 59(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Addr_Bits 0 0 59(_ent(_in)(_event))))
		(_port (_int RW_L -1 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 61(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Read_Buffer 1 0 61(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 62(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Status_Reg 2 0 62(_ent(_in))))
		(_port (_int TBE_Set -1 0 66(_ent(_in)(_event))))
		(_port (_int RBF_Set -1 0 67(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 68(_ent(_in)(_event))))
		(_port (_int Go_Clear -1 0 69(_ent(_in)(_event))))
		(_port (_int Low_Address_Reg 1 0 70(_ent(_out))))
		(_port (_int Upper_Address_Reg 0 0 71(_ent(_out))))
		(_port (_int Byte_Count_Reg 1 0 72(_ent(_out))))
		(_port (_int Command_Reg 1 0 73(_ent(_out))))
		(_port (_int Trans_Buffer 1 0 76(_ent(_out))))
		(_port (_int Trans_Buffer_Empty -1 0 77(_ent(_out))))
		(_port (_int Read_Buffer_Full -1 0 78(_ent(_out))))
		(_port (_int Iack -1 0 79(_ent(_out))))
		(_port (_int DATA 1 0 80(_ent(_inout)(_event))))
		(_sig (_int tbe -1 0 84(_arch(_uni))))
		(_sig (_int rbf -1 0 85(_arch(_uni))))
		(_sig (_int write_pulse -1 0 87(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ns 3 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int transb 4 0 90(_arch(_uni))))
		(_sig (_int laddr 4 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 92(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int upaddr 5 0 92(_arch(_uni))))
		(_sig (_int bcnt 4 0 93(_arch(_uni))))
		(_sig (_int cmd 4 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 96(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int write 6 0 96(_arch(_string \"000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 97(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int low_addr 7 0 97(_arch(_string \"001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 98(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int up_addr 8 0 98(_arch(_string \"010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 99(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int command 9 0 99(_arch(_string \"100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 100(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int byte_cnt 10 0 100(_arch(_string \"101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 101(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int iack_st 11 0 101(_arch(_string \"110"\))))
		(_sig (_int temp_data 4 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1315 0 171(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int idle 12 0 171(_prcs 10(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1317 0 172(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int one 13 0 172(_prcs 10(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1319 0 173(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int two 14 0 173(_prcs 10(_string \"10"\))))
		(_prcs
			(line__108(_arch 0 0 108(_assignment (_alias((Trans_Buffer_Empty)(tbe)))(_simpleassign BUF)(_trgt(16))(_sens(20)))))
			(line__109(_arch 1 0 109(_assignment (_alias((Read_Buffer_Full)(rbf)))(_simpleassign BUF)(_trgt(17))(_sens(21)))))
			(line__110(_arch 2 0 110(_assignment (_trgt(19))(_sens(2)(4)(29)))))
			(line__111(_arch 3 0 111(_assignment (_alias((Trans_Buffer)(transb)))(_trgt(15))(_sens(24)))))
			(line__112(_arch 4 0 112(_assignment (_alias((Low_Address_Reg)(laddr)))(_trgt(11))(_sens(25)))))
			(line__113(_arch 5 0 113(_assignment (_alias((Upper_Address_Reg)(upaddr)))(_trgt(12))(_sens(26)))))
			(line__114(_arch 6 0 114(_assignment (_alias((Command_Reg)(cmd)))(_trgt(14))(_sens(28)))))
			(line__115(_arch 7 0 115(_assignment (_alias((Byte_Count_Reg)(bcnt)))(_trgt(13))(_sens(27)))))
			(tdata(_arch 8 0 117(_prcs (_simple)(_trgt(29))(_sens(3(2))(5)(6)(20)(21)))))
			(MPU(_arch 9 0 127(_prcs (_trgt(24)(25)(26)(27)(28(7))(28))(_sens(0)(1)(3)(10)(19)(22)(24)(25)(26)(27)(28))(_dssslsensitivity 6))))
			(pulse_write(_arch 10 0 169(_prcs (_trgt(22)(23))(_sens(0)(1)(2)(4)(23))(_dssslsensitivity 4))))
			(iack_set(_arch 11 0 208(_prcs (_trgt(18))(_sens(0)(1)(9)(2)(3)(4))(_dssslsensitivity 3))))
			(trans_buf_empty(_arch 12 0 221(_prcs (_trgt(20))(_sens(0)(1)(7)(2)(3)(4))(_dssslsensitivity 3))))
			(read_buf_full(_arch 13 0 234(_prcs (_trgt(21))(_sens(0)(1)(8)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036)
		(2)
		(131586)
		(33686018 33686018)
		(131843)
	)
	(_model . MPU_to_I2C_Behave 14 -1)
)
I 000062 55 344           1492045549221 $root 0000000000557 3
™U    ™U  @  -  i?W”ëóÜÂh\kSo5‡äœ1˙ñ‹cÁ°à4‡≤Y„MÛ2¶l€ñ=Âﬁ VjÕ^N‰ì“¥Ì£∑Í¸0e5zï)F,€])/Ô˜àë’6?À%+Y≤ïMGÒÂ„Y´/^ï/T™é·¨?Ué:}VπNË-Ò\/ﬁH1uÆï1·r@
,¥iÿ6ˆèXñ8¡Å©ºu˙8∑iÑﬂÊæÇ-I˛Üúã'¬ô%ÔIÏªƒèÅûKìëfı;Ôeœƒ°S±]è◊Ôj4•&7‚à’,‡cÂn‡Ñ›[a
ˇÈÏΩ2¯Â¢ÀwSR…–mΩû◊≤7å8 ìíÙ±…ØøhÕÒ]?•±}èj¨ÿLöÓ·íX˙#».|ïâ	^ÏxÛZŒ–|v®?"¯ô¿DdèπU™U™I 000048 55 10339         1492045549223 I2C_Top
(_unit VERILOG 6.3365.6.764 (I2C_Top 0 55(I2C_Top 0 55))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../i2c_top.v\ VERILOG (\./../../i2c_top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_code 10404f121245470546141542564b411419131214131546)
	(_ent
		(_time 1492045548000)
	)
	(_parameters        accs         )
	(_object
		(_port (_int SDA ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int Clock ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset_L ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CS_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RW_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int INTR_L ~wire 0 58 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int A0 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A1 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A2 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 60 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int DATA ~[7:0]wire~ 0 60 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int Start_Enable ~wire 0 78 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Enable ~wire 0 79 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Start_Det_Bit ~wire 0 80 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Det_Bit ~wire 0 81 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1 ~wire 0 83 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_2 ~wire 0 84 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_3 ~wire 0 85 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1_out ~wire 0 87 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_2_out ~wire 0 88 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_3_out ~wire 0 89 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SCL_CK ~wire 0 91 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL_synch ~wire 0 93 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_synch ~wire 0 94 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[2:0]wire~ 0 95 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int Bit_Count ~[2:0]wire~ 0 95 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Enable ~wire 0 96 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Enable ~wire 0 97 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Flag ~wire 0 98 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Flag ~wire 0 99 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buf_Empty_Set ~wire 0 100 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buf_Full_Set ~wire 0 101 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Iack_Clear ~wire 0 102 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Go_Clear ~wire 0 103 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer_Empty ~wire 0 104 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer_Full ~wire 0 105 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int abits ~[2:0]wire~ 0 106 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA1 ~wire 0 108 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL1 ~wire 0 109 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wcsack ~wire 0 110 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rcsack ~wire 0 111 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Command_Reg ~[7:0]wire~ 0 113 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Status_Reg ~[7:0]wire~ 0 116 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer ~[7:0]wire~ 0 121 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer ~[7:0]wire~ 0 122 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Low_Address_Reg ~[7:0]wire~ 0 123 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Reg ~[7:0]wire~ 0 125 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_GO ~wire 0 128 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort ~wire 0 129 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Iack ~wire 0 130 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Mode ~wire 0 131 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Addr_Size ~wire 0 132 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int I2C_Recieve_IE ~wire 0 133 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Trans_IE ~wire 0 134 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Bus_Busy ~wire 0 137 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort_Ack ~wire 0 138 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Error ~wire 0 139 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Lost_Arb ~wire 0 140 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Done ~wire 0 141 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_RW_Bit ~wire 0 144 (_arch (_uni)))(_net)(_flags1))
		(_sig (_virtual \3 \ 0 223 (_uni ((41(d_7_5))(41(3))))))
		(_sig (_virtual \2 \ 0 220 (_uni ((46)(47)))))
		(_sig (_virtual \1 \ 0 187 (_uni ((53)(55)(54)(56)(57)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#151_0@ (_arch 0 0 151 (_prcs 0(_simple)(_trgt(46))(_sens(40(7)))
			)))
			(@ASSIGN#152_1@ (_arch 1 0 152 (_prcs 1(_simple)(_trgt(47))(_sens(40(6)))
			)))
			(@ASSIGN#153_2@ (_arch 2 0 153 (_prcs 2(_simple)(_trgt(49))(_sens(40(4)))
			)))
			(@ASSIGN#154_3@ (_arch 3 0 154 (_prcs 3(_simple)(_trgt(50))(_sens(40(2)))
			)))
			(@ASSIGN#155_4@ (_arch 4 0 155 (_prcs 4(_simple)(_trgt(52))(_sens(40(1)))
			)))
			(@ASSIGN#156_5@ (_arch 5 0 156 (_prcs 5(_simple)(_trgt(51))(_sens(40(0)))
			)))
			(@ASSIGN#157_6@ (_arch 6 0 157 (_prcs 6(_simple)(_trgt(58))(_sens(44(0)))
			)))
			(@ASSIGN#160_7@ (_arch 7 0 160 (_prcs 7(_simple)(_trgt(53))(_sens(41(7)))
			)))
			(@ASSIGN#161_8@ (_arch 8 0 161 (_prcs 8(_simple)(_trgt(54))(_sens(41(6)))
			)))
			(@ASSIGN#162_9@ (_arch 9 0 162 (_prcs 9(_simple)(_trgt(55))(_sens(41(5)))
			)))
			(@ASSIGN#163_10@ (_arch 10 0 163 (_prcs 10(_simple)(_trgt(56))(_sens(41(4)))
			)))
			(@ASSIGN#164_11@ (_arch 11 0 164 (_prcs 11(_simple)(_trgt(57))(_sens(41(3)))
			)))
			(@ASSIGN#167_12@ (_arch 12 0 167 (_prcs 12(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#168_13@ (_arch 13 0 168 (_prcs 13(_simple)(_trgt(37))(_sens(1))
			)))
			(@ASSIGN#174_14@ (_arch 14 0 174 (_prcs 14(_simple)(_trgt(1))(_sens(21))
			)))
			(@ASSIGN#176_15@ (_arch 15 0 176 (_prcs 15(_simple)(_trgt(0))(_sens(15)(16)(17))
			)))
			(@ASSIGN#178_16@ (_arch 16 0 178 (_prcs 16(_simple)(_trgt(35))(_sens(9)(8)(7))
			)))
		)
	)
	
	
	(_scope
	)
	(_inst MPU_to_I2C_1 0 180 (_ent . MPU_to_I2C)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((CS_L) (CS_L))
			((Addr_Bits) (abits))
			((RW_L) (RW_L))
			((Read_Buffer) (Read_Buffer))
			((Status_Reg) (\1 \))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Iack_Clear) (Iack_Clear))
			((Go_Clear) (Go_Clear))
			((Low_Address_Reg) (Low_Address_Reg))
			((Upper_Address_Reg) (_open))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Command_Reg) (Command_Reg))
			((Trans_Buffer) (Trans_Buffer))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Read_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((DATA) (DATA))
		)
	)
	(_inst I2C_Main_1 0 207 (_ent . I2C_Main)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
			((Trans_Buffer) (Trans_Buffer))
			((Low_Address_Reg) (Low_Address_Reg))
			((Lost_Arb) (I2C_Lost_Arb))
			((Start_Det) (Start_Det_Bit))
			((Stop_Det) (Stop_Det_Bit))
			((Command_Reg) (\2 \))
			((Status_Reg) (\3 \))
			((Read_Buffer) (Read_Buffer))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Start_EN) (Start_Enable))
			((Stop_EN) (Stop_Enable))
			((SDA_EN1) (SDA_EN_1))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Go_Clear) (Go_Clear))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
		)
	)
	(_inst Synch_1 0 240 (_ent . Synch_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL1))
			((SDA) (SDA1))
			((SCL_synch) (SCL_synch))
			((SDA_synch) (SDA_synch))
		)
	)
	(_inst I2C_Clock_Gen_1 0 250 (_ent . I2C_Clock_Generator)
		(_gen
			((_cnst \7\))
			((_cnst \162\))
			((_cnst \14\))
			((_cnst \325\))
		)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Mode) (I2C_Mode))
			((Abort) (I2C_Abort))
			((SCL_CK) (SCL_CK))
		)
		(_delay (7.000000)(162.000000))
	)
	(_inst Counter_Blk_1 0 263 (_ent . Counter_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((Abort) (Command_Reg(6)))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Go) (I2C_GO))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
		)
	)
	(_inst Arb_1 0 277 (_ent . Arbitrator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN1) (SDA_EN_1))
			((SDA_EN2) (SDA_EN_2))
			((SDA_EN3) (SDA_EN_3))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
			((Lost_ARB) (Status_Reg(4)))
		)
	)
	(_inst Int_Ctrl_1 0 290 (_ent . Int_Ctrl_Block)
		(_port
			((MPU_CLK) (Clock))
			((RST_L) (Reset_L))
			((abort) (I2C_Abort))
			((Trans_IE) (I2C_Trans_IE))
			((Recieve_IE) (I2C_Recieve_IE))
			((I2C_RW) (I2C_RW_Bit))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Recieve_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((Iack_Clear) (Iack_Clear))
			((INTR_L) (INTR_L))
		)
	)
	(_inst Start_Gen_1 0 304 (_ent . Start_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Start_Enable) (Start_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN2) (SDA_EN_2))
		)
	)
	(_inst Start_Det_1 0 313 (_ent . Start_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Start_Det) (Start_Det_Bit))
		)
	)
	(_inst Stop_Gen_1 0 321 (_ent . Stop_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Stop_Enable) (Stop_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN3) (SDA_EN_3))
		)
	)
	(_inst Stop_Det_1 0 330 (_ent . Stop_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Stop_Det) (Stop_Det_Bit))
		)
	)
	(_model . I2C_Top 18 -1)

)
I 000053 55 4229          1492045549225 beamforming2
(_unit VERILOG 6.3365.6.764 (beamforming2 0 1(beamforming2 0 1))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../beamforming2.v\ VERILOG (\./../../beamforming2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 10424417154745064c43064a171712164416191645)
	(_ent
		(_time 1492045548000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 13 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 13 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 14 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 14 \30\ (_ent -1 (_cnst \30\))))
		(_type (_int ~vector~2 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int idle ~vector~2 0 15 \3'd000\ (_ent -1 (_cnst \3'd0\))))
		(_type (_int ~vector~3 0 16 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int fill ~vector~3 0 16 \3'd1\ (_ent -1 (_cnst \3'd1\))))
		(_type (_int ~vector~4 0 17 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_diff ~vector~4 0 17 \3'd2\ (_ent -1 (_cnst \3'd2\))))
		(_type (_int ~vector~5 0 18 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_add ~vector~5 0 18 \3'd3\ (_ent -1 (_cnst \3'd3\))))
		(_type (_int ~vector~6 0 19 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int done_state ~vector~6 0 19 \3'd4\ (_ent -1 (_cnst \3'd4\))))
		(_port (_int compute_clk ~wire 0 2 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  4)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trigger ~wire 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 7 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 8 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 8 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 9 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[1:0]reg~ 0 31 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int state ~[1:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~[1:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 32 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int index ~[5:0]reg~ 0 32 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:89]~ 0 34 (_array ~reg ((_to i 0 i 89)(_dto i 15 i 0)))))
		(_sig (_int right_data_storage ~[15:0]reg~[0:89]~ 0 34 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int left_data_storage ~[15:0]reg~[0:89]~ 0 35 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[30:0]reg~[0:29]~ 0 36 (_array ~reg ((_to i 0 i 29)(_dto i 30 i 0)))))
		(_sig (_int difference ~[30:0]reg~[0:29]~ 0 36 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[50:0]reg~ 0 37 (_array ~reg ((_dto i 50 i 0)))))
		(_sig (_int sum ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sum_temp ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 39 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int inner_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int inner_loop2 ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int outer_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int i ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int j ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#42_0@ (_arch 0 0 42 (_prcs 0(_trgt(9))(_read)(_sens(8)(7)(4))
				(_need_init)
			)))
			(@ALWAYS#67_1@ (_arch 1 0 67 (_prcs 1(_trgt(8))(_read(1)(5)(9))
				(_need_init)
			)))
			(@ALWAYS#77,105_2@ (_arch 2 0 77 (_prcs 2(_trgt(6)(19)(12)(11)(12(0))(11(0))(7)(10)(16)(18)(13)(14)(15)(17))(_read(1)(5)(8)(19)(2)(3)(12)(11)(16)(18)(17)(13)(15)(14))
				(_need_init)
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 4 (_virtual))))
		)
	)
	
	
	(_model . beamforming2 5 -1)

)
I 000055 55 2047          1492045549227 classification
(_unit VERILOG 6.3365.6.764 (classification 0 1(classification 0 1))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../clasification.v\ VERILOG (\./../../clasification.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code 20727524737775372276337a782626262926232621)
	(_ent
		(_time 1492045548000)
	)
	(_parameters        accs         )
	(_object
		(_type (_int ~[5:0]wire~ 0 3 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int zcr_count_left ~[5:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int zcr_valid_left ~wire 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[30:0]wire~ 0 6 (_array ~wire ((_dto i 30 i 0)))))
		(_port (_int ste_left ~[30:0]wire~ 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ste_left_valid ~wire 0 7 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 9 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int subMean_left_out ~[15:0]wire~ 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int subMean_left_valid ~wire 0 10 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 12 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 13 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int zcr_active ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ste_active ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int submean_active ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#20_0@ (_arch 0 0 20 (_prcs 0(_simple)(_trgt(8))(_sens(0)(1))
			)))
			(@ASSIGN#21_1@ (_arch 1 0 21 (_prcs 1(_simple)(_trgt(9))(_sens(2)(3))
			)))
			(@ASSIGN#22_2@ (_arch 2 0 22 (_prcs 2(_simple)(_trgt(10))(_sens(4)(5))
			)))
			(@ASSIGN#23_3@ (_arch 3 0 23 (_prcs 3(_alias ((glass)(zcr_active)(ste_active)(submean_active)))(_simple)(_trgt(6))(_sens(8)(9)(10))
			)))
			(@ASSIGN#24_4@ (_arch 4 0 24 (_prcs 4(_alias ((shout)(glass)))(_simple)(_trgt(7))(_sens(6))
			)))
		)
	)
	
	
	(_model . classification 6 -1)

)
I 000056 55 1179          1492045549229 rising_edge_det
(_unit VERILOG 6.3365.6.764 (rising_edge_det 0 1(rising_edge_det 0 1))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../rising_edge_det.v\ VERILOG (\./../../rising_edge_det.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 20737424297677362823657a762576262526242627)
	(_ent
		(_time 1492045548000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_port (_int clk ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int reset ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int din ~wire 0 1 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pe ~reg 0 1 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int temp ~reg 0 6 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#8_0@ (_arch 0 0 8 (_prcs 0(_trgt(4))(_sens(0)(1)(2))(_dssslclk(0))
			)))
			(@ALWAYS#15_1@ (_arch 1 0 15 (_prcs 1(_trgt(3))(_sens(0)(1)(4)(2))(_dssslclk(0))
			)))
		)
	)
	
	
	(_model . rising_edge_det 3 -1)

)
I 000053 55 4397          1492045549231 fifo_submean
(_unit VERILOG 6.3365.6.764 (fifo_submean 0 8(fifo_submean 0 8))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../fifo_submean.v\ VERILOG (\./../../fifo_submean.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 20727024297772367577667b722725262226742625)
	(_ent
		(_time 1492045548000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Data ~[14:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[14:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_submean_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_submean_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_submean_0_0.AFPOINTER1 (_string \V"0b00000010010000"\) (_source 0 34))
		(_toward 0 fifo_submean_0_0.AFPOINTER (_string \V"0b00000010100000"\) (_source 0 35))
		(_toward 0 fifo_submean_0_0.AEPOINTER1 (_string \V"0b00000010110000"\) (_source 0 36))
		(_toward 0 fifo_submean_0_0.AEPOINTER (_string \V"0b00000010100000"\) (_source 0 37))
		(_toward 0 fifo_submean_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_submean_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_submean_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_submean_0_0.REGMODE (_string \V"OUTREG"\) (_source 0 41))
		(_toward 0 fifo_submean_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_submean_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_submean_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (scuba_vlo))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (_open))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_submean 3 -1)

)
I 000049 55 3373          1492045549233 submean2
(_unit VERILOG 6.3365.6.764 (submean2 0 1(submean2 0 1))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../submean2.v\ VERILOG (\./../../submean2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 20737525257776367721357a702675232227232725)
	(_ent
		(_time 1492045548000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 10 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 11 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  3)))))
		(_port (_int data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 6 (_array ~reg ((_range  4)))))
		(_port (_int subMean_out ~[DATA_WIDTH-1:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int subMean_valid ~wire 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int Full ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Rd_En ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 21 (_array ~reg ((_range  5)(_dto i 15 i 0)))))
		(_sig (_int subMean_window ~[15:0]reg~[0:window_size-1]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[19:0]reg~ 0 22 (_array ~reg ((_dto i 19 i 0)))))
		(_sig (_int sum ~[19:0]reg~ 0 22 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~ 0 23 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int avg ~[15:0]reg~ 0 23 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[4:0]reg~ 0 24 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int window_init_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int window_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 25 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 25 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[14:0]wire~ 0 26 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int fifo_out ~[14:0]wire~ 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#33_0@ (_arch 0 0 33 (_prcs 0(_alias ((subMean_valid)(Rd_En)))(_simple)(_trgt(4))(_sens(6))
			)))
			(@ALWAYS#35_1@ (_arch 1 0 35 (_prcs 1(_trgt(8)(9)(3))(_read(0)(2)(6)(8)(1(d_14_0))(13)(9))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst f1 0 28 (_ent . fifo_submean)
		(_port
			((Data) (data_in(d_14_0)))
			((WrClock) (clk))
			((RdClock) (clk))
			((WrEn) (\1 \))
			((RdEn) (Rd_En))
			((Reset) (reset))
			((RPReset) (_open))
			((Q) (fifo_out))
			((Empty) (_open))
			((Full) (Full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst r1 0 31 (_ent . rising_edge_det)
		(_port
			((clk) (clk))
			((reset) (reset))
			((din) (Full))
			((pe) (Rd_En))
		)
	)
	(_model . submean2 6 -1)

)
I 000048 55 9625          1492045549235 squares
(_unit VERILOG 6.3365.6.764 (squares 0 8(squares 0 8))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../squares.v\ VERILOG (\./../../squares.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 20737525217671367324327a742723272327212725)
	(_ent
		(_time 1492045548000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[6:0]wire~ 0 8 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int Address ~[6:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClockEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Q ~[14:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int qdataout14_ffin ~wire 0 15 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout13_ffin ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout12_ffin ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout11_ffin ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout10_ffin ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout9_ffin ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout8_ffin ~wire 0 21 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout7_ffin ~wire 0 22 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout6_ffin ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout5_ffin ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout4_ffin ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout3_ffin ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout2_ffin ~wire 0 27 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout1_ffin ~wire 0 28 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout0_ffin ~wire 0 29 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
	)
	
	
	(_defparam
		(_toward 0 mem_0_14.initval (_cnst \128'h80000000000000000000000000000000\) (_source 0 91))
		(_toward 0 mem_0_13.initval (_cnst \128'h7FFFFFFFFC0000000000000000000000\) (_source 0 96))
		(_toward 0 mem_0_12.initval (_cnst \128'h7FFFC00003FFFFFF8000000000000000\) (_source 0 101))
		(_toward 0 mem_0_11.initval (_cnst \128'h7F803FE003FFC0007FFFE00000000000\) (_source 0 106))
		(_toward 0 mem_0_10.initval (_cnst \128'h78783C1F83F03F807F801FFF80000000\) (_source 0 111))
		(_toward 0 mem_0_9.initval (_cnst \128'h6666339C638E3878787C1F807FC00000\) (_source 0 116))
		(_toward 0 mem_0_8.initval (_cnst \128'h5555AB5A5A49B66666639C78783F8000\) (_source 0 121))
		(_toward 0 mem_0_7.initval (_cnst \128'h0F0E33336D2D55555A5B6666387800\) (_source 0 126))
		(_toward 0 mem_0_6.initval (_cnst \128'h0F332D555A6678000F332D555A66780\) (_source 0 131))
		(_toward 0 mem_0_5.initval (_cnst \128'h03355660033556600335566003355660\) (_source 0 136))
		(_toward 0 mem_0_4.initval (_cnst \128'h0D580D580D580D580D580D580D580D58\) (_source 0 141))
		(_toward 0 mem_0_3.initval (_cnst \128'h14141414141414141414141414141414\) (_source 0 146))
		(_toward 0 mem_0_2.initval (_cnst \128'h22222222222222222222222222222222\) (_source 0 151))
		(_toward 0 mem_0_1.initval (_cnst \128'h0\) (_source 0 156))
		(_toward 0 mem_0_0.initval (_cnst \128'h55555555555555555555555555555555\) (_source 0 161))
	)
	(_scope
	)
	(_inst FF_14 0 31 (_ent . FD1P3DX)
		(_port
			((D) (qdataout14_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(14)))
		)
	)
	(_inst FF_13 0 35 (_ent . FD1P3DX)
		(_port
			((D) (qdataout13_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(13)))
		)
	)
	(_inst FF_12 0 39 (_ent . FD1P3DX)
		(_port
			((D) (qdataout12_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(12)))
		)
	)
	(_inst FF_11 0 43 (_ent . FD1P3DX)
		(_port
			((D) (qdataout11_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(11)))
		)
	)
	(_inst FF_10 0 47 (_ent . FD1P3DX)
		(_port
			((D) (qdataout10_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(10)))
		)
	)
	(_inst FF_9 0 51 (_ent . FD1P3DX)
		(_port
			((D) (qdataout9_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(9)))
		)
	)
	(_inst FF_8 0 55 (_ent . FD1P3DX)
		(_port
			((D) (qdataout8_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(8)))
		)
	)
	(_inst FF_7 0 59 (_ent . FD1P3DX)
		(_port
			((D) (qdataout7_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(7)))
		)
	)
	(_inst FF_6 0 63 (_ent . FD1P3DX)
		(_port
			((D) (qdataout6_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(6)))
		)
	)
	(_inst FF_5 0 67 (_ent . FD1P3DX)
		(_port
			((D) (qdataout5_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(5)))
		)
	)
	(_inst FF_4 0 71 (_ent . FD1P3DX)
		(_port
			((D) (qdataout4_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(4)))
		)
	)
	(_inst FF_3 0 75 (_ent . FD1P3DX)
		(_port
			((D) (qdataout3_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(3)))
		)
	)
	(_inst FF_2 0 79 (_ent . FD1P3DX)
		(_port
			((D) (qdataout2_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(2)))
		)
	)
	(_inst FF_1 0 83 (_ent . FD1P3DX)
		(_port
			((D) (qdataout1_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(1)))
		)
	)
	(_inst FF_0 0 87 (_ent . FD1P3DX)
		(_port
			((D) (qdataout0_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(0)))
		)
	)
	(_inst mem_0_14 0 92 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout14_ffin))
		)
	)
	(_inst mem_0_13 0 97 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout13_ffin))
		)
	)
	(_inst mem_0_12 0 102 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout12_ffin))
		)
	)
	(_inst mem_0_11 0 107 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout11_ffin))
		)
	)
	(_inst mem_0_10 0 112 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout10_ffin))
		)
	)
	(_inst mem_0_9 0 117 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout9_ffin))
		)
	)
	(_inst mem_0_8 0 122 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout8_ffin))
		)
	)
	(_inst mem_0_7 0 127 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout7_ffin))
		)
	)
	(_inst mem_0_6 0 132 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout6_ffin))
		)
	)
	(_inst mem_0_5 0 137 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout5_ffin))
		)
	)
	(_inst mem_0_4 0 142 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout4_ffin))
		)
	)
	(_inst mem_0_3 0 147 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout3_ffin))
		)
	)
	(_inst mem_0_2 0 152 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout2_ffin))
		)
	)
	(_inst mem_0_1 0 157 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout1_ffin))
		)
	)
	(_inst mem_0_0 0 162 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout0_ffin))
		)
	)
	(_model . squares 1 -1)

)
I 000044 55 2480          1492045549237 ste
(_unit VERILOG 6.3365.6.764 (ste 0 1(ste 0 1))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../ste.v\ VERILOG (\./../../ste.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 20737525247771372721347a742723272426252723)
	(_ent
		(_time 1492045548000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 8 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 8 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 9 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[30:0]reg~ 0 5 (_array ~reg ((_dto i 30 i 0)))))
		(_port (_int ste ~[30:0]reg~ 0 5 (_arch (_out)))(_reg)(_flags2))
		(_port (_int ste_valid ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[14:0]wire~ 0 17 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int square ~[14:0]wire~ 0 17 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[6:0]reg~ 0 18 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 19 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int ste_window ~[15:0]reg~[0:window_size-1]~ 0 19 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 20 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 20 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int sum ~[30:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#23,48,60_0@ (_arch 0 0 23 (_prcs 0(_trgt(6)(3)(4)(8)(7)(9))(_read(0)(2)(6)(9)(8)(1)(5))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst sq1 0 58 (_ent . squares)
		(_port
			((Address) (data(d_14_8)))
			((OutClock) (clk))
			((OutClockEn) (\1 \))
			((Reset) (reset))
			((Q) (square))
		)
	)
	(_model . ste 6 -1)

)
I 000044 55 2302          1492045549239 zcr
(_unit VERILOG 6.3365.6.764 (zcr 0 1(zcr 0 1))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../zcr.v\ VERILOG (\./../../zcr.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 20732724237676377577337b732771262327222771)
	(_ent
		(_time 1492045548000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[5:0]reg~ 0 6 (_array ~reg ((_dto i 5 i 0)))))
		(_port (_int zcr_count ~[5:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int zcr_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int zcr_count_temp ~[5:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int current ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int not_previous ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 21 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 22 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int zcr_window ~[15:0]reg~[0:window_size-1]~ 0 22 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int clear ~reg 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 24 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 24 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#26,49,61_0@ (_arch 0 0 26 (_prcs 0(_trgt(8)(4)(3)(11)(9)(5)(6)(7))(_read(0)(2)(8)(5)(11)(1)(9)(6)(7))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . zcr 6 -1)

)
I 000050 55 4335          1492045549241 fifo_left
(_unit VERILOG 6.3365.6.764 (fifo_left 0 8(fifo_left 0 8))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../fifo_left.v\ VERILOG (\./../../fifo_left.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 20727024297772367577667a222625262627242626)
	(_ent
		(_time 1492045548000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_left_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_left_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_left_0_0.AFPOINTER1 (_string \V"0b00000011010000"\) (_source 0 34))
		(_toward 0 fifo_left_0_0.AFPOINTER (_string \V"0b00000011100000"\) (_source 0 35))
		(_toward 0 fifo_left_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_left_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_left_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_left_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_left_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_left_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_left_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_left_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_left_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_left 3 -1)

)
I 000051 55 4355          1492045549243 fifo_right
(_unit VERILOG 6.3365.6.764 (fifo_right 0 8(fifo_right 0 8))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../fifo_right.v\ VERILOG (\./../../fifo_right.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 20727024297772367577667b732629262726282724)
	(_ent
		(_time 1492045548000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_right_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_right_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_right_0_0.AFPOINTER1 (_string \V"0b00000011110000"\) (_source 0 34))
		(_toward 0 fifo_right_0_0.AFPOINTER (_string \V"0b00000100000000"\) (_source 0 35))
		(_toward 0 fifo_right_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_right_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_right_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_right_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_right_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_right_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_right_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_right_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_right_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_right 3 -1)

)
I 000056 55 4455          1492045549245 fifo_horizontal
(_unit VERILOG 6.3365.6.764 (fifo_horizontal 0 8(fifo_horizontal 0 8))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../fifo_horizontal.v\ VERILOG (\./../../fifo_horizontal.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 20727024297772367577667a792676272226292771)
	(_ent
		(_time 1492045548000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER1 (_string \V"0b00000011100000"\) (_source 0 34))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER (_string \V"0b00000011110000"\) (_source 0 35))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_horizontal_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_horizontal_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_horizontal_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_horizontal_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_horizontal_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_horizontal 3 -1)

)
I 000047 55 4474          1492045549247 i2s_rx
(_unit VERILOG 6.3365.6.764 (i2s_rx 0 9(i2s_rx 0 9))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_code 30626f30326667253764226b693639333237333566)
	(_ent
		(_time 1492045548000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 11 \16\ (_ent -1 (_cnst \16\))))
		(_port (_int i_sys_rst ~wire 0 13 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sck ~wire 0 15 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_ws ~wire 0 16 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int i_sd ~wire 0 17 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 19 (_array ~wire ((_range  14)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 19 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 20 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_left_vld ~wire 0 21 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_vld ~wire 0 22 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int ws_i ~reg 0 39 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 40 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_vld_i ~reg 0 41 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_i ~reg 0 42 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 43 (_array ~reg ((_range  15)))))
		(_sig (_int left_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 43 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 44 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_vld_reg_i ~reg 0 45 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_reg_i ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_pulse_i ~wire 0 48 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_vld ~wire 0 49 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_vld ~wire 0 50 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int d1_right_vld ~reg 0 52 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_right_vld ~reg 0 53 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int d1_left_vld ~reg 0 54 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_left_vld ~reg 0 55 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 56 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 57 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 58 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 59 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_i ~reg 0 60 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#64,82,93,152,161_0@ (_arch 0 0 64 (_prcs 0(_trgt(8)(9)(27)(12)(13)(10)(11)(21)(22)(19)(20))(_read(1)(0)(2)(8)(3)(9)(12(_range 16))(27)(13(_range 17))(16)(10)(11)(17)(21)(18)(19))
				(_need_init)
			)))
			(@ASSIGN#79_1@ (_arch 1 0 79 (_prcs 1(_simple)(_trgt(16))(_sens(8)(9))
			)))
			(@ALWAYS#111_2@ (_arch 2 0 111 (_prcs 4(_trgt(14)(15))(_sens(1)(0)(10)(11))(_dssslclk(1))
			)))
			(@ALWAYS#124_3@ (_arch 3 0 124 (_prcs 5(_trgt(23))(_sens(1)(0)(12))(_dssslclk(1))
			)))
			(@ALWAYS#131_4@ (_arch 4 0 131 (_prcs 6(_trgt(25))(_sens(1)(0)(23))(_dssslclk(1))
			)))
			(@ALWAYS#138_5@ (_arch 5 0 138 (_prcs 7(_trgt(24))(_sens(1)(0)(13))(_dssslclk(1))
			)))
			(@ALWAYS#145_6@ (_arch 6 0 145 (_prcs 8(_trgt(26))(_sens(1)(0)(24))(_dssslclk(1))
			)))
			(@ASSIGN#171_7@ (_arch 7 0 171 (_prcs 11(_simple)(_trgt(4))(_sens(25))
			)))
			(@ASSIGN#172_8@ (_arch 8 0 172 (_prcs 12(_simple)(_trgt(5))(_sens(26))
			)))
			(@ASSIGN#174_9@ (_arch 9 0 174 (_prcs 13(_alias ((o_left_vld)(d2_left_vld)))(_simple)(_trgt(6))(_sens(22))
			)))
			(@ASSIGN#175_10@ (_arch 10 0 175 (_prcs 14(_alias ((o_right_vld)(d2_right_vld)))(_simple)(_trgt(7))(_sens(20))
			)))
			(@ASSIGN#177_11@ (_arch 11 0 177 (_prcs 15(_simple)(_trgt(17))(_sens(10)(14))
			)))
			(@ASSIGN#178_12@ (_arch 12 0 178 (_prcs 16(_simple)(_trgt(18))(_sens(11)(15))
			)))
			(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 17 (_virtual))))
		)
	)
	
	
	(_model . i2s_rx 25 -1)

)
I 000055 55 2091          1492045549249 I2S_Controller
(_unit VERILOG 6.3365.6.764 (I2S_Controller 0 1(I2S_Controller 0 1))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 30606f30326467256337236a373665373437323666)
	(_ent
		(_time 1492045548000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 15 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int o_ws ~reg 0 5 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 6 (_array ~wire ((_range  2)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_left_vld ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_vld ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]reg~ 0 28 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int count ~[4:0]reg~ 0 28 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#48_0@ (_arch 0 0 48 (_prcs 0(_trgt(8)(3))(_read(2)(0)(8)(3))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 1 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst i2s_rx_inst 0 66 (_ent . i2s_rx)
		(_gen
			((DATA_WIDTH) (DATA_WIDTH))
		)
		(_port
			((i_sys_rst) (rst))
			((i_sck) (o_sck))
			((i_ws) (o_ws))
			((i_sd) (i_sd))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_model . I2S_Controller 3 -1)

)
I 000045 55 6123          1492045549251 pll2
(_unit VERILOG 6.3365.6.764 (pll2 0 8(pll2 0 8))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../pll2.v\ VERILOG (\./../../pll2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 30636635636737233436206a323663333237303663)
	(_ent
		(_time 1492045548000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \15\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \95\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \15\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \16\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \96\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \16\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll2 4 -1)

)
I 000048 55 1737          1492045549253 clk_div
(_unit VERILOG 6.3365.6.764 (clk_div 0 1(clk_div 0 1))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../clkdiv.v\ VERILOG (\./../../clkdiv.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 30626535636736256433246a683736363336633662)
	(_ent
		(_time 1492045548000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 3 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WIDTH ~vector~0 0 3 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~1 0 5 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N ~vector~1 0 5 \4\ (_ent -1 (_cnst \4\))))
		(_port (_int clk ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int clk_out ~wire 0 6 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[WIDTH-1:0]reg~ 0 12 (_array ~reg ((_range  4)))))
		(_sig (_int r_reg ~[WIDTH-1:0]reg~ 0 12 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[WIDTH-1:0]wire~ 0 13 (_array ~wire ((_range  5)))))
		(_sig (_int r_nxt ~[WIDTH-1:0]wire~ 0 13 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int clk_track ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(3)(5))(_read(0)(1)(4)(5))
				(_need_init)
			)))
			(@ASSIGN#35_1@ (_arch 1 0 35 (_prcs 1(_simple)(_trgt(4))(_sens(3))
			)))
			(@ASSIGN#36_2@ (_arch 2 0 36 (_prcs 2(_alias ((clk_out)(clk_track)))(_simple)(_trgt(2))(_sens(5))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . clk_div 6 -1)

)
I 000045 55 6123          1492045549255 pll1
(_unit VERILOG 6.3365.6.764 (pll1 0 8(pll1 0 8))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../pll1.v\ VERILOG (\./../../pll1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 30636635636737233736206a323663333137303663)
	(_ent
		(_time 1492045548000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \0\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \103\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \12\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \1\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \104\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \13\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll1 4 -1)

)
I 000044 55 11194         1492045549257 top
(_unit VERILOG 6.3365.6.764 (top 0 1(top 0 1))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../top.v\ VERILOG (\./../../top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_code 3063623566666427673f766b613734366637303734)
	(_ent
		(_time 1492045548000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 21 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 21 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst_n ~wire 0 1 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mclk ~wire 0 2 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws ~wire 0 5 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 6 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int horizontal_out ~[15:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int vertical_out ~[15:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mclk2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd2 ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck2 ~wire 0 10 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws2 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int SDA ~wire 0 12 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 13 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 15 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int beam_forming_valid ~wire 0 16 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trigger ~wire 0 17 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int subMean_left_out ~[15:0]wire~ 0 40 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[5:0]wire~ 0 42 (_array ~wire ((_dto i 5 i 0)))))
		(_sig (_int zcr_count_right ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_count_left ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int zcr_valid_right ~wire 0 43 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_valid_left ~wire 0 43 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fpga_clk ~wire 0 44 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fifo_in1 ~[15:0]wire~ 0 45 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[31:0]wire~ 0 46 (_array ~wire ((_dto i 31 i 0)))))
		(_sig (_int fifo_in2 ~[31:0]wire~ 0 46 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wr_en ~wire 0 47 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wr_en2 ~wire 0 47 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_right_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_left_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[30:0]wire~ 0 52 (_array ~wire ((_dto i 30 i 0)))))
		(_sig (_int ste_left ~[30:0]wire~ 0 52 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst ~wire 0 53 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sys_rst ~wire 0 54 (_arch (_uni)))(_net implicit)(_flags1))
		(_type (_int ~[7:0]wire~ 0 59 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int DATA ~[7:0]wire~ 0 59 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_right_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_left_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_vld ~wire 0 71 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld ~wire 0 72 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int osc_clk ~wire 0 78 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rvl_clk ~wire 0 86 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock ~wire 0 87 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int compute_clk ~wire 0 98 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock2 ~wire 0 99 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_left_vld2 ~wire 0 108 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld2 ~wire 0 109 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_empty ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_full ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int almost_full ~wire 0 125 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_empty ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_full ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int ste_left_valid ~wire 0 151 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int subMean_left_valid ~wire 0 159 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rd_en1 ~wire 0 184 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int led_pattern ~wire 0 185 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int Clock ~wire 0 192 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int CS_L ~wire 0 194 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int RW_L ~wire 0 195 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int INTR_L ~wire 0 196 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A0 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A1 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A2 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \3 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \4 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \5 \ ~wire -1 184 (_int (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#184_0@ (_int 0 0 184 (_prcs 0(_alias ((\5 \)(i_sys_rst)(rd_en1)))(_simple)(_trgt(70))(_sens(37)(57))
			)))
			(@ASSIGN#54_1@ (_arch 1 0 54 (_prcs 1(_simple)(_trgt(37))(_sens(36)(45)(47))
			)))
			(@ASSIGN#55_2@ (_arch 2 0 55 (_prcs 2(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#113_3@ (_arch 3 0 113 (_prcs 3(_simple)(_trgt(33))(_sens(27))
			)))
			(@ASSIGN#114_4@ (_arch 4 0 114 (_prcs 4(_simple)(_trgt(34))(_sens(28))
			)))
			(@ASSIGN#115_5@ (_arch 5 0 115 (_prcs 5(_simple)(_trgt(23))(_sens(27(d_31_16)))
			)))
			(@ASSIGN#116_6@ (_arch 6 0 116 (_prcs 6(_simple)(_trgt(31))(_sens(29))
			)))
			(@ASSIGN#117_7@ (_arch 7 0 117 (_prcs 7(_simple)(_trgt(32))(_sens(30))
			)))
			(@ASSIGN#120_8@ (_arch 8 0 120 (_prcs 8(_simple)(_trgt(25))(_sens(42))
			)))
			(@ASSIGN#121_9@ (_arch 9 0 121 (_prcs 9(_simple)(_trgt(25))(_sens(48)(49))
			)))
			(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 10 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 OSCH_inst.NOM_FREQ (_string \V"16.63"\) (_source 0 76))
	)
	(_scope
	)
	(_inst port1 0 64 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_inst OSCH_inst 0 77 (_ent . OSCH)
		(_port
			((STDBY) (\1 \))
			((OSC) (osc_clk))
			((SEDSTDBY) (_open))
		)
	)
	(_inst my_pll1 0 81 (_ent . pll1)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (fpga_clk))
			((CLKOS) (mclk))
			((CLKOS2) (rvl_clk))
			((LOCK) (lock))
		)
	)
	(_inst div8 0 90 (_ent . clk_div)
		(_port
			((clk) (mclk))
			((reset) (i_sys_rst))
			((clk_out) (o_sck))
		)
	)
	(_inst my_pll2 0 93 (_ent . pll2)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (mclk2))
			((CLKOS) (o_sck2))
			((CLKOS2) (compute_clk))
			((LOCK) (lock2))
		)
	)
	(_inst port2 0 101 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd2))
			((o_sck) (o_sck2))
			((o_ws) (o_ws2))
			((o_left_data) (o_left_data2))
			((o_right_data) (o_right_data2))
			((o_left_vld) (o_left_vld2))
			((o_right_vld) (o_right_vld2))
		)
	)
	(_inst horizontal_port 0 123 (_ent . fifo_horizontal)
		(_port
			((Data) (fifo_in1))
			((WrClock) (o_sck))
			((RdClock) (o_ws))
			((WrEn) (wr_en))
			((RdEn) (\2 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (horizontal_out))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (almost_full))
		)
	)
	(_inst vertical_right 0 129 (_ent . fifo_right)
		(_port
			((Data) (o_right_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_right_vld2))
			((RdEn) (\3 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_right_data2))
			((Empty) (right_empty))
			((Full) (right_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst vertical_left 0 132 (_ent . fifo_left)
		(_port
			((Data) (o_left_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_left_vld2))
			((RdEn) (\4 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_left_data2))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst zcr1 0 138 (_ent . zcr)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((zcr_count) (zcr_count_left))
			((zcr_valid) (zcr_valid_left))
		)
	)
	(_inst ste1 0 146 (_ent . ste)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((ste) (ste_left))
			((ste_valid) (ste_left_valid))
		)
	)
	(_inst subMean1 0 154 (_ent . submean2)
		(_port
			((clk) (o_ws))
			((data_in) (horizontal_out))
			((reset) (i_sys_rst))
			((subMean_out) (subMean_left_out))
			((subMean_valid) (subMean_left_valid))
		)
	)
	(_inst class1 0 163 (_ent . classification)
		(_port
			((zcr_count_left) (zcr_count_left))
			((zcr_valid_left) (zcr_valid_left))
			((ste_left) (ste_left))
			((ste_left_valid) (ste_left_valid))
			((subMean_left_out) (subMean_left_out))
			((subMean_left_valid) (subMean_left_valid))
			((glass) (glass))
			((shout) (shout))
		)
	)
	(_inst beam_forming 0 178 (_ent . beamforming2)
		(_port
			((trigger) (trigger))
			((compute_clk) (compute_clk))
			((clk) (o_ws2))
			((left_data_in) (out_left_data2))
			((right_data_in) (out_right_data2))
			((reset) (\5 \))
			((led_pattern) (led_pattern))
			((beam_forming_valid) (beam_forming_valid))
		)
	)
	(_inst i2c1 0 189 (_ent . I2C_Top)
		(_port
			((SDA) (SDA))
			((SCL) (SCL))
			((Clock) (Clock))
			((Reset_L) (i_sys_rst))
			((CS_L) (CS_L))
			((RW_L) (RW_L))
			((INTR_L) (INTR_L))
			((A0) (A0))
			((A1) (A1))
			((A2) (A2))
			((DATA) (DATA))
		)
	)
	(_model . top 11 -1)

)
I 000058 55 6378          1492045549259 I2S_Controller_tb
(_unit VERILOG 6.3365.6.764 (I2S_Controller_tb 0 5(I2S_Controller_tb 0 5))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../my_tb.v\ VERILOG (\./../../my_tb.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_code 3f6f603f6b6b682a693a3d3a79653b383b383d3969396c)
	(_ent
		(_time 1492045548000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 12 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 12 \32\ (_ent -1 (_cnst \32\))))
		(_sig (_int rst_n ~reg 0 43 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck ~wire 0 44 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws ~wire 0 45 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck2 ~wire 0 48 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws2 ~wire 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd2 ~reg 0 50 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 54 (_array ~wire ((_range  15)))))
		(_sig (_int horizontal_out ~[DATA_WIDTH-1:0]wire~ 0 54 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:20]~ 0 57 (_array ~reg ((_to i 0 i 20)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem ~[15:0]reg~[0:20]~ 0 57 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:4005]~ 0 58 (_array ~reg ((_to i 0 i 4005)(_dto i 15 i 0)))))
		(_sig (_int input_right_mem ~[15:0]reg~[0:4005]~ 0 58 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:90]~ 0 60 (_array ~reg ((_to i 0 i 90)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem2 ~[15:0]reg~[0:90]~ 0 60 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int input_right_mem2 ~[15:0]reg~[0:90]~ 0 61 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int i_sys_rst ~wire 0 65 (_arch (_uni)))(_net implicit)(_nonbaction)(_noforceassign))
		(_type (_int ~[31:0]reg~ 0 70 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int input_left_data_array ~[31:0]reg~ 0 70 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array ~[31:0]reg~ 0 71 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_left_data_array2 ~[31:0]reg~ 0 72 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array2 ~[31:0]reg~ 0 73 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 74 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int count ~[6:0]reg~ 0 74 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int count2 ~[6:0]reg~ 0 75 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sd_right_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sd_right_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 81 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int count_left ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_left2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int trigger ~reg 0 83 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_downward 0 DUT i_sys_rst)(_flags1))
		(_subprogram
			(_func \$readmemh\)

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#65_0@ (_arch 0 0 65 (_prcs 0(_simple)(_trgt(12))(_sens(38))
			)))
			(@INITIAL#84_1@ (_arch 1 0 84 (_prcs 1(_trgt(9)(8))
			)))
			(@INITIAL#89_2@ (_arch 2 0 89 (_prcs 2(_trgt(11)(10))
			)))
			(@INITIAL#97_3@ (_arch 3 0 97 (_prcs 3(_trgt(0)(31)(32))
			)))
			(@INITIAL#105_4@ (_arch 4 0 105 (_prcs 4(_trgt(33)(34))
			)))
			(@ALWAYS#111_5@ (_arch 5 0 111 (_prcs 5(_trgt(32)(14)(31)(13))(_read(32)(9)(31)(8))(_sens(2))
				(_need_init)
			)))
			(@ALWAYS#142_6@ (_arch 6 0 142 (_prcs 6(_trgt(34)(16)(33)(15))(_read(34)(11)(33)(10))(_sens(5))
				(_need_init)
			)))
			(@INITIAL#176_7@ (_arch 7 0 176 (_prcs 7(_trgt(35))
			)))
			(@ALWAYS#182,210,237_8@ (_arch 8 0 182 (_prcs 8(_trgt(17)(23)(24))(_read(1)(12)(17)(2)(14)(13))
				(_need_init)
			)))
			(@ALWAYS#195,223,250_9@ (_arch 9 0 195 (_prcs 9(_trgt(18)(27)(28))(_read(4)(12)(18)(5)(16)(15))
				(_need_init)
			)))
			(@ALWAYS#263_10@ (_arch 10 0 263 (_prcs 14(_trgt(26))(_read)(_sens(24)(2)(23))
				(_need_init)
			)))
			(@ALWAYS#265_11@ (_arch 11 0 265 (_prcs 15(_trgt(30))(_read)(_sens(28)(5)(27))
				(_need_init)
			)))
			(@ALWAYS#269_12@ (_arch 12 0 269 (_prcs 16(_trgt(3))(_sens(1)(26))(_dssslclk(1))
				(_need_init)
			)))
			(@ALWAYS#272_13@ (_arch 13 0 272 (_prcs 17(_trgt(6))(_sens(4)(30))(_dssslclk(4))
				(_need_init)
			)))
			(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 18 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 DUT.DATA_WIDTH (_code 16) (_source 0 67))
	)
	(_scope
	)
	(_inst DUT 0 22 (_ent . top)
		(_port
			((rst_n) (rst_n))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((i_sd2) (i_sd2))
			((o_sck2) (o_sck2))
			((o_ws2) (o_ws2))
			((horizontal_out) (horizontal_out))
			((trigger) (trigger))
			((mclk) (_open))
			((vertical_out) (_open))
			((mclk2) (_open))
			((SDA) (_open))
			((SCL) (_open))
			((glass) (_open))
			((shout) (_open))
			((beam_forming_valid) (_open))
		)
	)
	(_inst GSR_INST 0 40 (_ent . GSR)
		(_port
			((GSR) (\1 \))
		)
	)
	(_inst PUR_INST 0 41 (_ent . PUR)
		(_port
			((PUR) (\2 \))
		)
	)
	(_model . I2S_Controller_tb 21 -1)

)
I 000051 55 1809          1492045549261 char_cntrl
(_unit VERILOG 6.3365.6.764 (char_cntrl 0 1(char_cntrl 0 1))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../char_cntrl.v\ VERILOG (\./../../char_cntrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 3f6d6a3a61686a283e6979656d396a383b383d396c)
	(_ent
		(_time 1492045548000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDLE ~vector~0 0 11 \1'b0\ (_ent -1 (_cnst \1'b0\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE ~vector~1 0 11 \1'b1\ (_ent -1 (_cnst \1'b1\))))
		(_port (_int in ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk ~wire 0 4 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int out ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[8:0]reg~ 0 13 (_array ~reg ((_dto i 8 i 0)))))
		(_sig (_int counter ~[8:0]reg~ 0 13 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int state ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~reg 0 14 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(4)(3))(_read(1)(2)(5)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_COMBO@ (_arch 1 0 33 (_prcs 1(_trgt(6))(_read)(_sens(5)(0)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_SEQ@ (_arch 2 0 52 (_prcs 2(_trgt(5))(_sens(1)(2)(6))(_dssslclk(1))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit FSM_COMBO begin 0 34)
		(_unit FSM_SEQ begin 0 53)
	)
	(_model . char_cntrl 4 -1)

)
I 000053 55 4297          1492045549263 beam_forming
(_unit VERILOG 6.3365.6.764 (beam_forming 0 1(beam_forming 0 1))
	(_version vd0)
	(_time 1492045548525 2017.04.12 20:05:48)
	(_source (\./../../beamforming.v\ VERILOG (\./../../beamforming.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 3f6d6b3a6c686a296b3b6939296538383d396b3936396a)
	(_ent
		(_time 1492045548000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \30\ (_ent -1 (_cnst \30\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  3)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 6 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size*3]~ 0 20 (_array ~reg ((_range  4)(_dto i 15 i 0)))))
		(_sig (_int left_data_storage ~[15:0]reg~[0:window_size*3]~ 0 20 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int right_data_storage ~[15:0]reg~[0:window_size*3]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 22 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 22 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[6:0]reg~ 0 23 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int full ~reg 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~ 0 25 (_array ~reg ((_dto i 21 i 0)))))
		(_sig (_int min_diff ~[21:0]reg~ 0 25 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~[0:59]~ 0 26 (_array ~reg ((_to i 0 i 59)(_dto i 21 i 0)))))
		(_sig (_int current_diff ~[21:0]reg~[0:59]~ 0 26 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int j ~integer~S 0 27 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int shift_index_counter ~integer~S 0 28 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int final_index ~integer~S 0 29 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int diff_done ~integer~S 0 30 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[7:0]reg~[0:window_size*2]~ 0 32 (_array ~reg ((_range  5)(_dto i 7 i 0)))))
		(_sig (_int phase_diff_LUT ~[7:0]reg~[0:window_size*2]~ 0 32 (_arch (_uni ))) (_reg memory )(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#33_0@ (_arch 0 0 33 (_prcs 0(_trgt(17(0))(17(1))(17(2))(17(3))(17(4))(17(5))(17(6))(17(7))(17(8))(17(9))(17(10))(17(11))(17(12))(17(13))(17(14))(17(15))(17(16))(17(17))(17(18))(17(19))(17(20))(17(21))(17(22))(17(23))(17(24))(17(25))(17(26))(17(27))(17(28))(17(29))(17(30))(17(31))(17(32))(17(33))(17(34))(17(35))(17(36))(17(37))(17(38))(17(39))(17(40))(17(41))(17(42))(17(43))(17(44))(17(45))(17(46))(17(47))(17(48))(17(49))(17(50))(17(51))(17(52))(17(53))(17(54))(17(55))(17(56))(17(57))(17(58))(17(59))(17(60))(9)(11)(14)(12(0))(12(1))(12(2))(12(3))(12(4))(12(5))(12(6))(12(7))(12(8))(12(9))(12(10))(12(11))(12(12))(12(13))(12(14))(12(15))(12(16))(12(17))(12(18))(12(19))(12(20))(12(21))(12(22))(12(23))(12(24))(12(25))(12(26))(12(27))(12(28))(12(29))(12(30))(12(31))(12(32))(12(33))(12(34))(12(35))(12(36))(12(37))(12(38))(12(39))(12(40))(12(41))(12(42))(12(43))(12(44))(12(45))(12(46))(12(47))(12(48))(12(49))(12(50))(12(51))(12(52))(12(53))(12(54))(12(55))(12(56))(12(57))(12(58))(12(59))(16)(13))
			)))
			(@ALWAYS#161,164,197,216,234_1@ (_arch 1 0 161 (_prcs 1(_trgt(4)(9)(5)(10)(11)(16)(8)(6)(7)(14)(13)(12)(15))(_read(0)(3)(17)(15)(8)(9)(2)(1)(10)(16)(14)(13)(6)(7)(12)(11))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_model . beam_forming 10 -1)

)
I 000053 55 1861          1492045740591 Start_Behave
(_unit VHDL (start_generator 0 54(start_behave 0 64))
	(_version vd0)
	(_time 1492045740592 2017.04.12 20:09:00)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 4f1b184c1d181a58491c5b16484948494a491a494a)
	(_ent
		(_time 1492043708291)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int Start_Enable -1 0 57(_ent(_in))))
		(_port (_int SCL -2 0 58(_ent(_in))))
		(_port (_int SDA -2 0 59(_ent(_in))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Gen_State 0 0 66(_arch(_uni))))
		(_sig (_int Next_Start_Gen_State 0 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 68(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Gen_State 1 0 68(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_1 2 0 69(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_2 3 0 70(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_3 4 0 71(_arch(_string \"11"\))))
		(_prcs
			(I2C_Start_Gen_States(_arch 0 0 76(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Start_Gen_State_Machine(_arch 1 0 85(_prcs (_simple)(_trgt(7)(5))(_sens(6)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Behave 2 -1)
)
I 000057 55 1625          1492045740597 Start_Det_Behave
(_unit VHDL (start_detect 0 138(start_det_behave 0 147))
	(_version vd0)
	(_time 1492045740598 2017.04.12 20:09:00)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 4f1b184c1d181a58494f5b1648494b494a484b494a)
	(_ent
		(_time 1492043708311)
	)
	(_object
		(_port (_int MPU_CLK -1 0 139(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 140(_ent(_in)(_event))))
		(_port (_int SCL -2 0 141(_ent(_in)(_event))))
		(_port (_int SDA -2 0 142(_ent(_in)(_event))))
		(_port (_int Start_Det -1 0 143(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 149(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Det_State 0 0 149(_arch(_uni)(_event))))
		(_sig (_int Next_Start_Det_State 0 0 150(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 151(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Det_State 1 0 151(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 152(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Det_State_1 2 0 152(_arch(_string \"01"\))))
		(_prcs
			(I2C_Start_Det_States(_arch 0 0 156(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Start_Det_Reg(_arch 1 0 165(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Start_Det_State_Machine(_arch 2 0 182(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Det_Behave 3 -1)
)
I 000052 55 1867          1492045740603 Stop_Behave
(_unit VHDL (stop_generator 0 213(stop_behave 0 223))
	(_version vd0)
	(_time 1492045740604 2017.04.12 20:09:00)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 5f0b085d0d085d485b0e190509595a590a595a585d)
	(_ent
		(_time 1492043708318)
	)
	(_object
		(_port (_int MPU_CLK -1 0 214(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 215(_ent(_in)(_event))))
		(_port (_int Stop_Enable -1 0 216(_ent(_in))))
		(_port (_int SCL -2 0 217(_ent(_in))))
		(_port (_int SDA -2 0 218(_ent(_in))))
		(_port (_int SDA_EN3 -1 0 219(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 225(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Gen_State 0 0 225(_arch(_uni))))
		(_sig (_int Next_Stop_Gen_State 0 0 226(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 227(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Gen_State 1 0 227(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 228(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_1 2 0 228(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 229(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_2 3 0 229(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 230(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_3 4 0 230(_arch(_string \"11"\))))
		(_prcs
			(I2C_Stop_Gen_States(_arch 0 0 234(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Stop_Gen_State_Machine(_arch 1 0 244(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Behave 2 -1)
)
I 000056 55 1614          1492045740609 Stop_Det_Behave
(_unit VHDL (stop_detect 0 297(stop_det_behave 0 306))
	(_version vd0)
	(_time 1492045740610 2017.04.12 20:09:00)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 5f0b085d0d085d485b5d19050a595a585b595a595c)
	(_ent
		(_time 1492043708324)
	)
	(_object
		(_port (_int MPU_CLK -1 0 298(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 299(_ent(_in)(_event))))
		(_port (_int SCL -2 0 300(_ent(_in)(_event))))
		(_port (_int SDA -2 0 301(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 302(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 308(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Det_State 0 0 308(_arch(_uni)(_event))))
		(_sig (_int Next_Stop_Det_State 0 0 309(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 310(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Det_State 1 0 310(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 311(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Det_State_1 2 0 311(_arch(_string \"01"\))))
		(_prcs
			(I2C_Stop_Det_States(_arch 0 0 315(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Stop_Det_Reg(_arch 1 0 324(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Stop_Det_State_Machine(_arch 2 0 341(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Det_Behave 3 -1)
)
I 000051 55 1504          1492045740655 Int_Behave
(_unit VHDL (int_ctrl_block 0 52(int_behave 0 66))
	(_version vd0)
	(_time 1492045740656 2017.04.12 20:09:00)
	(_source (\./../../i2c_int_blk.vhd\))
	(_parameters tan)
	(_code 8dd8d0838cdbdd98d9df9ed6d88a8f8bde88db8b8f)
	(_ent
		(_time 1492043708585)
	)
	(_object
		(_port (_int MPU_CLK -1 0 53(_ent(_in)(_event))))
		(_port (_int RST_L -1 0 54(_ent(_in))))
		(_port (_int abort -1 0 55(_ent(_in))))
		(_port (_int Trans_IE -1 0 56(_ent(_in))))
		(_port (_int Recieve_IE -1 0 57(_ent(_in))))
		(_port (_int I2C_RW -1 0 58(_ent(_in))))
		(_port (_int Trans_Buffer_Empty -1 0 59(_ent(_in))))
		(_port (_int Recieve_Buffer_Full -1 0 60(_ent(_in))))
		(_port (_int Iack -1 0 61(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 62(_ent(_out))))
		(_port (_int INTR_L -1 0 63(_ent(_out))))
		(_sig (_int tbe_en -1 0 67(_arch(_uni)(_event))))
		(_sig (_int rbf_en -1 0 68(_arch(_uni)(_event))))
		(_sig (_int reset -1 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment (_trgt(11))(_sens(3)(5)(6)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(12))(_sens(4)(5)(7)))))
			(line__73(_arch 2 0 73(_assignment (_trgt(13))(_sens(1)(2)))))
			(line__75(_arch 3 0 75(_prcs (_trgt(9)(10))(_sens(11)(12)(13)(0)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Int_Behave 4 -1)
)
I 000052 55 2036          1492045740681 Arch_Behave
(_unit VHDL (arbitrator 0 54(arch_behave 0 67))
	(_version vd0)
	(_time 1492045740682 2017.04.12 20:09:00)
	(_source (\./../../i2c_arb_blk.vhd\))
	(_parameters tan)
	(_code adf8f8fbfbfafbbba1abb9f6feabacaaa9abfbaaaf)
	(_ent
		(_time 1492043708858)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int SCL -2 0 57(_ent(_in))))
		(_port (_int SDA -2 0 58(_ent(_in)(_event))))
		(_port (_int SDA_EN1 -1 0 59(_ent(_in)(_event))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_in)(_event))))
		(_port (_int SDA_EN3 -1 0 61(_ent(_in)(_event))))
		(_port (_int WCS_Ack -1 0 62(_ent(_in)(_event))))
		(_port (_int RCS_Ack -1 0 63(_ent(_in))))
		(_port (_int Lost_ARB -1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_State 0 0 68(_arch(_uni)(_event))))
		(_sig (_int Next_State 0 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle 1 0 70(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_1 2 0 71(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 72(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_2 3 0 72(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 73(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_3 4 0 73(_arch(_string \"11"\))))
		(_prcs
			(I2C_Arb_States(_arch 0 0 78(_prcs (_trgt(10))(_sens(0)(1)(11))(_dssslsensitivity 2))))
			(I2C_Arb_Register(_arch 1 0 87(_prcs (_trgt(9))(_sens(0)(1)(3)(4)(5)(6)(7)(10)(8))(_dssslsensitivity 8))))
			(I2C_Arb_Logic(_arch 2 0 107(_prcs (_simple)(_trgt(11))(_sens(2)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Arch_Behave 3 -1)
)
I 000053 55 3058          1492045740707 Count_Behave
(_unit VHDL (counter_block 0 57(count_behave 0 71))
	(_version vd0)
	(_time 1492045740708 2017.04.12 20:09:00)
	(_source (\./../../i2c_cnt_blk.vhd\))
	(_parameters tan)
	(_code bce9ebe8b9eaedaab8eaa8e6e8bbbeb9eababebaef)
	(_ent
		(_time 1492043709145)
	)
	(_object
		(_port (_int MPU_CLK -1 0 58(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 59(_ent(_in))))
		(_port (_int SCL -2 0 60(_ent(_in)(_event))))
		(_port (_int Abort -1 0 61(_ent(_in))))
		(_port (_int Byte_Cnt_EN -1 0 62(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_EN -1 0 63(_ent(_in)(_event))))
		(_port (_int go -1 0 64(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 65(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Byte_Count_Reg 0 0 65(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 66(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 1 0 66(_ent(_out))))
		(_port (_int Bit_Cnt_Flag -1 0 67(_ent(_out))))
		(_port (_int Byte_Cnt_Flag -1 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Bit_Counter 2 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Byte_Counter 3 0 73(_arch(_uni)(_event))))
		(_sig (_int Current_Bit_State -1 0 74(_arch(_uni)(_event))))
		(_sig (_int Next_Bit_State -1 0 75(_arch(_uni))))
		(_cnst (_int Idle_Bit_State -1 0 76(_arch((i 2)))))
		(_cnst (_int Count_Bit_State -1 0 77(_arch((i 3)))))
		(_sig (_int Current_Byte_State -1 0 78(_arch(_uni)(_event))))
		(_sig (_int Next_Byte_State -1 0 79(_arch(_uni))))
		(_cnst (_int Idle_Byte_State -1 0 80(_arch((i 2)))))
		(_cnst (_int Count_Byte_State -1 0 81(_arch((i 3)))))
		(_sig (_int reset -1 0 82(_arch(_uni)(_event))))
		(_sig (_int Byte_Cmpr -1 0 84(_arch(_uni)(_event))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment (_alias((Bit_Count)(Bit_Counter)))(_trgt(8))(_sens(11)))))
			(line__89(_arch 1 0 89(_assignment (_trgt(17))(_sens(1)(3)(6)))))
			(Bit_Count_States(_arch 2 0 91(_prcs (_trgt(13))(_sens(0)(17)(14))(_dssslsensitivity 2))))
			(Bit_Countp(_arch 3 0 100(_prcs (_trgt(9)(11))(_sens(0)(2)(5)(13)(17)(11))(_dssslsensitivity 5))))
			(Bit_Count_State_Machine(_arch 4 0 121(_prcs (_simple)(_trgt(14))(_sens(2)(5)(13)))))
			(Byte_Count_States(_arch 5 0 148(_prcs (_trgt(15))(_sens(0)(17)(16))(_dssslsensitivity 2))))
			(Byte_Countp(_arch 6 0 157(_prcs (_trgt(10)(12))(_sens(0)(2)(4)(15)(17)(18)(12))(_dssslsensitivity 6))))
			(Byte_Comparitor(_arch 7 0 182(_prcs (_trgt(18))(_sens(0)(7)(12)(17)))))
			(Byte_Count_State_Machine(_arch 8 0 195(_prcs (_simple)(_trgt(16))(_sens(2)(4)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197379)
		(33686018 33686018)
	)
	(_model . Count_Behave 9 -1)
)
I 000055 55 1460          1492045740739 Clk_Gen_Behave
(_unit VHDL (i2c_clock_generator 0 54(clk_gen_behave 0 67))
	(_version vd0)
	(_time 1492045740740 2017.04.12 20:09:00)
	(_source (\./../../i2c_clk_blk.vhd\))
	(_parameters tan)
	(_code dc89818b8d8b8bc989ddcf86deda8adadfda8ed98a)
	(_ent
		(_time 1492043709415)
	)
	(_object
		(_gen (_int cnt_f_hi -1 0 55 \105\ (_ent((i 105)))))
		(_gen (_int cnt_s_hi -1 0 56 \417\ (_ent((i 417)))))
		(_gen (_int cnt_f_lo -1 0 57 \209\ (_ent gms((i 209)))))
		(_gen (_int cnt_s_lo -1 0 58 \834\ (_ent gms((i 834)))))
		(_port (_int MPU_CLK -2 0 59(_ent(_in)(_event))))
		(_port (_int Rst_L -2 0 60(_ent(_in))))
		(_port (_int Mode -2 0 61(_ent(_in)(_event))))
		(_port (_int Abort -2 0 62(_ent(_in))))
		(_port (_int SCL_CK -2 0 63(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~834~13 0 68(_scalar (_to i 0 i 834))))
		(_sig (_int count 0 0 68(_arch(_uni))))
		(_sig (_int reset -2 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(6))(_sens(1)(3)))))
			(counter(_arch 1 0 74(_prcs (_trgt(5))(_sens(0)(2)(6)(5))(_dssslsensitivity 3))))
			(std_fast(_arch 2 0 89(_prcs (_simple)(_trgt(4))(_sens(0)(2)(5)(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . Clk_Gen_Behave 3 -1)
)
I 000053 55 1056          1492045740766 Synch_Behave
(_unit VHDL (synch_block 0 62(synch_behave 0 71))
	(_version vd0)
	(_time 1492045740767 2017.04.12 20:09:00)
	(_source (\./../../i2c_sync_blk.vhd\))
	(_parameters tan)
	(_code fbafacaaa0acfaedfaf9e3a2fcfdf9fda8fdadfdf8)
	(_ent
		(_time 1492043709587)
	)
	(_object
		(_port (_int MPU_CLK -1 0 63(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 64(_ent(_in)(_event))))
		(_port (_int SCL -2 0 65(_ent(_in)(_event))))
		(_port (_int SDA -2 0 66(_ent(_in)(_event))))
		(_port (_int SCL_synch -2 0 67(_ent(_out))))
		(_port (_int SDA_synch -2 0 68(_ent(_out))))
		(_sig (_int t1 -2 0 72(_arch(_uni))))
		(_sig (_int t2 -2 0 73(_arch(_uni))))
		(_prcs
			(Sync(_arch 0 0 79(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Synch_Behave 1 -1)
)
I 000056 55 8790          1492045740801 I2C_Main_Behave
(_unit VHDL (i2c_main 0 56(i2c_main_behave 0 90))
	(_version vd0)
	(_time 1492045740802 2017.04.12 20:09:00)
	(_source (\./../../i2c_main_blk.vhd\))
	(_parameters tan)
	(_code 1a4f4618494d4d0f4c1e4c1c0b40421c4f1c1319181c19)
	(_ent
		(_time 1492043709789)
	)
	(_object
		(_port (_int MPU_CLK -1 0 57(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 58(_ent(_in))))
		(_port (_int SCL -2 0 59(_ent(_in)(_event))))
		(_port (_int SDA -2 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 61(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 0 0 61(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_Flag -1 0 62(_ent(_in)(_event))))
		(_port (_int Byte_Cnt_Flag -1 0 63(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 64(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Trans_Buffer 1 0 64(_ent(_in))))
		(_port (_int Low_Address_Reg 1 0 65(_ent(_in))))
		(_port (_int Lost_Arb -1 0 66(_ent(_in))))
		(_port (_int Start_Det -1 0 67(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 68(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 69(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Command_Reg 2 0 69(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 72(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Status_Reg 3 0 72(_ent(_out))))
		(_port (_int Read_Buffer 1 0 76(_ent(_out))))
		(_port (_int Bit_Cnt_EN -1 0 77(_ent(_out))))
		(_port (_int Byte_Cnt_EN -1 0 78(_ent(_out))))
		(_port (_int Start_EN -1 0 79(_ent(_out))))
		(_port (_int Stop_EN -1 0 80(_ent(_out))))
		(_port (_int SDA_EN1 -1 0 81(_ent(_out))))
		(_port (_int TBE_Set -1 0 82(_ent(_out))))
		(_port (_int RBF_Set -1 0 83(_ent(_out))))
		(_port (_int Go_Clear -1 0 84(_ent(_out))))
		(_port (_int WCS_Ack -1 0 85(_ent(_out))))
		(_port (_int RCS_Ack -1 0 86(_ent(_out))))
		(_sig (_int go -1 0 91(_arch(_uni)(_event))))
		(_sig (_int abort -1 0 92(_arch(_uni))))
		(_sig (_int I2C_Bus_Busy -1 0 93(_arch(_uni))))
		(_sig (_int Error -1 0 94(_arch(_uni))))
		(_sig (_int Abort_Ack -1 0 95(_arch(_uni))))
		(_sig (_int Done -1 0 96(_arch(_uni))))
		(_sig (_int Reset -1 0 97(_arch(_uni)(_event))))
		(_sig (_int I2C_RW_Bit -1 0 99(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 100(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Read_SR 4 0 100(_arch(_uni))))
		(_sig (_int Trans_Buffer_SR 4 0 101(_arch(_uni))))
		(_sig (_int Value -1 0 103(_arch(_uni)(_event))))
		(_sig (_int det_low -1 0 105(_arch(_uni)(_event))))
		(_sig (_int det_high -1 0 106(_arch(_uni)(_event))))
		(_sig (_int MCS_Write_Flag -1 0 107(_arch(_uni))))
		(_sig (_int MCS_Read_Flag -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 109(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int load 5 0 109(_arch(_uni)(_event))))
		(_sig (_int shift -1 0 110(_arch(_uni)(_event))))
		(_sig (_int bit_cnt2 -1 0 111(_arch(_uni)(_event))))
		(_sig (_int b0 -1 0 114(_arch(_uni))))
		(_sig (_int b1 -1 0 115(_arch(_uni))))
		(_sig (_int s -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 120(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int MCS 6 0 120(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 121(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Idle_State 7 0 121(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 122(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Start_EN_State 8 0 122(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 123(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_Slv_Addr_State 9 0 123(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 124(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Write_State 10 0 124(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 125(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Read_State 11 0 125(_arch(_string \"10000"\))))
		(_sig (_int WCS 6 0 129(_arch(_uni)(_event))))
		(_sig (_int Next_WCS 6 0 130(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 131(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_State 12 0 131(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 132(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Write_State 13 0 132(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 133(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Ack_Write_State 14 0 133(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 134(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Ack_Write_State 15 0 134(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 135(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Error_Write_State 16 0 135(_arch(_string \"10000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 139(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int RCS 17 0 139(_arch(_uni)(_event))))
		(_sig (_int Next_RCS 17 0 140(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 141(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Read_State 18 0 141(_arch(_string \"000001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 142(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Read_State 19 0 142(_arch(_string \"000010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 143(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State 20 0 143(_arch(_string \"000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1328 0 144(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State2 21 0 144(_arch(_string \"001000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 145(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Ack_Read_State 22 0 145(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 146(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Error_Read_State 23 0 146(_arch(_string \"100000"\))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_alias((go)(Command_Reg(1))))(_simpleassign BUF)(_trgt(25))(_sens(12(1))))))
			(line__150(_arch 1 0 150(_assignment (_alias((abort)(Command_Reg(0))))(_simpleassign BUF)(_trgt(26))(_sens(12(0))))))
			(line__151(_arch 2 0 151(_assignment (_alias((I2C_RW_Bit)(Low_Address_Reg(0))))(_simpleassign BUF)(_trgt(32))(_sens(8(0))))))
			(line__153(_arch 3 0 153(_assignment (_alias((WCS_Ack)(WCS(3))))(_simpleassign BUF)(_trgt(23))(_sens(47(3))))))
			(line__154(_arch 4 0 154(_assignment (_alias((RCS_Ack)(RCS(4))))(_simpleassign BUF)(_trgt(24))(_sens(49(4))))))
			(line__156(_arch 5 0 156(_assignment (_alias((Status_Reg)(I2C_Bus_Busy)(Error)(Abort_Ack)(Done)))(_trgt(13))(_sens(27)(28)(29)(30)))))
			(line__158(_arch 6 0 158(_assignment (_trgt(31))(_sens(1)(26)))))
			(line__160(_arch 7 0 160(_assignment (_trgt(39))(_sens(32)(46(4))))))
			(line__162(_arch 8 0 162(_assignment (_trgt(38))(_sens(32)(46(3))(46(2))))))
			(output_proc(_arch 9 0 164(_prcs (_trgt(14)(15)(16)(17)(18)(20)(21)(22)(27)(28)(29)(30)(42)(43)(44)(45))(_sens(0)(10)(11)(31)(32)(36)(42)(46)(47)(4)(5)(6)(26)(27)(33)(38)(39)(43)(44)(45)(49(2))(49(0))(49(4))(49(5)))(_dssslsensitivity 9))))
			(I2C_Det(_arch 10 0 281(_prcs (_trgt(36)(37))(_sens(0)(2)(31)))))
			(I2C_Load_SR_Process(_arch 11 0 303(_prcs (_trgt(34(d_7_0))(34)(35))(_sens(0)(31)(40)(41)(7(7))(7(d_6_0))(8(7))(8(d_6_0))(34(7))(34(d_6_0))(34(d_7_0))(35))(_dssslsensitivity 4))))
			(I2C_drive_sda_Process(_arch 12 0 334(_prcs (_trgt(19))(_sens(0)(5)(31)(35)(46(0))(46(1))(47(2))(47(3))(47(4))(36)(49(4)))(_dssslsensitivity 9))))
			(I2C_Write_Process(_arch 13 0 357(_prcs (_simple)(_trgt(40)(41))(_sens(0)(4)(31)(36)(46(3))(46(2))(47(0)))(_read(40)))))
			(I2C_Read_Process(_arch 14 0 384(_prcs (_trgt(33))(_sens(0)(3)(4)(31)(37)(49)(33)(46(4)))(_dssslsensitivity 6))))
			(I2C_WSM(_arch 15 0 410(_prcs (_trgt(47))(_sens(0)(31)(48)))))
			(I2C_WSM_Process(_arch 16 0 419(_prcs (_simple)(_trgt(48))(_sens(3)(5)(9)(36)(37)(38)(47)))))
			(I2C_RSM(_arch 17 0 469(_prcs (_trgt(49))(_sens(0)(31)(50)))))
			(I2C_RSM_Process(_arch 18 0 478(_prcs (_simple)(_trgt(50))(_sens(3)(5)(9)(36)(37)(39)(49)))))
			(I2C_MSM_Process(_arch 19 0 539(_prcs (_trgt(46))(_sens(0)(2)(6)(10)(25)(31)(32)(46)(27)(47(3)))(_dssslsensitivity 8))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_part (46(0))(46(1))(47(2))(47(3))(47(4))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018)
		(197122)
		(770)
		(515)
		(771)
		(131586)
		(33686018 131586)
	)
	(_model . I2C_Main_Behave 20 -1)
)
I 000058 55 5338          1492045740851 MPU_to_I2C_Behave
(_unit VHDL (mpu_to_i2c 0 55(mpu_to_i2c_behave 0 83))
	(_version vd0)
	(_time 1492045740852 2017.04.12 20:09:00)
	(_source (\./../../i2c_mpu_blk.vhd\))
	(_parameters tan)
	(_code 590c585b500f084c5c5a4d035e5c0f5f505a5b5f5a)
	(_ent
		(_time 1492043709997)
	)
	(_object
		(_port (_int MPU_CLK -1 0 56(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 57(_ent(_in)(_event))))
		(_port (_int CS_L -1 0 58(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 59(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Addr_Bits 0 0 59(_ent(_in)(_event))))
		(_port (_int RW_L -1 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 61(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Read_Buffer 1 0 61(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 62(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Status_Reg 2 0 62(_ent(_in))))
		(_port (_int TBE_Set -1 0 66(_ent(_in)(_event))))
		(_port (_int RBF_Set -1 0 67(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 68(_ent(_in)(_event))))
		(_port (_int Go_Clear -1 0 69(_ent(_in)(_event))))
		(_port (_int Low_Address_Reg 1 0 70(_ent(_out))))
		(_port (_int Upper_Address_Reg 0 0 71(_ent(_out))))
		(_port (_int Byte_Count_Reg 1 0 72(_ent(_out))))
		(_port (_int Command_Reg 1 0 73(_ent(_out))))
		(_port (_int Trans_Buffer 1 0 76(_ent(_out))))
		(_port (_int Trans_Buffer_Empty -1 0 77(_ent(_out))))
		(_port (_int Read_Buffer_Full -1 0 78(_ent(_out))))
		(_port (_int Iack -1 0 79(_ent(_out))))
		(_port (_int DATA 1 0 80(_ent(_inout)(_event))))
		(_sig (_int tbe -1 0 84(_arch(_uni))))
		(_sig (_int rbf -1 0 85(_arch(_uni))))
		(_sig (_int write_pulse -1 0 87(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ns 3 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int transb 4 0 90(_arch(_uni))))
		(_sig (_int laddr 4 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 92(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int upaddr 5 0 92(_arch(_uni))))
		(_sig (_int bcnt 4 0 93(_arch(_uni))))
		(_sig (_int cmd 4 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 96(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int write 6 0 96(_arch(_string \"000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 97(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int low_addr 7 0 97(_arch(_string \"001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 98(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int up_addr 8 0 98(_arch(_string \"010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 99(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int command 9 0 99(_arch(_string \"100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 100(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int byte_cnt 10 0 100(_arch(_string \"101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 101(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int iack_st 11 0 101(_arch(_string \"110"\))))
		(_sig (_int temp_data 4 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1315 0 171(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int idle 12 0 171(_prcs 10(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1317 0 172(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int one 13 0 172(_prcs 10(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1319 0 173(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int two 14 0 173(_prcs 10(_string \"10"\))))
		(_prcs
			(line__108(_arch 0 0 108(_assignment (_alias((Trans_Buffer_Empty)(tbe)))(_simpleassign BUF)(_trgt(16))(_sens(20)))))
			(line__109(_arch 1 0 109(_assignment (_alias((Read_Buffer_Full)(rbf)))(_simpleassign BUF)(_trgt(17))(_sens(21)))))
			(line__110(_arch 2 0 110(_assignment (_trgt(19))(_sens(2)(4)(29)))))
			(line__111(_arch 3 0 111(_assignment (_alias((Trans_Buffer)(transb)))(_trgt(15))(_sens(24)))))
			(line__112(_arch 4 0 112(_assignment (_alias((Low_Address_Reg)(laddr)))(_trgt(11))(_sens(25)))))
			(line__113(_arch 5 0 113(_assignment (_alias((Upper_Address_Reg)(upaddr)))(_trgt(12))(_sens(26)))))
			(line__114(_arch 6 0 114(_assignment (_alias((Command_Reg)(cmd)))(_trgt(14))(_sens(28)))))
			(line__115(_arch 7 0 115(_assignment (_alias((Byte_Count_Reg)(bcnt)))(_trgt(13))(_sens(27)))))
			(tdata(_arch 8 0 117(_prcs (_simple)(_trgt(29))(_sens(3(2))(5)(6)(20)(21)))))
			(MPU(_arch 9 0 127(_prcs (_trgt(24)(25)(26)(27)(28(7))(28))(_sens(0)(1)(3)(10)(19)(22)(24)(25)(26)(27)(28))(_dssslsensitivity 6))))
			(pulse_write(_arch 10 0 169(_prcs (_trgt(22)(23))(_sens(0)(1)(2)(4)(23))(_dssslsensitivity 4))))
			(iack_set(_arch 11 0 208(_prcs (_trgt(18))(_sens(0)(1)(9)(2)(3)(4))(_dssslsensitivity 3))))
			(trans_buf_empty(_arch 12 0 221(_prcs (_trgt(20))(_sens(0)(1)(7)(2)(3)(4))(_dssslsensitivity 3))))
			(read_buf_full(_arch 13 0 234(_prcs (_trgt(21))(_sens(0)(1)(8)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036)
		(2)
		(131586)
		(33686018 33686018)
		(131843)
	)
	(_model . MPU_to_I2C_Behave 14 -1)
)
I 000062 55 344           1492045741942 $root 0000000000557 3
™U    ™U  @  -  rﬁ11RS•‰ÊˇÇ˜ùOD†1¡xÏiT˘`„˛2ã"’Ük{ºC-™·=MBŸòd/£œˇø_ÔÎF06„ø 1øˇl6ÿöâ3øj◊¯„–.∑è◊9Ù∫ÅG*áÊ¡Ìth≤≥ﬂÁ⁄ﬂKÜêå'“OQÙ@¬˛Í≠|AQÑ≥öbrCS7GO±LaX‰P∏€Y¯d7Órì÷à\í∑=˛˙÷Ä∫Õ#!£v;˚˜¡|dEÉ3∂èz§P[hmÀ~ìü¸ Ô2!?&jCzßO‚õ‡fê¢K?4|CÒ‘tƒ∑¨ìÏñ]å#êØqo‡#RS©C˜ô£TìwK√¡˙—wîD”ã◊à‹j3V¸ˇ`e—…]®Oû}6&ãáëÖ∆˝`˘ùáeó‰@I∂ˆV)‰…3ù1≥(…öˇbU™U™I 000048 55 10339         1492045741944 I2C_Top
(_unit VERILOG 6.3365.6.764 (I2C_Top 0 55(I2C_Top 0 55))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../i2c_top.v\ VERILOG (\./../../i2c_top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_code 66366e636233317330626334203d37626f656462656330)
	(_ent
		(_time 1492045741000)
	)
	(_parameters        accs         )
	(_object
		(_port (_int SDA ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int Clock ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset_L ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CS_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RW_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int INTR_L ~wire 0 58 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int A0 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A1 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A2 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 60 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int DATA ~[7:0]wire~ 0 60 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int Start_Enable ~wire 0 78 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Enable ~wire 0 79 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Start_Det_Bit ~wire 0 80 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Det_Bit ~wire 0 81 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1 ~wire 0 83 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_2 ~wire 0 84 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_3 ~wire 0 85 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1_out ~wire 0 87 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_2_out ~wire 0 88 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_3_out ~wire 0 89 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SCL_CK ~wire 0 91 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL_synch ~wire 0 93 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_synch ~wire 0 94 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[2:0]wire~ 0 95 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int Bit_Count ~[2:0]wire~ 0 95 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Enable ~wire 0 96 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Enable ~wire 0 97 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Flag ~wire 0 98 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Flag ~wire 0 99 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buf_Empty_Set ~wire 0 100 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buf_Full_Set ~wire 0 101 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Iack_Clear ~wire 0 102 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Go_Clear ~wire 0 103 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer_Empty ~wire 0 104 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer_Full ~wire 0 105 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int abits ~[2:0]wire~ 0 106 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA1 ~wire 0 108 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL1 ~wire 0 109 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wcsack ~wire 0 110 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rcsack ~wire 0 111 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Command_Reg ~[7:0]wire~ 0 113 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Status_Reg ~[7:0]wire~ 0 116 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer ~[7:0]wire~ 0 121 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer ~[7:0]wire~ 0 122 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Low_Address_Reg ~[7:0]wire~ 0 123 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Reg ~[7:0]wire~ 0 125 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_GO ~wire 0 128 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort ~wire 0 129 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Iack ~wire 0 130 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Mode ~wire 0 131 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Addr_Size ~wire 0 132 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int I2C_Recieve_IE ~wire 0 133 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Trans_IE ~wire 0 134 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Bus_Busy ~wire 0 137 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort_Ack ~wire 0 138 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Error ~wire 0 139 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Lost_Arb ~wire 0 140 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Done ~wire 0 141 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_RW_Bit ~wire 0 144 (_arch (_uni)))(_net)(_flags1))
		(_sig (_virtual \3 \ 0 223 (_uni ((41(d_7_5))(41(3))))))
		(_sig (_virtual \2 \ 0 220 (_uni ((46)(47)))))
		(_sig (_virtual \1 \ 0 187 (_uni ((53)(55)(54)(56)(57)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#151_0@ (_arch 0 0 151 (_prcs 0(_simple)(_trgt(46))(_sens(40(7)))
			)))
			(@ASSIGN#152_1@ (_arch 1 0 152 (_prcs 1(_simple)(_trgt(47))(_sens(40(6)))
			)))
			(@ASSIGN#153_2@ (_arch 2 0 153 (_prcs 2(_simple)(_trgt(49))(_sens(40(4)))
			)))
			(@ASSIGN#154_3@ (_arch 3 0 154 (_prcs 3(_simple)(_trgt(50))(_sens(40(2)))
			)))
			(@ASSIGN#155_4@ (_arch 4 0 155 (_prcs 4(_simple)(_trgt(52))(_sens(40(1)))
			)))
			(@ASSIGN#156_5@ (_arch 5 0 156 (_prcs 5(_simple)(_trgt(51))(_sens(40(0)))
			)))
			(@ASSIGN#157_6@ (_arch 6 0 157 (_prcs 6(_simple)(_trgt(58))(_sens(44(0)))
			)))
			(@ASSIGN#160_7@ (_arch 7 0 160 (_prcs 7(_simple)(_trgt(53))(_sens(41(7)))
			)))
			(@ASSIGN#161_8@ (_arch 8 0 161 (_prcs 8(_simple)(_trgt(54))(_sens(41(6)))
			)))
			(@ASSIGN#162_9@ (_arch 9 0 162 (_prcs 9(_simple)(_trgt(55))(_sens(41(5)))
			)))
			(@ASSIGN#163_10@ (_arch 10 0 163 (_prcs 10(_simple)(_trgt(56))(_sens(41(4)))
			)))
			(@ASSIGN#164_11@ (_arch 11 0 164 (_prcs 11(_simple)(_trgt(57))(_sens(41(3)))
			)))
			(@ASSIGN#167_12@ (_arch 12 0 167 (_prcs 12(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#168_13@ (_arch 13 0 168 (_prcs 13(_simple)(_trgt(37))(_sens(1))
			)))
			(@ASSIGN#174_14@ (_arch 14 0 174 (_prcs 14(_simple)(_trgt(1))(_sens(21))
			)))
			(@ASSIGN#176_15@ (_arch 15 0 176 (_prcs 15(_simple)(_trgt(0))(_sens(15)(16)(17))
			)))
			(@ASSIGN#178_16@ (_arch 16 0 178 (_prcs 16(_simple)(_trgt(35))(_sens(9)(8)(7))
			)))
		)
	)
	
	
	(_scope
	)
	(_inst MPU_to_I2C_1 0 180 (_ent . MPU_to_I2C)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((CS_L) (CS_L))
			((Addr_Bits) (abits))
			((RW_L) (RW_L))
			((Read_Buffer) (Read_Buffer))
			((Status_Reg) (\1 \))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Iack_Clear) (Iack_Clear))
			((Go_Clear) (Go_Clear))
			((Low_Address_Reg) (Low_Address_Reg))
			((Upper_Address_Reg) (_open))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Command_Reg) (Command_Reg))
			((Trans_Buffer) (Trans_Buffer))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Read_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((DATA) (DATA))
		)
	)
	(_inst I2C_Main_1 0 207 (_ent . I2C_Main)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
			((Trans_Buffer) (Trans_Buffer))
			((Low_Address_Reg) (Low_Address_Reg))
			((Lost_Arb) (I2C_Lost_Arb))
			((Start_Det) (Start_Det_Bit))
			((Stop_Det) (Stop_Det_Bit))
			((Command_Reg) (\2 \))
			((Status_Reg) (\3 \))
			((Read_Buffer) (Read_Buffer))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Start_EN) (Start_Enable))
			((Stop_EN) (Stop_Enable))
			((SDA_EN1) (SDA_EN_1))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Go_Clear) (Go_Clear))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
		)
	)
	(_inst Synch_1 0 240 (_ent . Synch_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL1))
			((SDA) (SDA1))
			((SCL_synch) (SCL_synch))
			((SDA_synch) (SDA_synch))
		)
	)
	(_inst I2C_Clock_Gen_1 0 250 (_ent . I2C_Clock_Generator)
		(_gen
			((_cnst \7\))
			((_cnst \162\))
			((_cnst \14\))
			((_cnst \325\))
		)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Mode) (I2C_Mode))
			((Abort) (I2C_Abort))
			((SCL_CK) (SCL_CK))
		)
		(_delay (7.000000)(162.000000))
	)
	(_inst Counter_Blk_1 0 263 (_ent . Counter_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((Abort) (Command_Reg(6)))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Go) (I2C_GO))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
		)
	)
	(_inst Arb_1 0 277 (_ent . Arbitrator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN1) (SDA_EN_1))
			((SDA_EN2) (SDA_EN_2))
			((SDA_EN3) (SDA_EN_3))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
			((Lost_ARB) (Status_Reg(4)))
		)
	)
	(_inst Int_Ctrl_1 0 290 (_ent . Int_Ctrl_Block)
		(_port
			((MPU_CLK) (Clock))
			((RST_L) (Reset_L))
			((abort) (I2C_Abort))
			((Trans_IE) (I2C_Trans_IE))
			((Recieve_IE) (I2C_Recieve_IE))
			((I2C_RW) (I2C_RW_Bit))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Recieve_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((Iack_Clear) (Iack_Clear))
			((INTR_L) (INTR_L))
		)
	)
	(_inst Start_Gen_1 0 304 (_ent . Start_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Start_Enable) (Start_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN2) (SDA_EN_2))
		)
	)
	(_inst Start_Det_1 0 313 (_ent . Start_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Start_Det) (Start_Det_Bit))
		)
	)
	(_inst Stop_Gen_1 0 321 (_ent . Stop_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Stop_Enable) (Stop_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN3) (SDA_EN_3))
		)
	)
	(_inst Stop_Det_1 0 330 (_ent . Stop_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Stop_Det) (Stop_Det_Bit))
		)
	)
	(_model . I2C_Top 18 -1)

)
I 000053 55 4229          1492045741946 beamforming2
(_unit VERILOG 6.3365.6.764 (beamforming2 0 1(beamforming2 0 1))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../beamforming2.v\ VERILOG (\./../../beamforming2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 66346566653133703a35703c6161646032606f6033)
	(_ent
		(_time 1492045741000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 13 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 13 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 14 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 14 \30\ (_ent -1 (_cnst \30\))))
		(_type (_int ~vector~2 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int idle ~vector~2 0 15 \3'd000\ (_ent -1 (_cnst \3'd0\))))
		(_type (_int ~vector~3 0 16 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int fill ~vector~3 0 16 \3'd1\ (_ent -1 (_cnst \3'd1\))))
		(_type (_int ~vector~4 0 17 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_diff ~vector~4 0 17 \3'd2\ (_ent -1 (_cnst \3'd2\))))
		(_type (_int ~vector~5 0 18 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_add ~vector~5 0 18 \3'd3\ (_ent -1 (_cnst \3'd3\))))
		(_type (_int ~vector~6 0 19 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int done_state ~vector~6 0 19 \3'd4\ (_ent -1 (_cnst \3'd4\))))
		(_port (_int compute_clk ~wire 0 2 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  4)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trigger ~wire 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 7 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 8 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 8 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 9 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[3:0]reg~ 0 31 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int state ~[3:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~[3:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 32 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int index ~[5:0]reg~ 0 32 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:89]~ 0 34 (_array ~reg ((_to i 0 i 89)(_dto i 15 i 0)))))
		(_sig (_int right_data_storage ~[15:0]reg~[0:89]~ 0 34 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int left_data_storage ~[15:0]reg~[0:89]~ 0 35 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[30:0]reg~[0:29]~ 0 36 (_array ~reg ((_to i 0 i 29)(_dto i 30 i 0)))))
		(_sig (_int difference ~[30:0]reg~[0:29]~ 0 36 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[50:0]reg~ 0 37 (_array ~reg ((_dto i 50 i 0)))))
		(_sig (_int sum ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sum_temp ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 39 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int inner_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int inner_loop2 ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int outer_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int i ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int j ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#42_0@ (_arch 0 0 42 (_prcs 0(_trgt(9))(_read)(_sens(7)(4)(8))
				(_need_init)
			)))
			(@ALWAYS#67_1@ (_arch 1 0 67 (_prcs 1(_trgt(8))(_read(1)(5)(9))
				(_need_init)
			)))
			(@ALWAYS#77,105_2@ (_arch 2 0 77 (_prcs 2(_trgt(6)(19)(12)(11)(12(0))(11(0))(7)(10)(16)(18)(13)(14)(15)(17))(_read(1)(5)(8)(19)(2)(3)(12)(11)(16)(18)(17)(13)(15)(14))
				(_need_init)
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 4 (_virtual))))
		)
	)
	
	
	(_model . beamforming2 5 -1)

)
I 000055 55 2047          1492045741948 classification
(_unit VERILOG 6.3365.6.764 (classification 0 1(classification 0 1))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../clasification.v\ VERILOG (\./../../clasification.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code 66346466333133716430753c3e6060606f60656067)
	(_ent
		(_time 1492045741000)
	)
	(_parameters        accs         )
	(_object
		(_type (_int ~[5:0]wire~ 0 3 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int zcr_count_left ~[5:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int zcr_valid_left ~wire 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[30:0]wire~ 0 6 (_array ~wire ((_dto i 30 i 0)))))
		(_port (_int ste_left ~[30:0]wire~ 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ste_left_valid ~wire 0 7 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 9 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int subMean_left_out ~[15:0]wire~ 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int subMean_left_valid ~wire 0 10 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 12 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 13 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int zcr_active ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ste_active ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int submean_active ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#20_0@ (_arch 0 0 20 (_prcs 0(_simple)(_trgt(8))(_sens(0)(1))
			)))
			(@ASSIGN#21_1@ (_arch 1 0 21 (_prcs 1(_simple)(_trgt(9))(_sens(2)(3))
			)))
			(@ASSIGN#22_2@ (_arch 2 0 22 (_prcs 2(_simple)(_trgt(10))(_sens(4)(5))
			)))
			(@ASSIGN#23_3@ (_arch 3 0 23 (_prcs 3(_alias ((glass)(zcr_active)(ste_active)(submean_active)))(_simple)(_trgt(6))(_sens(8)(9)(10))
			)))
			(@ASSIGN#24_4@ (_arch 4 0 24 (_prcs 4(_alias ((shout)(glass)))(_simple)(_trgt(7))(_sens(6))
			)))
		)
	)
	
	
	(_model . classification 6 -1)

)
I 000056 55 1179          1492045741950 rising_edge_det
(_unit VERILOG 6.3365.6.764 (rising_edge_det 0 1(rising_edge_det 0 1))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../rising_edge_det.v\ VERILOG (\./../../rising_edge_det.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 75267674792322637d76302f237023737073717372)
	(_ent
		(_time 1492045741000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_port (_int clk ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int reset ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int din ~wire 0 1 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pe ~reg 0 1 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int temp ~reg 0 6 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#8_0@ (_arch 0 0 8 (_prcs 0(_trgt(4))(_sens(0)(1)(2))(_dssslclk(0))
			)))
			(@ALWAYS#15_1@ (_arch 1 0 15 (_prcs 1(_trgt(3))(_sens(0)(1)(4)(2))(_dssslclk(0))
			)))
		)
	)
	
	
	(_model . rising_edge_det 3 -1)

)
I 000053 55 4397          1492045741952 fifo_submean
(_unit VERILOG 6.3365.6.764 (fifo_submean 0 8(fifo_submean 0 8))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../fifo_submean.v\ VERILOG (\./../../fifo_submean.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 75277274792227632022332e277270737773217370)
	(_ent
		(_time 1492045741000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Data ~[14:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[14:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_submean_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_submean_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_submean_0_0.AFPOINTER1 (_string \V"0b00000010010000"\) (_source 0 34))
		(_toward 0 fifo_submean_0_0.AFPOINTER (_string \V"0b00000010100000"\) (_source 0 35))
		(_toward 0 fifo_submean_0_0.AEPOINTER1 (_string \V"0b00000010110000"\) (_source 0 36))
		(_toward 0 fifo_submean_0_0.AEPOINTER (_string \V"0b00000010100000"\) (_source 0 37))
		(_toward 0 fifo_submean_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_submean_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_submean_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_submean_0_0.REGMODE (_string \V"OUTREG"\) (_source 0 41))
		(_toward 0 fifo_submean_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_submean_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_submean_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (scuba_vlo))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (_open))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_submean 3 -1)

)
I 000049 55 3373          1492045741954 submean2
(_unit VERILOG 6.3365.6.764 (submean2 0 1(submean2 0 1))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../submean2.v\ VERILOG (\./../../submean2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 75267775752223632274602f257320767772767270)
	(_ent
		(_time 1492045741000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 10 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 11 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  3)))))
		(_port (_int data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 6 (_array ~reg ((_range  4)))))
		(_port (_int subMean_out ~[DATA_WIDTH-1:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int subMean_valid ~wire 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int Full ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Rd_En ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 21 (_array ~reg ((_range  5)(_dto i 15 i 0)))))
		(_sig (_int subMean_window ~[15:0]reg~[0:window_size-1]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[19:0]reg~ 0 22 (_array ~reg ((_dto i 19 i 0)))))
		(_sig (_int sum ~[19:0]reg~ 0 22 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~ 0 23 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int avg ~[15:0]reg~ 0 23 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[4:0]reg~ 0 24 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int window_init_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int window_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 25 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 25 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[14:0]wire~ 0 26 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int fifo_out ~[14:0]wire~ 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#33_0@ (_arch 0 0 33 (_prcs 0(_alias ((subMean_valid)(Rd_En)))(_simple)(_trgt(4))(_sens(6))
			)))
			(@ALWAYS#35_1@ (_arch 1 0 35 (_prcs 1(_trgt(8)(9)(3))(_read(0)(2)(6)(8)(1(d_14_0))(13)(9))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst f1 0 28 (_ent . fifo_submean)
		(_port
			((Data) (data_in(d_14_0)))
			((WrClock) (clk))
			((RdClock) (clk))
			((WrEn) (\1 \))
			((RdEn) (Rd_En))
			((Reset) (reset))
			((RPReset) (_open))
			((Q) (fifo_out))
			((Empty) (_open))
			((Full) (Full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst r1 0 31 (_ent . rising_edge_det)
		(_port
			((clk) (clk))
			((reset) (reset))
			((din) (Full))
			((pe) (Rd_En))
		)
	)
	(_model . submean2 6 -1)

)
I 000048 55 9625          1492045741956 squares
(_unit VERILOG 6.3365.6.764 (squares 0 8(squares 0 8))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../squares.v\ VERILOG (\./../../squares.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 75267775712324632671672f217276727672747270)
	(_ent
		(_time 1492045741000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[6:0]wire~ 0 8 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int Address ~[6:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClockEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Q ~[14:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int qdataout14_ffin ~wire 0 15 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout13_ffin ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout12_ffin ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout11_ffin ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout10_ffin ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout9_ffin ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout8_ffin ~wire 0 21 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout7_ffin ~wire 0 22 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout6_ffin ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout5_ffin ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout4_ffin ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout3_ffin ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout2_ffin ~wire 0 27 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout1_ffin ~wire 0 28 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout0_ffin ~wire 0 29 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
	)
	
	
	(_defparam
		(_toward 0 mem_0_14.initval (_cnst \128'h80000000000000000000000000000000\) (_source 0 91))
		(_toward 0 mem_0_13.initval (_cnst \128'h7FFFFFFFFC0000000000000000000000\) (_source 0 96))
		(_toward 0 mem_0_12.initval (_cnst \128'h7FFFC00003FFFFFF8000000000000000\) (_source 0 101))
		(_toward 0 mem_0_11.initval (_cnst \128'h7F803FE003FFC0007FFFE00000000000\) (_source 0 106))
		(_toward 0 mem_0_10.initval (_cnst \128'h78783C1F83F03F807F801FFF80000000\) (_source 0 111))
		(_toward 0 mem_0_9.initval (_cnst \128'h6666339C638E3878787C1F807FC00000\) (_source 0 116))
		(_toward 0 mem_0_8.initval (_cnst \128'h5555AB5A5A49B66666639C78783F8000\) (_source 0 121))
		(_toward 0 mem_0_7.initval (_cnst \128'h0F0E33336D2D55555A5B6666387800\) (_source 0 126))
		(_toward 0 mem_0_6.initval (_cnst \128'h0F332D555A6678000F332D555A66780\) (_source 0 131))
		(_toward 0 mem_0_5.initval (_cnst \128'h03355660033556600335566003355660\) (_source 0 136))
		(_toward 0 mem_0_4.initval (_cnst \128'h0D580D580D580D580D580D580D580D58\) (_source 0 141))
		(_toward 0 mem_0_3.initval (_cnst \128'h14141414141414141414141414141414\) (_source 0 146))
		(_toward 0 mem_0_2.initval (_cnst \128'h22222222222222222222222222222222\) (_source 0 151))
		(_toward 0 mem_0_1.initval (_cnst \128'h0\) (_source 0 156))
		(_toward 0 mem_0_0.initval (_cnst \128'h55555555555555555555555555555555\) (_source 0 161))
	)
	(_scope
	)
	(_inst FF_14 0 31 (_ent . FD1P3DX)
		(_port
			((D) (qdataout14_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(14)))
		)
	)
	(_inst FF_13 0 35 (_ent . FD1P3DX)
		(_port
			((D) (qdataout13_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(13)))
		)
	)
	(_inst FF_12 0 39 (_ent . FD1P3DX)
		(_port
			((D) (qdataout12_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(12)))
		)
	)
	(_inst FF_11 0 43 (_ent . FD1P3DX)
		(_port
			((D) (qdataout11_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(11)))
		)
	)
	(_inst FF_10 0 47 (_ent . FD1P3DX)
		(_port
			((D) (qdataout10_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(10)))
		)
	)
	(_inst FF_9 0 51 (_ent . FD1P3DX)
		(_port
			((D) (qdataout9_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(9)))
		)
	)
	(_inst FF_8 0 55 (_ent . FD1P3DX)
		(_port
			((D) (qdataout8_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(8)))
		)
	)
	(_inst FF_7 0 59 (_ent . FD1P3DX)
		(_port
			((D) (qdataout7_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(7)))
		)
	)
	(_inst FF_6 0 63 (_ent . FD1P3DX)
		(_port
			((D) (qdataout6_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(6)))
		)
	)
	(_inst FF_5 0 67 (_ent . FD1P3DX)
		(_port
			((D) (qdataout5_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(5)))
		)
	)
	(_inst FF_4 0 71 (_ent . FD1P3DX)
		(_port
			((D) (qdataout4_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(4)))
		)
	)
	(_inst FF_3 0 75 (_ent . FD1P3DX)
		(_port
			((D) (qdataout3_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(3)))
		)
	)
	(_inst FF_2 0 79 (_ent . FD1P3DX)
		(_port
			((D) (qdataout2_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(2)))
		)
	)
	(_inst FF_1 0 83 (_ent . FD1P3DX)
		(_port
			((D) (qdataout1_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(1)))
		)
	)
	(_inst FF_0 0 87 (_ent . FD1P3DX)
		(_port
			((D) (qdataout0_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(0)))
		)
	)
	(_inst mem_0_14 0 92 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout14_ffin))
		)
	)
	(_inst mem_0_13 0 97 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout13_ffin))
		)
	)
	(_inst mem_0_12 0 102 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout12_ffin))
		)
	)
	(_inst mem_0_11 0 107 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout11_ffin))
		)
	)
	(_inst mem_0_10 0 112 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout10_ffin))
		)
	)
	(_inst mem_0_9 0 117 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout9_ffin))
		)
	)
	(_inst mem_0_8 0 122 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout8_ffin))
		)
	)
	(_inst mem_0_7 0 127 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout7_ffin))
		)
	)
	(_inst mem_0_6 0 132 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout6_ffin))
		)
	)
	(_inst mem_0_5 0 137 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout5_ffin))
		)
	)
	(_inst mem_0_4 0 142 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout4_ffin))
		)
	)
	(_inst mem_0_3 0 147 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout3_ffin))
		)
	)
	(_inst mem_0_2 0 152 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout2_ffin))
		)
	)
	(_inst mem_0_1 0 157 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout1_ffin))
		)
	)
	(_inst mem_0_0 0 162 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout0_ffin))
		)
	)
	(_model . squares 1 -1)

)
I 000044 55 2480          1492045741958 ste
(_unit VERILOG 6.3365.6.764 (ste 0 1(ste 0 1))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../ste.v\ VERILOG (\./../../ste.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 75267775742224627274612f217276727173707276)
	(_ent
		(_time 1492045741000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 8 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 8 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 9 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[30:0]reg~ 0 5 (_array ~reg ((_dto i 30 i 0)))))
		(_port (_int ste ~[30:0]reg~ 0 5 (_arch (_out)))(_reg)(_flags2))
		(_port (_int ste_valid ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[14:0]wire~ 0 17 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int square ~[14:0]wire~ 0 17 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[6:0]reg~ 0 18 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 19 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int ste_window ~[15:0]reg~[0:window_size-1]~ 0 19 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 20 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 20 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int sum ~[30:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#23,48,60_0@ (_arch 0 0 23 (_prcs 0(_trgt(6)(3)(4)(8)(7)(9))(_read(0)(2)(6)(9)(8)(1)(5))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst sq1 0 58 (_ent . squares)
		(_port
			((Address) (data(d_14_8)))
			((OutClock) (clk))
			((OutClockEn) (\1 \))
			((Reset) (reset))
			((Q) (square))
		)
	)
	(_model . ste 6 -1)

)
I 000044 55 2302          1492045741960 zcr
(_unit VERILOG 6.3365.6.764 (zcr 0 1(zcr 0 1))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../zcr.v\ VERILOG (\./../../zcr.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 75262574732323622022662e267224737672777224)
	(_ent
		(_time 1492045741000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[5:0]reg~ 0 6 (_array ~reg ((_dto i 5 i 0)))))
		(_port (_int zcr_count ~[5:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int zcr_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int zcr_count_temp ~[5:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int current ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int not_previous ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 21 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 22 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int zcr_window ~[15:0]reg~[0:window_size-1]~ 0 22 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int clear ~reg 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 24 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 24 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#26,49,61_0@ (_arch 0 0 26 (_prcs 0(_trgt(8)(4)(3)(11)(9)(5)(6)(7))(_read(0)(2)(8)(5)(11)(1)(9)(6)(7))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . zcr 6 -1)

)
I 000050 55 4335          1492045741962 fifo_left
(_unit VERILOG 6.3365.6.764 (fifo_left 0 8(fifo_left 0 8))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../fifo_left.v\ VERILOG (\./../../fifo_left.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 75277274792227632022332f777370737372717373)
	(_ent
		(_time 1492045741000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_left_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_left_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_left_0_0.AFPOINTER1 (_string \V"0b00000011010000"\) (_source 0 34))
		(_toward 0 fifo_left_0_0.AFPOINTER (_string \V"0b00000011100000"\) (_source 0 35))
		(_toward 0 fifo_left_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_left_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_left_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_left_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_left_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_left_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_left_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_left_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_left_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_left 3 -1)

)
I 000051 55 4355          1492045741964 fifo_right
(_unit VERILOG 6.3365.6.764 (fifo_right 0 8(fifo_right 0 8))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../fifo_right.v\ VERILOG (\./../../fifo_right.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 85d7828b89d2d793d0d2c3ded6838c8382838d8281)
	(_ent
		(_time 1492045741000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_right_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_right_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_right_0_0.AFPOINTER1 (_string \V"0b00000011110000"\) (_source 0 34))
		(_toward 0 fifo_right_0_0.AFPOINTER (_string \V"0b00000100000000"\) (_source 0 35))
		(_toward 0 fifo_right_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_right_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_right_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_right_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_right_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_right_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_right_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_right_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_right_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_right 3 -1)

)
I 000056 55 4455          1492045741966 fifo_horizontal
(_unit VERILOG 6.3365.6.764 (fifo_horizontal 0 8(fifo_horizontal 0 8))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../fifo_horizontal.v\ VERILOG (\./../../fifo_horizontal.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 85d7828b89d2d793d0d2c3dfdc83d38287838c82d4)
	(_ent
		(_time 1492045741000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER1 (_string \V"0b00000011100000"\) (_source 0 34))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER (_string \V"0b00000011110000"\) (_source 0 35))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_horizontal_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_horizontal_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_horizontal_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_horizontal_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_horizontal_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_horizontal 3 -1)

)
I 000047 55 4474          1492045741968 i2s_rx
(_unit VERILOG 6.3365.6.764 (i2s_rx 0 9(i2s_rx 0 9))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_code 85d78d8e82d3d29082d197dedc838c8687828680d3)
	(_ent
		(_time 1492045741000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 11 \16\ (_ent -1 (_cnst \16\))))
		(_port (_int i_sys_rst ~wire 0 13 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sck ~wire 0 15 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_ws ~wire 0 16 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int i_sd ~wire 0 17 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 19 (_array ~wire ((_range  14)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 19 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 20 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_left_vld ~wire 0 21 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_vld ~wire 0 22 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int ws_i ~reg 0 39 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 40 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_vld_i ~reg 0 41 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_i ~reg 0 42 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 43 (_array ~reg ((_range  15)))))
		(_sig (_int left_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 43 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 44 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_vld_reg_i ~reg 0 45 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_reg_i ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_pulse_i ~wire 0 48 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_vld ~wire 0 49 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_vld ~wire 0 50 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int d1_right_vld ~reg 0 52 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_right_vld ~reg 0 53 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int d1_left_vld ~reg 0 54 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_left_vld ~reg 0 55 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 56 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 57 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 58 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 59 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_i ~reg 0 60 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#64,82,93,152,161_0@ (_arch 0 0 64 (_prcs 0(_trgt(8)(9)(27)(12)(13)(10)(11)(21)(22)(19)(20))(_read(1)(0)(2)(8)(3)(9)(12(_range 16))(27)(13(_range 17))(16)(10)(11)(17)(21)(18)(19))
				(_need_init)
			)))
			(@ASSIGN#79_1@ (_arch 1 0 79 (_prcs 1(_simple)(_trgt(16))(_sens(8)(9))
			)))
			(@ALWAYS#111_2@ (_arch 2 0 111 (_prcs 4(_trgt(14)(15))(_sens(1)(0)(10)(11))(_dssslclk(1))
			)))
			(@ALWAYS#124_3@ (_arch 3 0 124 (_prcs 5(_trgt(23))(_sens(1)(0)(12))(_dssslclk(1))
			)))
			(@ALWAYS#131_4@ (_arch 4 0 131 (_prcs 6(_trgt(25))(_sens(1)(0)(23))(_dssslclk(1))
			)))
			(@ALWAYS#138_5@ (_arch 5 0 138 (_prcs 7(_trgt(24))(_sens(1)(0)(13))(_dssslclk(1))
			)))
			(@ALWAYS#145_6@ (_arch 6 0 145 (_prcs 8(_trgt(26))(_sens(1)(0)(24))(_dssslclk(1))
			)))
			(@ASSIGN#171_7@ (_arch 7 0 171 (_prcs 11(_simple)(_trgt(4))(_sens(25))
			)))
			(@ASSIGN#172_8@ (_arch 8 0 172 (_prcs 12(_simple)(_trgt(5))(_sens(26))
			)))
			(@ASSIGN#174_9@ (_arch 9 0 174 (_prcs 13(_alias ((o_left_vld)(d2_left_vld)))(_simple)(_trgt(6))(_sens(22))
			)))
			(@ASSIGN#175_10@ (_arch 10 0 175 (_prcs 14(_alias ((o_right_vld)(d2_right_vld)))(_simple)(_trgt(7))(_sens(20))
			)))
			(@ASSIGN#177_11@ (_arch 11 0 177 (_prcs 15(_simple)(_trgt(17))(_sens(10)(14))
			)))
			(@ASSIGN#178_12@ (_arch 12 0 178 (_prcs 16(_simple)(_trgt(18))(_sens(11)(15))
			)))
			(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 17 (_virtual))))
		)
	)
	
	
	(_model . i2s_rx 25 -1)

)
I 000055 55 2091          1492045741970 I2S_Controller
(_unit VERILOG 6.3365.6.764 (I2S_Controller 0 1(I2S_Controller 0 1))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 85d58d8e82d1d290d68296df8283d08281828783d3)
	(_ent
		(_time 1492045741000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 15 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int o_ws ~reg 0 5 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 6 (_array ~wire ((_range  2)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_left_vld ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_vld ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]reg~ 0 28 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int count ~[4:0]reg~ 0 28 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#48_0@ (_arch 0 0 48 (_prcs 0(_trgt(8)(3))(_read(2)(0)(8)(3))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 1 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst i2s_rx_inst 0 66 (_ent . i2s_rx)
		(_gen
			((DATA_WIDTH) (DATA_WIDTH))
		)
		(_port
			((i_sys_rst) (rst))
			((i_sck) (o_sck))
			((i_ws) (o_ws))
			((i_sd) (i_sd))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_model . I2S_Controller 3 -1)

)
I 000045 55 6123          1492045741972 pll2
(_unit VERILOG 6.3365.6.764 (pll2 0 8(pll2 0 8))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../pll2.v\ VERILOG (\./../../pll2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 95c6949ac3c29286919385cf9793c69697929593c6)
	(_ent
		(_time 1492045741000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \15\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \95\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \15\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \16\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \96\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \16\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll2 4 -1)

)
I 000048 55 1737          1492045741974 clk_div
(_unit VERILOG 6.3365.6.764 (clk_div 0 1(clk_div 0 1))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../clkdiv.v\ VERILOG (\./../../clkdiv.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 95c7979ac3c29380c19681cfcd9293939693c693c7)
	(_ent
		(_time 1492045741000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 3 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WIDTH ~vector~0 0 3 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~1 0 5 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N ~vector~1 0 5 \4\ (_ent -1 (_cnst \4\))))
		(_port (_int clk ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int clk_out ~wire 0 6 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[WIDTH-1:0]reg~ 0 12 (_array ~reg ((_range  4)))))
		(_sig (_int r_reg ~[WIDTH-1:0]reg~ 0 12 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[WIDTH-1:0]wire~ 0 13 (_array ~wire ((_range  5)))))
		(_sig (_int r_nxt ~[WIDTH-1:0]wire~ 0 13 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int clk_track ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(3)(5))(_read(0)(1)(4)(5))
				(_need_init)
			)))
			(@ASSIGN#35_1@ (_arch 1 0 35 (_prcs 1(_simple)(_trgt(4))(_sens(3))
			)))
			(@ASSIGN#36_2@ (_arch 2 0 36 (_prcs 2(_alias ((clk_out)(clk_track)))(_simple)(_trgt(2))(_sens(5))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . clk_div 6 -1)

)
I 000045 55 6123          1492045741976 pll1
(_unit VERILOG 6.3365.6.764 (pll1 0 8(pll1 0 8))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../pll1.v\ VERILOG (\./../../pll1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 95c6949ac3c29286929385cf9793c69694929593c6)
	(_ent
		(_time 1492045741000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \0\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \103\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \12\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \1\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \104\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \13\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll1 4 -1)

)
I 000044 55 11194         1492045741978 top
(_unit VERILOG 6.3365.6.764 (top 0 1(top 0 1))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../top.v\ VERILOG (\./../../top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_code 95c6909ac6c3c182c29ad3cec4929193c392959291)
	(_ent
		(_time 1492045741000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 21 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 21 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst_n ~wire 0 1 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mclk ~wire 0 2 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws ~wire 0 5 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 6 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int horizontal_out ~[15:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int vertical_out ~[15:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mclk2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd2 ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck2 ~wire 0 10 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws2 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int SDA ~wire 0 12 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 13 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 15 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int beam_forming_valid ~wire 0 16 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trigger ~wire 0 17 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int subMean_left_out ~[15:0]wire~ 0 40 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[5:0]wire~ 0 42 (_array ~wire ((_dto i 5 i 0)))))
		(_sig (_int zcr_count_right ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_count_left ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int zcr_valid_right ~wire 0 43 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_valid_left ~wire 0 43 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fpga_clk ~wire 0 44 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fifo_in1 ~[15:0]wire~ 0 45 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[31:0]wire~ 0 46 (_array ~wire ((_dto i 31 i 0)))))
		(_sig (_int fifo_in2 ~[31:0]wire~ 0 46 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wr_en ~wire 0 47 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wr_en2 ~wire 0 47 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_right_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_left_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[30:0]wire~ 0 52 (_array ~wire ((_dto i 30 i 0)))))
		(_sig (_int ste_left ~[30:0]wire~ 0 52 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst ~wire 0 53 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sys_rst ~wire 0 54 (_arch (_uni)))(_net implicit)(_flags1))
		(_type (_int ~[7:0]wire~ 0 59 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int DATA ~[7:0]wire~ 0 59 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_right_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_left_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_vld ~wire 0 71 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld ~wire 0 72 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int osc_clk ~wire 0 78 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rvl_clk ~wire 0 86 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock ~wire 0 87 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int compute_clk ~wire 0 98 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock2 ~wire 0 99 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_left_vld2 ~wire 0 108 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld2 ~wire 0 109 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_empty ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_full ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int almost_full ~wire 0 125 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_empty ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_full ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int ste_left_valid ~wire 0 151 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int subMean_left_valid ~wire 0 159 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rd_en1 ~wire 0 184 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int led_pattern ~wire 0 185 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int Clock ~wire 0 192 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int CS_L ~wire 0 194 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int RW_L ~wire 0 195 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int INTR_L ~wire 0 196 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A0 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A1 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A2 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \3 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \4 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \5 \ ~wire -1 184 (_int (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#184_0@ (_int 0 0 184 (_prcs 0(_alias ((\5 \)(i_sys_rst)(rd_en1)))(_simple)(_trgt(70))(_sens(37)(57))
			)))
			(@ASSIGN#54_1@ (_arch 1 0 54 (_prcs 1(_simple)(_trgt(37))(_sens(36)(45)(47))
			)))
			(@ASSIGN#55_2@ (_arch 2 0 55 (_prcs 2(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#113_3@ (_arch 3 0 113 (_prcs 3(_simple)(_trgt(33))(_sens(27))
			)))
			(@ASSIGN#114_4@ (_arch 4 0 114 (_prcs 4(_simple)(_trgt(34))(_sens(28))
			)))
			(@ASSIGN#115_5@ (_arch 5 0 115 (_prcs 5(_simple)(_trgt(23))(_sens(27(d_31_16)))
			)))
			(@ASSIGN#116_6@ (_arch 6 0 116 (_prcs 6(_simple)(_trgt(31))(_sens(29))
			)))
			(@ASSIGN#117_7@ (_arch 7 0 117 (_prcs 7(_simple)(_trgt(32))(_sens(30))
			)))
			(@ASSIGN#120_8@ (_arch 8 0 120 (_prcs 8(_simple)(_trgt(25))(_sens(42))
			)))
			(@ASSIGN#121_9@ (_arch 9 0 121 (_prcs 9(_simple)(_trgt(25))(_sens(48)(49))
			)))
			(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 10 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 OSCH_inst.NOM_FREQ (_string \V"16.63"\) (_source 0 76))
	)
	(_scope
	)
	(_inst port1 0 64 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_inst OSCH_inst 0 77 (_ent . OSCH)
		(_port
			((STDBY) (\1 \))
			((OSC) (osc_clk))
			((SEDSTDBY) (_open))
		)
	)
	(_inst my_pll1 0 81 (_ent . pll1)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (fpga_clk))
			((CLKOS) (mclk))
			((CLKOS2) (rvl_clk))
			((LOCK) (lock))
		)
	)
	(_inst div8 0 90 (_ent . clk_div)
		(_port
			((clk) (mclk))
			((reset) (i_sys_rst))
			((clk_out) (o_sck))
		)
	)
	(_inst my_pll2 0 93 (_ent . pll2)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (mclk2))
			((CLKOS) (o_sck2))
			((CLKOS2) (compute_clk))
			((LOCK) (lock2))
		)
	)
	(_inst port2 0 101 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd2))
			((o_sck) (o_sck2))
			((o_ws) (o_ws2))
			((o_left_data) (o_left_data2))
			((o_right_data) (o_right_data2))
			((o_left_vld) (o_left_vld2))
			((o_right_vld) (o_right_vld2))
		)
	)
	(_inst horizontal_port 0 123 (_ent . fifo_horizontal)
		(_port
			((Data) (fifo_in1))
			((WrClock) (o_sck))
			((RdClock) (o_ws))
			((WrEn) (wr_en))
			((RdEn) (\2 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (horizontal_out))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (almost_full))
		)
	)
	(_inst vertical_right 0 129 (_ent . fifo_right)
		(_port
			((Data) (o_right_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_right_vld2))
			((RdEn) (\3 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_right_data2))
			((Empty) (right_empty))
			((Full) (right_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst vertical_left 0 132 (_ent . fifo_left)
		(_port
			((Data) (o_left_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_left_vld2))
			((RdEn) (\4 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_left_data2))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst zcr1 0 138 (_ent . zcr)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((zcr_count) (zcr_count_left))
			((zcr_valid) (zcr_valid_left))
		)
	)
	(_inst ste1 0 146 (_ent . ste)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((ste) (ste_left))
			((ste_valid) (ste_left_valid))
		)
	)
	(_inst subMean1 0 154 (_ent . submean2)
		(_port
			((clk) (o_ws))
			((data_in) (horizontal_out))
			((reset) (i_sys_rst))
			((subMean_out) (subMean_left_out))
			((subMean_valid) (subMean_left_valid))
		)
	)
	(_inst class1 0 163 (_ent . classification)
		(_port
			((zcr_count_left) (zcr_count_left))
			((zcr_valid_left) (zcr_valid_left))
			((ste_left) (ste_left))
			((ste_left_valid) (ste_left_valid))
			((subMean_left_out) (subMean_left_out))
			((subMean_left_valid) (subMean_left_valid))
			((glass) (glass))
			((shout) (shout))
		)
	)
	(_inst beam_forming 0 178 (_ent . beamforming2)
		(_port
			((trigger) (trigger))
			((compute_clk) (compute_clk))
			((clk) (o_ws2))
			((left_data_in) (out_left_data2))
			((right_data_in) (out_right_data2))
			((reset) (\5 \))
			((led_pattern) (led_pattern))
			((beam_forming_valid) (beam_forming_valid))
		)
	)
	(_inst i2c1 0 189 (_ent . I2C_Top)
		(_port
			((SDA) (SDA))
			((SCL) (SCL))
			((Clock) (Clock))
			((Reset_L) (i_sys_rst))
			((CS_L) (CS_L))
			((RW_L) (RW_L))
			((INTR_L) (INTR_L))
			((A0) (A0))
			((A1) (A1))
			((A2) (A2))
			((DATA) (DATA))
		)
	)
	(_model . top 11 -1)

)
I 000058 55 6378          1492045741980 I2S_Controller_tb
(_unit VERILOG 6.3365.6.764 (I2S_Controller_tb 0 5(I2S_Controller_tb 0 5))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../my_tb.v\ VERILOG (\./../../my_tb.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_code 95c59d9f92c1c280c3909790d3cf919291929793c393c6)
	(_ent
		(_time 1492045741000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 12 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 12 \32\ (_ent -1 (_cnst \32\))))
		(_sig (_int rst_n ~reg 0 43 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck ~wire 0 44 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws ~wire 0 45 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck2 ~wire 0 48 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws2 ~wire 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd2 ~reg 0 50 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 54 (_array ~wire ((_range  15)))))
		(_sig (_int horizontal_out ~[DATA_WIDTH-1:0]wire~ 0 54 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:20]~ 0 57 (_array ~reg ((_to i 0 i 20)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem ~[15:0]reg~[0:20]~ 0 57 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:4005]~ 0 58 (_array ~reg ((_to i 0 i 4005)(_dto i 15 i 0)))))
		(_sig (_int input_right_mem ~[15:0]reg~[0:4005]~ 0 58 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:90]~ 0 60 (_array ~reg ((_to i 0 i 90)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem2 ~[15:0]reg~[0:90]~ 0 60 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int input_right_mem2 ~[15:0]reg~[0:90]~ 0 61 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int i_sys_rst ~wire 0 65 (_arch (_uni)))(_net implicit)(_nonbaction)(_noforceassign))
		(_type (_int ~[31:0]reg~ 0 70 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int input_left_data_array ~[31:0]reg~ 0 70 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array ~[31:0]reg~ 0 71 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_left_data_array2 ~[31:0]reg~ 0 72 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array2 ~[31:0]reg~ 0 73 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 74 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int count ~[6:0]reg~ 0 74 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int count2 ~[6:0]reg~ 0 75 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sd_right_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sd_right_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 81 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int count_left ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_left2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int trigger ~reg 0 83 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_downward 0 DUT i_sys_rst)(_flags1))
		(_subprogram
			(_func \$readmemh\)

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#65_0@ (_arch 0 0 65 (_prcs 0(_simple)(_trgt(12))(_sens(38))
			)))
			(@INITIAL#84_1@ (_arch 1 0 84 (_prcs 1(_trgt(9)(8))
			)))
			(@INITIAL#89_2@ (_arch 2 0 89 (_prcs 2(_trgt(11)(10))
			)))
			(@INITIAL#97_3@ (_arch 3 0 97 (_prcs 3(_trgt(0)(31)(32))
			)))
			(@INITIAL#105_4@ (_arch 4 0 105 (_prcs 4(_trgt(33)(34))
			)))
			(@ALWAYS#111_5@ (_arch 5 0 111 (_prcs 5(_trgt(32)(14)(31)(13))(_read(32)(9)(31)(8))(_sens(2))
				(_need_init)
			)))
			(@ALWAYS#142_6@ (_arch 6 0 142 (_prcs 6(_trgt(34)(16)(33)(15))(_read(34)(11)(33)(10))(_sens(5))
				(_need_init)
			)))
			(@INITIAL#176_7@ (_arch 7 0 176 (_prcs 7(_trgt(35))
			)))
			(@ALWAYS#182,210,237_8@ (_arch 8 0 182 (_prcs 8(_trgt(17)(23)(24))(_read(1)(12)(17)(2)(14)(13))
				(_need_init)
			)))
			(@ALWAYS#195,223,250_9@ (_arch 9 0 195 (_prcs 9(_trgt(18)(27)(28))(_read(4)(12)(18)(5)(16)(15))
				(_need_init)
			)))
			(@ALWAYS#263_10@ (_arch 10 0 263 (_prcs 14(_trgt(26))(_read)(_sens(24)(23)(2))
				(_need_init)
			)))
			(@ALWAYS#265_11@ (_arch 11 0 265 (_prcs 15(_trgt(30))(_read)(_sens(28)(5)(27))
				(_need_init)
			)))
			(@ALWAYS#269_12@ (_arch 12 0 269 (_prcs 16(_trgt(3))(_sens(1)(26))(_dssslclk(1))
				(_need_init)
			)))
			(@ALWAYS#272_13@ (_arch 13 0 272 (_prcs 17(_trgt(6))(_sens(4)(30))(_dssslclk(4))
				(_need_init)
			)))
			(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 18 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 DUT.DATA_WIDTH (_code 16) (_source 0 67))
	)
	(_scope
	)
	(_inst DUT 0 22 (_ent . top)
		(_port
			((rst_n) (rst_n))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((i_sd2) (i_sd2))
			((o_sck2) (o_sck2))
			((o_ws2) (o_ws2))
			((horizontal_out) (horizontal_out))
			((trigger) (trigger))
			((mclk) (_open))
			((vertical_out) (_open))
			((mclk2) (_open))
			((SDA) (_open))
			((SCL) (_open))
			((glass) (_open))
			((shout) (_open))
			((beam_forming_valid) (_open))
		)
	)
	(_inst GSR_INST 0 40 (_ent . GSR)
		(_port
			((GSR) (\1 \))
		)
	)
	(_inst PUR_INST 0 41 (_ent . PUR)
		(_port
			((PUR) (\2 \))
		)
	)
	(_model . I2S_Controller_tb 21 -1)

)
I 000051 55 1809          1492045741982 char_cntrl
(_unit VERILOG 6.3365.6.764 (char_cntrl 0 1(char_cntrl 0 1))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../char_cntrl.v\ VERILOG (\./../../char_cntrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code a4f6a6f3a8f3f1b3a5f2e2fef6a2f1a3a0a3a6a2f7)
	(_ent
		(_time 1492045741000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDLE ~vector~0 0 11 \1'b0\ (_ent -1 (_cnst \1'b0\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE ~vector~1 0 11 \1'b1\ (_ent -1 (_cnst \1'b1\))))
		(_port (_int in ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk ~wire 0 4 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int out ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[8:0]reg~ 0 13 (_array ~reg ((_dto i 8 i 0)))))
		(_sig (_int counter ~[8:0]reg~ 0 13 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int state ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~reg 0 14 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(4)(3))(_read(1)(2)(5)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_COMBO@ (_arch 1 0 33 (_prcs 1(_trgt(6))(_read)(_sens(0)(4)(5))
				(_need_init)
			)))
			(@ALWAYS#FSM_SEQ@ (_arch 2 0 52 (_prcs 2(_trgt(5))(_sens(1)(2)(6))(_dssslclk(1))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit FSM_COMBO begin 0 34)
		(_unit FSM_SEQ begin 0 53)
	)
	(_model . char_cntrl 4 -1)

)
I 000053 55 4297          1492045741984 beam_forming
(_unit VERILOG 6.3365.6.764 (beam_forming 0 1(beam_forming 0 1))
	(_version vd0)
	(_time 1492045741628 2017.04.12 20:09:01)
	(_source (\./../../beamforming.v\ VERILOG (\./../../beamforming.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code a4f6a7f3a5f3f1b2f0a0f2a2b2fea3a3a6a2f0a2ada2f1)
	(_ent
		(_time 1492045741000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \30\ (_ent -1 (_cnst \30\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  3)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 6 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size*3]~ 0 20 (_array ~reg ((_range  4)(_dto i 15 i 0)))))
		(_sig (_int left_data_storage ~[15:0]reg~[0:window_size*3]~ 0 20 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int right_data_storage ~[15:0]reg~[0:window_size*3]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 22 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 22 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[6:0]reg~ 0 23 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int full ~reg 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~ 0 25 (_array ~reg ((_dto i 21 i 0)))))
		(_sig (_int min_diff ~[21:0]reg~ 0 25 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~[0:59]~ 0 26 (_array ~reg ((_to i 0 i 59)(_dto i 21 i 0)))))
		(_sig (_int current_diff ~[21:0]reg~[0:59]~ 0 26 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int j ~integer~S 0 27 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int shift_index_counter ~integer~S 0 28 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int final_index ~integer~S 0 29 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int diff_done ~integer~S 0 30 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[7:0]reg~[0:window_size*2]~ 0 32 (_array ~reg ((_range  5)(_dto i 7 i 0)))))
		(_sig (_int phase_diff_LUT ~[7:0]reg~[0:window_size*2]~ 0 32 (_arch (_uni ))) (_reg memory )(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#33_0@ (_arch 0 0 33 (_prcs 0(_trgt(17(0))(17(1))(17(2))(17(3))(17(4))(17(5))(17(6))(17(7))(17(8))(17(9))(17(10))(17(11))(17(12))(17(13))(17(14))(17(15))(17(16))(17(17))(17(18))(17(19))(17(20))(17(21))(17(22))(17(23))(17(24))(17(25))(17(26))(17(27))(17(28))(17(29))(17(30))(17(31))(17(32))(17(33))(17(34))(17(35))(17(36))(17(37))(17(38))(17(39))(17(40))(17(41))(17(42))(17(43))(17(44))(17(45))(17(46))(17(47))(17(48))(17(49))(17(50))(17(51))(17(52))(17(53))(17(54))(17(55))(17(56))(17(57))(17(58))(17(59))(17(60))(9)(11)(14)(12(0))(12(1))(12(2))(12(3))(12(4))(12(5))(12(6))(12(7))(12(8))(12(9))(12(10))(12(11))(12(12))(12(13))(12(14))(12(15))(12(16))(12(17))(12(18))(12(19))(12(20))(12(21))(12(22))(12(23))(12(24))(12(25))(12(26))(12(27))(12(28))(12(29))(12(30))(12(31))(12(32))(12(33))(12(34))(12(35))(12(36))(12(37))(12(38))(12(39))(12(40))(12(41))(12(42))(12(43))(12(44))(12(45))(12(46))(12(47))(12(48))(12(49))(12(50))(12(51))(12(52))(12(53))(12(54))(12(55))(12(56))(12(57))(12(58))(12(59))(16)(13))
			)))
			(@ALWAYS#161,164,197,216,234_1@ (_arch 1 0 161 (_prcs 1(_trgt(4)(9)(5)(10)(11)(16)(8)(6)(7)(14)(13)(12)(15))(_read(0)(3)(17)(15)(8)(9)(2)(1)(10)(16)(14)(13)(6)(7)(12)(11))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_model . beam_forming 10 -1)

)
I 000053 55 1861          1492045928453 Start_Behave
(_unit VHDL (start_generator 0 54(start_behave 0 64))
	(_version vd0)
	(_time 1492045928454 2017.04.12 20:12:08)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 22747327247577352471367b252425242724772427)
	(_ent
		(_time 1492043708291)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int Start_Enable -1 0 57(_ent(_in))))
		(_port (_int SCL -2 0 58(_ent(_in))))
		(_port (_int SDA -2 0 59(_ent(_in))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Gen_State 0 0 66(_arch(_uni))))
		(_sig (_int Next_Start_Gen_State 0 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 68(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Gen_State 1 0 68(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_1 2 0 69(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_2 3 0 70(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_3 4 0 71(_arch(_string \"11"\))))
		(_prcs
			(I2C_Start_Gen_States(_arch 0 0 76(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Start_Gen_State_Machine(_arch 1 0 85(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(4)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Behave 2 -1)
)
I 000057 55 1625          1492045928488 Start_Det_Behave
(_unit VHDL (start_detect 0 138(start_det_behave 0 147))
	(_version vd0)
	(_time 1492045928489 2017.04.12 20:12:08)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 42141341441517554442561b454446444745464447)
	(_ent
		(_time 1492043708311)
	)
	(_object
		(_port (_int MPU_CLK -1 0 139(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 140(_ent(_in)(_event))))
		(_port (_int SCL -2 0 141(_ent(_in)(_event))))
		(_port (_int SDA -2 0 142(_ent(_in)(_event))))
		(_port (_int Start_Det -1 0 143(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 149(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Det_State 0 0 149(_arch(_uni)(_event))))
		(_sig (_int Next_Start_Det_State 0 0 150(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 151(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Det_State 1 0 151(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 152(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Det_State_1 2 0 152(_arch(_string \"01"\))))
		(_prcs
			(I2C_Start_Det_States(_arch 0 0 156(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Start_Det_Reg(_arch 1 0 165(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Start_Det_State_Machine(_arch 2 0 182(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Det_Behave 3 -1)
)
I 000052 55 1867          1492045928494 Stop_Behave
(_unit VHDL (stop_generator 0 213(stop_behave 0 223))
	(_version vd0)
	(_time 1492045928495 2017.04.12 20:12:08)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 51070053540653465500170b075754570457545653)
	(_ent
		(_time 1492043708318)
	)
	(_object
		(_port (_int MPU_CLK -1 0 214(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 215(_ent(_in)(_event))))
		(_port (_int Stop_Enable -1 0 216(_ent(_in))))
		(_port (_int SCL -2 0 217(_ent(_in))))
		(_port (_int SDA -2 0 218(_ent(_in))))
		(_port (_int SDA_EN3 -1 0 219(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 225(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Gen_State 0 0 225(_arch(_uni))))
		(_sig (_int Next_Stop_Gen_State 0 0 226(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 227(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Gen_State 1 0 227(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 228(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_1 2 0 228(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 229(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_2 3 0 229(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 230(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_3 4 0 230(_arch(_string \"11"\))))
		(_prcs
			(I2C_Stop_Gen_States(_arch 0 0 234(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Stop_Gen_State_Machine(_arch 1 0 244(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Behave 2 -1)
)
I 000056 55 1614          1492045928500 Stop_Det_Behave
(_unit VHDL (stop_detect 0 297(stop_det_behave 0 306))
	(_version vd0)
	(_time 1492045928501 2017.04.12 20:12:08)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 51070053540653465553170b045754565557545752)
	(_ent
		(_time 1492043708324)
	)
	(_object
		(_port (_int MPU_CLK -1 0 298(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 299(_ent(_in)(_event))))
		(_port (_int SCL -2 0 300(_ent(_in)(_event))))
		(_port (_int SDA -2 0 301(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 302(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 308(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Det_State 0 0 308(_arch(_uni)(_event))))
		(_sig (_int Next_Stop_Det_State 0 0 309(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 310(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Det_State 1 0 310(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 311(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Det_State_1 2 0 311(_arch(_string \"01"\))))
		(_prcs
			(I2C_Stop_Det_States(_arch 0 0 315(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Stop_Det_Reg(_arch 1 0 324(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Stop_Det_State_Machine(_arch 2 0 341(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Det_Behave 3 -1)
)
I 000051 55 1504          1492045928533 Int_Behave
(_unit VHDL (int_ctrl_block 0 52(int_behave 0 66))
	(_version vd0)
	(_time 1492045928534 2017.04.12 20:12:08)
	(_source (\./../../i2c_int_blk.vhd\))
	(_parameters tan)
	(_code 70272b71252620652422632b257772762375267672)
	(_ent
		(_time 1492043708585)
	)
	(_object
		(_port (_int MPU_CLK -1 0 53(_ent(_in)(_event))))
		(_port (_int RST_L -1 0 54(_ent(_in))))
		(_port (_int abort -1 0 55(_ent(_in))))
		(_port (_int Trans_IE -1 0 56(_ent(_in))))
		(_port (_int Recieve_IE -1 0 57(_ent(_in))))
		(_port (_int I2C_RW -1 0 58(_ent(_in))))
		(_port (_int Trans_Buffer_Empty -1 0 59(_ent(_in))))
		(_port (_int Recieve_Buffer_Full -1 0 60(_ent(_in))))
		(_port (_int Iack -1 0 61(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 62(_ent(_out))))
		(_port (_int INTR_L -1 0 63(_ent(_out))))
		(_sig (_int tbe_en -1 0 67(_arch(_uni)(_event))))
		(_sig (_int rbf_en -1 0 68(_arch(_uni)(_event))))
		(_sig (_int reset -1 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment (_trgt(11))(_sens(3)(5)(6)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(12))(_sens(4)(5)(7)))))
			(line__73(_arch 2 0 73(_assignment (_trgt(13))(_sens(1)(2)))))
			(line__75(_arch 3 0 75(_prcs (_trgt(9)(10))(_sens(11)(12)(13)(0)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Int_Behave 4 -1)
)
I 000052 55 2036          1492045928556 Arch_Behave
(_unit VHDL (arbitrator 0 54(arch_behave 0 67))
	(_version vd0)
	(_time 1492045928557 2017.04.12 20:12:08)
	(_source (\./../../i2c_arb_blk.vhd\))
	(_parameters tan)
	(_code 90c7c39e92c7c6869c9684cbc39691979496c69792)
	(_ent
		(_time 1492043708858)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int SCL -2 0 57(_ent(_in))))
		(_port (_int SDA -2 0 58(_ent(_in)(_event))))
		(_port (_int SDA_EN1 -1 0 59(_ent(_in)(_event))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_in)(_event))))
		(_port (_int SDA_EN3 -1 0 61(_ent(_in)(_event))))
		(_port (_int WCS_Ack -1 0 62(_ent(_in)(_event))))
		(_port (_int RCS_Ack -1 0 63(_ent(_in))))
		(_port (_int Lost_ARB -1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_State 0 0 68(_arch(_uni)(_event))))
		(_sig (_int Next_State 0 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle 1 0 70(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_1 2 0 71(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 72(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_2 3 0 72(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 73(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_3 4 0 73(_arch(_string \"11"\))))
		(_prcs
			(I2C_Arb_States(_arch 0 0 78(_prcs (_trgt(10))(_sens(0)(1)(11))(_dssslsensitivity 2))))
			(I2C_Arb_Register(_arch 1 0 87(_prcs (_trgt(9))(_sens(0)(1)(3)(4)(5)(6)(7)(10)(8))(_dssslsensitivity 8))))
			(I2C_Arb_Logic(_arch 2 0 107(_prcs (_simple)(_trgt(11))(_sens(2)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Arch_Behave 3 -1)
)
I 000053 55 3058          1492045928583 Count_Behave
(_unit VHDL (counter_block 0 57(count_behave 0 71))
	(_version vd0)
	(_time 1492045928584 2017.04.12 20:12:08)
	(_source (\./../../i2c_cnt_blk.vhd\))
	(_parameters tan)
	(_code 9fc8ce909fc9ce899bc98bc5cb989d9ac9999d99cc)
	(_ent
		(_time 1492043709145)
	)
	(_object
		(_port (_int MPU_CLK -1 0 58(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 59(_ent(_in))))
		(_port (_int SCL -2 0 60(_ent(_in)(_event))))
		(_port (_int Abort -1 0 61(_ent(_in))))
		(_port (_int Byte_Cnt_EN -1 0 62(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_EN -1 0 63(_ent(_in)(_event))))
		(_port (_int go -1 0 64(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 65(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Byte_Count_Reg 0 0 65(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 66(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 1 0 66(_ent(_out))))
		(_port (_int Bit_Cnt_Flag -1 0 67(_ent(_out))))
		(_port (_int Byte_Cnt_Flag -1 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Bit_Counter 2 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Byte_Counter 3 0 73(_arch(_uni)(_event))))
		(_sig (_int Current_Bit_State -1 0 74(_arch(_uni)(_event))))
		(_sig (_int Next_Bit_State -1 0 75(_arch(_uni))))
		(_cnst (_int Idle_Bit_State -1 0 76(_arch((i 2)))))
		(_cnst (_int Count_Bit_State -1 0 77(_arch((i 3)))))
		(_sig (_int Current_Byte_State -1 0 78(_arch(_uni)(_event))))
		(_sig (_int Next_Byte_State -1 0 79(_arch(_uni))))
		(_cnst (_int Idle_Byte_State -1 0 80(_arch((i 2)))))
		(_cnst (_int Count_Byte_State -1 0 81(_arch((i 3)))))
		(_sig (_int reset -1 0 82(_arch(_uni)(_event))))
		(_sig (_int Byte_Cmpr -1 0 84(_arch(_uni)(_event))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment (_alias((Bit_Count)(Bit_Counter)))(_trgt(8))(_sens(11)))))
			(line__89(_arch 1 0 89(_assignment (_trgt(17))(_sens(1)(3)(6)))))
			(Bit_Count_States(_arch 2 0 91(_prcs (_trgt(13))(_sens(0)(17)(14))(_dssslsensitivity 2))))
			(Bit_Countp(_arch 3 0 100(_prcs (_trgt(9)(11))(_sens(0)(2)(5)(13)(17)(11))(_dssslsensitivity 5))))
			(Bit_Count_State_Machine(_arch 4 0 121(_prcs (_simple)(_trgt(14))(_sens(2)(5)(13)))))
			(Byte_Count_States(_arch 5 0 148(_prcs (_trgt(15))(_sens(0)(17)(16))(_dssslsensitivity 2))))
			(Byte_Countp(_arch 6 0 157(_prcs (_trgt(10)(12))(_sens(0)(2)(4)(15)(17)(18)(12))(_dssslsensitivity 6))))
			(Byte_Comparitor(_arch 7 0 182(_prcs (_trgt(18))(_sens(0)(7)(12)(17)))))
			(Byte_Count_State_Machine(_arch 8 0 195(_prcs (_simple)(_trgt(16))(_sens(2)(4)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197379)
		(33686018 33686018)
	)
	(_model . Count_Behave 9 -1)
)
I 000055 55 1460          1492045928611 Clk_Gen_Behave
(_unit VHDL (i2c_clock_generator 0 54(clk_gen_behave 0 67))
	(_version vd0)
	(_time 1492045928612 2017.04.12 20:12:08)
	(_source (\./../../i2c_clk_blk.vhd\))
	(_parameters tan)
	(_code bfe8e4eeebe8e8aaeabeace5bdb9e9b9bcb9edbae9)
	(_ent
		(_time 1492043709415)
	)
	(_object
		(_gen (_int cnt_f_hi -1 0 55 \105\ (_ent((i 105)))))
		(_gen (_int cnt_s_hi -1 0 56 \417\ (_ent((i 417)))))
		(_gen (_int cnt_f_lo -1 0 57 \209\ (_ent gms((i 209)))))
		(_gen (_int cnt_s_lo -1 0 58 \834\ (_ent gms((i 834)))))
		(_port (_int MPU_CLK -2 0 59(_ent(_in)(_event))))
		(_port (_int Rst_L -2 0 60(_ent(_in))))
		(_port (_int Mode -2 0 61(_ent(_in)(_event))))
		(_port (_int Abort -2 0 62(_ent(_in))))
		(_port (_int SCL_CK -2 0 63(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~834~13 0 68(_scalar (_to i 0 i 834))))
		(_sig (_int count 0 0 68(_arch(_uni))))
		(_sig (_int reset -2 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(6))(_sens(1)(3)))))
			(counter(_arch 1 0 74(_prcs (_trgt(5))(_sens(0)(2)(6)(5))(_dssslsensitivity 3))))
			(std_fast(_arch 2 0 89(_prcs (_simple)(_trgt(4))(_sens(0)(2)(5)(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . Clk_Gen_Behave 3 -1)
)
I 000053 55 1056          1492045928633 Synch_Behave
(_unit VHDL (synch_block 0 62(synch_behave 0 71))
	(_version vd0)
	(_time 1492045928634 2017.04.12 20:12:08)
	(_source (\./../../i2c_sync_blk.vhd\))
	(_parameters tan)
	(_code ce989f9a9299cfd8cfccd697c9c8ccc89dc898c8cd)
	(_ent
		(_time 1492043709587)
	)
	(_object
		(_port (_int MPU_CLK -1 0 63(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 64(_ent(_in)(_event))))
		(_port (_int SCL -2 0 65(_ent(_in)(_event))))
		(_port (_int SDA -2 0 66(_ent(_in)(_event))))
		(_port (_int SCL_synch -2 0 67(_ent(_out))))
		(_port (_int SDA_synch -2 0 68(_ent(_out))))
		(_sig (_int t1 -2 0 72(_arch(_uni))))
		(_sig (_int t2 -2 0 73(_arch(_uni))))
		(_prcs
			(Sync(_arch 0 0 79(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Synch_Behave 1 -1)
)
I 000056 55 8790          1492045928661 I2C_Main_Behave
(_unit VHDL (i2c_main 0 56(i2c_main_behave 0 90))
	(_version vd0)
	(_time 1492045928662 2017.04.12 20:12:08)
	(_source (\./../../i2c_main_blk.vhd\))
	(_parameters tan)
	(_code edbab6bbbbbabaf8bbe9bbebfcb7b5ebb8ebe4eeefebee)
	(_ent
		(_time 1492043709789)
	)
	(_object
		(_port (_int MPU_CLK -1 0 57(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 58(_ent(_in))))
		(_port (_int SCL -2 0 59(_ent(_in)(_event))))
		(_port (_int SDA -2 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 61(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 0 0 61(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_Flag -1 0 62(_ent(_in)(_event))))
		(_port (_int Byte_Cnt_Flag -1 0 63(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 64(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Trans_Buffer 1 0 64(_ent(_in))))
		(_port (_int Low_Address_Reg 1 0 65(_ent(_in))))
		(_port (_int Lost_Arb -1 0 66(_ent(_in))))
		(_port (_int Start_Det -1 0 67(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 68(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 69(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Command_Reg 2 0 69(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 72(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Status_Reg 3 0 72(_ent(_out))))
		(_port (_int Read_Buffer 1 0 76(_ent(_out))))
		(_port (_int Bit_Cnt_EN -1 0 77(_ent(_out))))
		(_port (_int Byte_Cnt_EN -1 0 78(_ent(_out))))
		(_port (_int Start_EN -1 0 79(_ent(_out))))
		(_port (_int Stop_EN -1 0 80(_ent(_out))))
		(_port (_int SDA_EN1 -1 0 81(_ent(_out))))
		(_port (_int TBE_Set -1 0 82(_ent(_out))))
		(_port (_int RBF_Set -1 0 83(_ent(_out))))
		(_port (_int Go_Clear -1 0 84(_ent(_out))))
		(_port (_int WCS_Ack -1 0 85(_ent(_out))))
		(_port (_int RCS_Ack -1 0 86(_ent(_out))))
		(_sig (_int go -1 0 91(_arch(_uni)(_event))))
		(_sig (_int abort -1 0 92(_arch(_uni))))
		(_sig (_int I2C_Bus_Busy -1 0 93(_arch(_uni))))
		(_sig (_int Error -1 0 94(_arch(_uni))))
		(_sig (_int Abort_Ack -1 0 95(_arch(_uni))))
		(_sig (_int Done -1 0 96(_arch(_uni))))
		(_sig (_int Reset -1 0 97(_arch(_uni)(_event))))
		(_sig (_int I2C_RW_Bit -1 0 99(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 100(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Read_SR 4 0 100(_arch(_uni))))
		(_sig (_int Trans_Buffer_SR 4 0 101(_arch(_uni))))
		(_sig (_int Value -1 0 103(_arch(_uni)(_event))))
		(_sig (_int det_low -1 0 105(_arch(_uni)(_event))))
		(_sig (_int det_high -1 0 106(_arch(_uni)(_event))))
		(_sig (_int MCS_Write_Flag -1 0 107(_arch(_uni))))
		(_sig (_int MCS_Read_Flag -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 109(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int load 5 0 109(_arch(_uni)(_event))))
		(_sig (_int shift -1 0 110(_arch(_uni)(_event))))
		(_sig (_int bit_cnt2 -1 0 111(_arch(_uni)(_event))))
		(_sig (_int b0 -1 0 114(_arch(_uni))))
		(_sig (_int b1 -1 0 115(_arch(_uni))))
		(_sig (_int s -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 120(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int MCS 6 0 120(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 121(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Idle_State 7 0 121(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 122(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Start_EN_State 8 0 122(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 123(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_Slv_Addr_State 9 0 123(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 124(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Write_State 10 0 124(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 125(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Read_State 11 0 125(_arch(_string \"10000"\))))
		(_sig (_int WCS 6 0 129(_arch(_uni)(_event))))
		(_sig (_int Next_WCS 6 0 130(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 131(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_State 12 0 131(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 132(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Write_State 13 0 132(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 133(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Ack_Write_State 14 0 133(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 134(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Ack_Write_State 15 0 134(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 135(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Error_Write_State 16 0 135(_arch(_string \"10000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 139(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int RCS 17 0 139(_arch(_uni)(_event))))
		(_sig (_int Next_RCS 17 0 140(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 141(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Read_State 18 0 141(_arch(_string \"000001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 142(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Read_State 19 0 142(_arch(_string \"000010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 143(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State 20 0 143(_arch(_string \"000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1328 0 144(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State2 21 0 144(_arch(_string \"001000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 145(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Ack_Read_State 22 0 145(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 146(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Error_Read_State 23 0 146(_arch(_string \"100000"\))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_alias((go)(Command_Reg(1))))(_simpleassign BUF)(_trgt(25))(_sens(12(1))))))
			(line__150(_arch 1 0 150(_assignment (_alias((abort)(Command_Reg(0))))(_simpleassign BUF)(_trgt(26))(_sens(12(0))))))
			(line__151(_arch 2 0 151(_assignment (_alias((I2C_RW_Bit)(Low_Address_Reg(0))))(_simpleassign BUF)(_trgt(32))(_sens(8(0))))))
			(line__153(_arch 3 0 153(_assignment (_alias((WCS_Ack)(WCS(3))))(_simpleassign BUF)(_trgt(23))(_sens(47(3))))))
			(line__154(_arch 4 0 154(_assignment (_alias((RCS_Ack)(RCS(4))))(_simpleassign BUF)(_trgt(24))(_sens(49(4))))))
			(line__156(_arch 5 0 156(_assignment (_alias((Status_Reg)(I2C_Bus_Busy)(Error)(Abort_Ack)(Done)))(_trgt(13))(_sens(27)(28)(29)(30)))))
			(line__158(_arch 6 0 158(_assignment (_trgt(31))(_sens(1)(26)))))
			(line__160(_arch 7 0 160(_assignment (_trgt(39))(_sens(32)(46(4))))))
			(line__162(_arch 8 0 162(_assignment (_trgt(38))(_sens(32)(46(3))(46(2))))))
			(output_proc(_arch 9 0 164(_prcs (_trgt(14)(15)(16)(17)(18)(20)(21)(22)(27)(28)(29)(30)(42)(43)(44)(45))(_sens(0)(10)(11)(31)(32)(36)(42)(46)(47)(4)(5)(6)(26)(27)(33)(38)(39)(43)(44)(45)(49(2))(49(0))(49(4))(49(5)))(_dssslsensitivity 9))))
			(I2C_Det(_arch 10 0 281(_prcs (_trgt(36)(37))(_sens(0)(2)(31)))))
			(I2C_Load_SR_Process(_arch 11 0 303(_prcs (_trgt(34(d_7_0))(34)(35))(_sens(0)(31)(40)(41)(7(7))(7(d_6_0))(8(7))(8(d_6_0))(34(7))(34(d_6_0))(34(d_7_0))(35))(_dssslsensitivity 4))))
			(I2C_drive_sda_Process(_arch 12 0 334(_prcs (_trgt(19))(_sens(0)(5)(31)(35)(46(0))(46(1))(47(2))(47(3))(47(4))(36)(49(4)))(_dssslsensitivity 9))))
			(I2C_Write_Process(_arch 13 0 357(_prcs (_simple)(_trgt(40)(41))(_sens(0)(4)(31)(36)(46(3))(46(2))(47(0)))(_read(40)))))
			(I2C_Read_Process(_arch 14 0 384(_prcs (_trgt(33))(_sens(0)(3)(4)(31)(37)(49)(33)(46(4)))(_dssslsensitivity 6))))
			(I2C_WSM(_arch 15 0 410(_prcs (_trgt(47))(_sens(0)(31)(48)))))
			(I2C_WSM_Process(_arch 16 0 419(_prcs (_simple)(_trgt(48))(_sens(3)(5)(9)(36)(37)(38)(47)))))
			(I2C_RSM(_arch 17 0 469(_prcs (_trgt(49))(_sens(0)(31)(50)))))
			(I2C_RSM_Process(_arch 18 0 478(_prcs (_simple)(_trgt(50))(_sens(3)(5)(9)(36)(37)(39)(49)))))
			(I2C_MSM_Process(_arch 19 0 539(_prcs (_trgt(46))(_sens(0)(2)(6)(10)(25)(31)(32)(46)(27)(47(3)))(_dssslsensitivity 8))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_part (46(0))(46(1))(47(2))(47(3))(47(4))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018)
		(197122)
		(770)
		(515)
		(771)
		(131586)
		(33686018 131586)
	)
	(_model . I2C_Main_Behave 20 -1)
)
I 000058 55 5338          1492045928701 MPU_to_I2C_Behave
(_unit VHDL (mpu_to_i2c 0 55(mpu_to_i2c_behave 0 83))
	(_version vd0)
	(_time 1492045928702 2017.04.12 20:12:08)
	(_source (\./../../i2c_mpu_blk.vhd\))
	(_parameters tan)
	(_code 1c4b1b1a4f4a4d09191f08461b194a1a151f1e1a1f)
	(_ent
		(_time 1492043709997)
	)
	(_object
		(_port (_int MPU_CLK -1 0 56(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 57(_ent(_in)(_event))))
		(_port (_int CS_L -1 0 58(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 59(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Addr_Bits 0 0 59(_ent(_in)(_event))))
		(_port (_int RW_L -1 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 61(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Read_Buffer 1 0 61(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 62(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Status_Reg 2 0 62(_ent(_in))))
		(_port (_int TBE_Set -1 0 66(_ent(_in)(_event))))
		(_port (_int RBF_Set -1 0 67(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 68(_ent(_in)(_event))))
		(_port (_int Go_Clear -1 0 69(_ent(_in)(_event))))
		(_port (_int Low_Address_Reg 1 0 70(_ent(_out))))
		(_port (_int Upper_Address_Reg 0 0 71(_ent(_out))))
		(_port (_int Byte_Count_Reg 1 0 72(_ent(_out))))
		(_port (_int Command_Reg 1 0 73(_ent(_out))))
		(_port (_int Trans_Buffer 1 0 76(_ent(_out))))
		(_port (_int Trans_Buffer_Empty -1 0 77(_ent(_out))))
		(_port (_int Read_Buffer_Full -1 0 78(_ent(_out))))
		(_port (_int Iack -1 0 79(_ent(_out))))
		(_port (_int DATA 1 0 80(_ent(_inout)(_event))))
		(_sig (_int tbe -1 0 84(_arch(_uni))))
		(_sig (_int rbf -1 0 85(_arch(_uni))))
		(_sig (_int write_pulse -1 0 87(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ns 3 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int transb 4 0 90(_arch(_uni))))
		(_sig (_int laddr 4 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 92(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int upaddr 5 0 92(_arch(_uni))))
		(_sig (_int bcnt 4 0 93(_arch(_uni))))
		(_sig (_int cmd 4 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 96(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int write 6 0 96(_arch(_string \"000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 97(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int low_addr 7 0 97(_arch(_string \"001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 98(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int up_addr 8 0 98(_arch(_string \"010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 99(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int command 9 0 99(_arch(_string \"100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 100(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int byte_cnt 10 0 100(_arch(_string \"101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 101(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int iack_st 11 0 101(_arch(_string \"110"\))))
		(_sig (_int temp_data 4 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1315 0 171(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int idle 12 0 171(_prcs 10(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1317 0 172(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int one 13 0 172(_prcs 10(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1319 0 173(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int two 14 0 173(_prcs 10(_string \"10"\))))
		(_prcs
			(line__108(_arch 0 0 108(_assignment (_alias((Trans_Buffer_Empty)(tbe)))(_simpleassign BUF)(_trgt(16))(_sens(20)))))
			(line__109(_arch 1 0 109(_assignment (_alias((Read_Buffer_Full)(rbf)))(_simpleassign BUF)(_trgt(17))(_sens(21)))))
			(line__110(_arch 2 0 110(_assignment (_trgt(19))(_sens(2)(4)(29)))))
			(line__111(_arch 3 0 111(_assignment (_alias((Trans_Buffer)(transb)))(_trgt(15))(_sens(24)))))
			(line__112(_arch 4 0 112(_assignment (_alias((Low_Address_Reg)(laddr)))(_trgt(11))(_sens(25)))))
			(line__113(_arch 5 0 113(_assignment (_alias((Upper_Address_Reg)(upaddr)))(_trgt(12))(_sens(26)))))
			(line__114(_arch 6 0 114(_assignment (_alias((Command_Reg)(cmd)))(_trgt(14))(_sens(28)))))
			(line__115(_arch 7 0 115(_assignment (_alias((Byte_Count_Reg)(bcnt)))(_trgt(13))(_sens(27)))))
			(tdata(_arch 8 0 117(_prcs (_simple)(_trgt(29))(_sens(3(2))(5)(6)(20)(21)))))
			(MPU(_arch 9 0 127(_prcs (_trgt(24)(25)(26)(27)(28(7))(28))(_sens(0)(1)(3)(10)(19)(22)(24)(25)(26)(27)(28))(_dssslsensitivity 6))))
			(pulse_write(_arch 10 0 169(_prcs (_trgt(22)(23))(_sens(0)(1)(2)(4)(23))(_dssslsensitivity 4))))
			(iack_set(_arch 11 0 208(_prcs (_trgt(18))(_sens(0)(1)(9)(2)(3)(4))(_dssslsensitivity 3))))
			(trans_buf_empty(_arch 12 0 221(_prcs (_trgt(20))(_sens(0)(1)(7)(2)(3)(4))(_dssslsensitivity 3))))
			(read_buf_full(_arch 13 0 234(_prcs (_trgt(21))(_sens(0)(1)(8)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036)
		(2)
		(131586)
		(33686018 33686018)
		(131843)
	)
	(_model . MPU_to_I2C_Behave 14 -1)
)
I 000062 55 344           1492045930363 $root 0000000000557 3
™U    ™U  @  -  ®πaÆ'å»q)≥£ä∏˝∏dÏæ{òÇÀ!˝…+Î~I§èåæ9ﬂ	Jñ√ôZ<Q•*dÅ,'Á®0–—"ì>øLû2sUho  Ôÿ'‡Ÿ.î≥btZ,≤Â±a‡Û7NØ@—øJ_g√Ñ« “ºàóÿSﬁ&ÅÁ[—ÒÆ÷›≠ñPÅbã%t˙4v
¨cﬂùD´y§Îsø|?≤ÃY$}ÃÆ√◊†¸»Û[ª@"‹$eBÓ-⁄	ùﬂEΩâ2‘¿©¸&ÜÛΩ∑ﬁ√O∂“ØÀ(4Ã—ZÜhAûâx;qnc)◊ΩH
VJ—¨yzﬂOõ¢µ>ÆhO>¡Ó}π´7`4Ñ÷,\JÉﬁ÷ù2]\Y#-Voæ¯©í2ˆÚ∂uWÓyú{"ÄäWê¥µÃÃqÈv≠„*'¥…U™U™I 000048 55 10339         1492045930365 I2C_Top
(_unit VERILOG 6.3365.6.764 (I2C_Top 0 55(I2C_Top 0 55))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../i2c_top.v\ VERILOG (\./../../i2c_top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_code 0a5f5509595f5d1f5c0e0f584c515b0e0309080e090f5c)
	(_ent
		(_time 1492045929000)
	)
	(_parameters        accs         )
	(_object
		(_port (_int SDA ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int Clock ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset_L ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CS_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RW_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int INTR_L ~wire 0 58 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int A0 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A1 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A2 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 60 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int DATA ~[7:0]wire~ 0 60 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int Start_Enable ~wire 0 78 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Enable ~wire 0 79 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Start_Det_Bit ~wire 0 80 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Det_Bit ~wire 0 81 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1 ~wire 0 83 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_2 ~wire 0 84 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_3 ~wire 0 85 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1_out ~wire 0 87 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_2_out ~wire 0 88 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_3_out ~wire 0 89 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SCL_CK ~wire 0 91 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL_synch ~wire 0 93 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_synch ~wire 0 94 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[2:0]wire~ 0 95 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int Bit_Count ~[2:0]wire~ 0 95 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Enable ~wire 0 96 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Enable ~wire 0 97 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Flag ~wire 0 98 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Flag ~wire 0 99 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buf_Empty_Set ~wire 0 100 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buf_Full_Set ~wire 0 101 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Iack_Clear ~wire 0 102 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Go_Clear ~wire 0 103 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer_Empty ~wire 0 104 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer_Full ~wire 0 105 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int abits ~[2:0]wire~ 0 106 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA1 ~wire 0 108 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL1 ~wire 0 109 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wcsack ~wire 0 110 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rcsack ~wire 0 111 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Command_Reg ~[7:0]wire~ 0 113 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Status_Reg ~[7:0]wire~ 0 116 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer ~[7:0]wire~ 0 121 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer ~[7:0]wire~ 0 122 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Low_Address_Reg ~[7:0]wire~ 0 123 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Reg ~[7:0]wire~ 0 125 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_GO ~wire 0 128 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort ~wire 0 129 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Iack ~wire 0 130 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Mode ~wire 0 131 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Addr_Size ~wire 0 132 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int I2C_Recieve_IE ~wire 0 133 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Trans_IE ~wire 0 134 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Bus_Busy ~wire 0 137 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort_Ack ~wire 0 138 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Error ~wire 0 139 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Lost_Arb ~wire 0 140 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Done ~wire 0 141 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_RW_Bit ~wire 0 144 (_arch (_uni)))(_net)(_flags1))
		(_sig (_virtual \3 \ 0 223 (_uni ((41(d_7_5))(41(3))))))
		(_sig (_virtual \2 \ 0 220 (_uni ((46)(47)))))
		(_sig (_virtual \1 \ 0 187 (_uni ((53)(55)(54)(56)(57)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#151_0@ (_arch 0 0 151 (_prcs 0(_simple)(_trgt(46))(_sens(40(7)))
			)))
			(@ASSIGN#152_1@ (_arch 1 0 152 (_prcs 1(_simple)(_trgt(47))(_sens(40(6)))
			)))
			(@ASSIGN#153_2@ (_arch 2 0 153 (_prcs 2(_simple)(_trgt(49))(_sens(40(4)))
			)))
			(@ASSIGN#154_3@ (_arch 3 0 154 (_prcs 3(_simple)(_trgt(50))(_sens(40(2)))
			)))
			(@ASSIGN#155_4@ (_arch 4 0 155 (_prcs 4(_simple)(_trgt(52))(_sens(40(1)))
			)))
			(@ASSIGN#156_5@ (_arch 5 0 156 (_prcs 5(_simple)(_trgt(51))(_sens(40(0)))
			)))
			(@ASSIGN#157_6@ (_arch 6 0 157 (_prcs 6(_simple)(_trgt(58))(_sens(44(0)))
			)))
			(@ASSIGN#160_7@ (_arch 7 0 160 (_prcs 7(_simple)(_trgt(53))(_sens(41(7)))
			)))
			(@ASSIGN#161_8@ (_arch 8 0 161 (_prcs 8(_simple)(_trgt(54))(_sens(41(6)))
			)))
			(@ASSIGN#162_9@ (_arch 9 0 162 (_prcs 9(_simple)(_trgt(55))(_sens(41(5)))
			)))
			(@ASSIGN#163_10@ (_arch 10 0 163 (_prcs 10(_simple)(_trgt(56))(_sens(41(4)))
			)))
			(@ASSIGN#164_11@ (_arch 11 0 164 (_prcs 11(_simple)(_trgt(57))(_sens(41(3)))
			)))
			(@ASSIGN#167_12@ (_arch 12 0 167 (_prcs 12(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#168_13@ (_arch 13 0 168 (_prcs 13(_simple)(_trgt(37))(_sens(1))
			)))
			(@ASSIGN#174_14@ (_arch 14 0 174 (_prcs 14(_simple)(_trgt(1))(_sens(21))
			)))
			(@ASSIGN#176_15@ (_arch 15 0 176 (_prcs 15(_simple)(_trgt(0))(_sens(15)(16)(17))
			)))
			(@ASSIGN#178_16@ (_arch 16 0 178 (_prcs 16(_simple)(_trgt(35))(_sens(9)(8)(7))
			)))
		)
	)
	
	
	(_scope
	)
	(_inst MPU_to_I2C_1 0 180 (_ent . MPU_to_I2C)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((CS_L) (CS_L))
			((Addr_Bits) (abits))
			((RW_L) (RW_L))
			((Read_Buffer) (Read_Buffer))
			((Status_Reg) (\1 \))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Iack_Clear) (Iack_Clear))
			((Go_Clear) (Go_Clear))
			((Low_Address_Reg) (Low_Address_Reg))
			((Upper_Address_Reg) (_open))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Command_Reg) (Command_Reg))
			((Trans_Buffer) (Trans_Buffer))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Read_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((DATA) (DATA))
		)
	)
	(_inst I2C_Main_1 0 207 (_ent . I2C_Main)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
			((Trans_Buffer) (Trans_Buffer))
			((Low_Address_Reg) (Low_Address_Reg))
			((Lost_Arb) (I2C_Lost_Arb))
			((Start_Det) (Start_Det_Bit))
			((Stop_Det) (Stop_Det_Bit))
			((Command_Reg) (\2 \))
			((Status_Reg) (\3 \))
			((Read_Buffer) (Read_Buffer))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Start_EN) (Start_Enable))
			((Stop_EN) (Stop_Enable))
			((SDA_EN1) (SDA_EN_1))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Go_Clear) (Go_Clear))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
		)
	)
	(_inst Synch_1 0 240 (_ent . Synch_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL1))
			((SDA) (SDA1))
			((SCL_synch) (SCL_synch))
			((SDA_synch) (SDA_synch))
		)
	)
	(_inst I2C_Clock_Gen_1 0 250 (_ent . I2C_Clock_Generator)
		(_gen
			((_cnst \7\))
			((_cnst \162\))
			((_cnst \14\))
			((_cnst \325\))
		)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Mode) (I2C_Mode))
			((Abort) (I2C_Abort))
			((SCL_CK) (SCL_CK))
		)
		(_delay (7.000000)(162.000000))
	)
	(_inst Counter_Blk_1 0 263 (_ent . Counter_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((Abort) (Command_Reg(6)))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Go) (I2C_GO))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
		)
	)
	(_inst Arb_1 0 277 (_ent . Arbitrator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN1) (SDA_EN_1))
			((SDA_EN2) (SDA_EN_2))
			((SDA_EN3) (SDA_EN_3))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
			((Lost_ARB) (Status_Reg(4)))
		)
	)
	(_inst Int_Ctrl_1 0 290 (_ent . Int_Ctrl_Block)
		(_port
			((MPU_CLK) (Clock))
			((RST_L) (Reset_L))
			((abort) (I2C_Abort))
			((Trans_IE) (I2C_Trans_IE))
			((Recieve_IE) (I2C_Recieve_IE))
			((I2C_RW) (I2C_RW_Bit))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Recieve_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((Iack_Clear) (Iack_Clear))
			((INTR_L) (INTR_L))
		)
	)
	(_inst Start_Gen_1 0 304 (_ent . Start_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Start_Enable) (Start_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN2) (SDA_EN_2))
		)
	)
	(_inst Start_Det_1 0 313 (_ent . Start_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Start_Det) (Start_Det_Bit))
		)
	)
	(_inst Stop_Gen_1 0 321 (_ent . Stop_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Stop_Enable) (Stop_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN3) (SDA_EN_3))
		)
	)
	(_inst Stop_Det_1 0 330 (_ent . Stop_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Stop_Det) (Stop_Det_Bit))
		)
	)
	(_model . I2C_Top 18 -1)

)
I 000053 55 4229          1492045930367 beamforming2
(_unit VERILOG 6.3365.6.764 (beamforming2 0 1(beamforming2 0 1))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../beamforming2.v\ VERILOG (\./../../beamforming2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 0a5d5e0c5e5d5f1c565a1c500d0d080c5e0c030c5f)
	(_ent
		(_time 1492045929000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 13 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 13 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 14 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 14 \30\ (_ent -1 (_cnst \30\))))
		(_type (_int ~vector~2 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int idle ~vector~2 0 15 \3'd000\ (_ent -1 (_cnst \3'd0\))))
		(_type (_int ~vector~3 0 16 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int fill ~vector~3 0 16 \3'd1\ (_ent -1 (_cnst \3'd1\))))
		(_type (_int ~vector~4 0 17 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_diff ~vector~4 0 17 \3'd2\ (_ent -1 (_cnst \3'd2\))))
		(_type (_int ~vector~5 0 18 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_add ~vector~5 0 18 \3'd3\ (_ent -1 (_cnst \3'd3\))))
		(_type (_int ~vector~6 0 19 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int done_state ~vector~6 0 19 \3'd4\ (_ent -1 (_cnst \3'd4\))))
		(_port (_int compute_clk ~wire 0 2 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  4)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trigger ~wire 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 7 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 8 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 8 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 9 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[3:0]reg~ 0 31 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int state ~[3:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~[3:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 32 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int index ~[5:0]reg~ 0 32 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:89]~ 0 34 (_array ~reg ((_to i 0 i 89)(_dto i 15 i 0)))))
		(_sig (_int right_data_storage ~[15:0]reg~[0:89]~ 0 34 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int left_data_storage ~[15:0]reg~[0:89]~ 0 35 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[30:0]reg~[0:29]~ 0 36 (_array ~reg ((_to i 0 i 29)(_dto i 30 i 0)))))
		(_sig (_int difference ~[30:0]reg~[0:29]~ 0 36 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[50:0]reg~ 0 37 (_array ~reg ((_dto i 50 i 0)))))
		(_sig (_int sum ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sum_temp ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 39 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int inner_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int inner_loop2 ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int outer_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int i ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int j ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#42_0@ (_arch 0 0 42 (_prcs 0(_trgt(9))(_read)(_sens(8)(7)(4))
				(_need_init)
			)))
			(@ALWAYS#67_1@ (_arch 1 0 67 (_prcs 1(_trgt(8))(_read(1)(5)(9))
				(_need_init)
			)))
			(@ALWAYS#77,105_2@ (_arch 2 0 77 (_prcs 2(_trgt(6)(19)(12)(11)(12(0))(11(0))(7)(10)(16)(18)(13)(14)(15)(17))(_read(1)(5)(8)(19)(2)(3)(12)(11)(16)(18)(17)(13)(15)(14))
				(_need_init)
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 4 (_virtual))))
		)
	)
	
	
	(_model . beamforming2 5 -1)

)
I 000055 55 2047          1492045930369 classification
(_unit VERILOG 6.3365.6.764 (classification 0 1(classification 0 1))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../clasification.v\ VERILOG (\./../../clasification.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code 0a5d5f0c085d5f1d085c1950520c0c0c030c090c0b)
	(_ent
		(_time 1492045929000)
	)
	(_parameters        accs         )
	(_object
		(_type (_int ~[5:0]wire~ 0 3 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int zcr_count_left ~[5:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int zcr_valid_left ~wire 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[30:0]wire~ 0 6 (_array ~wire ((_dto i 30 i 0)))))
		(_port (_int ste_left ~[30:0]wire~ 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ste_left_valid ~wire 0 7 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 9 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int subMean_left_out ~[15:0]wire~ 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int subMean_left_valid ~wire 0 10 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 12 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 13 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int zcr_active ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ste_active ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int submean_active ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#20_0@ (_arch 0 0 20 (_prcs 0(_simple)(_trgt(8))(_sens(0)(1))
			)))
			(@ASSIGN#21_1@ (_arch 1 0 21 (_prcs 1(_simple)(_trgt(9))(_sens(2)(3))
			)))
			(@ASSIGN#22_2@ (_arch 2 0 22 (_prcs 2(_simple)(_trgt(10))(_sens(4)(5))
			)))
			(@ASSIGN#23_3@ (_arch 3 0 23 (_prcs 3(_alias ((glass)(zcr_active)(ste_active)(submean_active)))(_simple)(_trgt(6))(_sens(8)(9)(10))
			)))
			(@ASSIGN#24_4@ (_arch 4 0 24 (_prcs 4(_alias ((shout)(glass)))(_simple)(_trgt(7))(_sens(6))
			)))
		)
	)
	
	
	(_model . classification 6 -1)

)
I 000056 55 1179          1492045930371 rising_edge_det
(_unit VERILOG 6.3365.6.764 (rising_edge_det 0 1(rising_edge_det 0 1))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../rising_edge_det.v\ VERILOG (\./../../rising_edge_det.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 1a4c4e1d424c4d0c12195f404c1f4c1c1f1c1e1c1d)
	(_ent
		(_time 1492045929000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_port (_int clk ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int reset ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int din ~wire 0 1 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pe ~reg 0 1 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int temp ~reg 0 6 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#8_0@ (_arch 0 0 8 (_prcs 0(_trgt(4))(_sens(0)(1)(2))(_dssslclk(0))
			)))
			(@ALWAYS#15_1@ (_arch 1 0 15 (_prcs 1(_trgt(3))(_sens(0)(1)(4)(2))(_dssslclk(0))
			)))
		)
	)
	
	
	(_model . rising_edge_det 3 -1)

)
I 000053 55 4397          1492045930373 fifo_submean
(_unit VERILOG 6.3365.6.764 (fifo_submean 0 8(fifo_submean 0 8))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../fifo_submean.v\ VERILOG (\./../../fifo_submean.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 1a4d4a1d424d480c4f4d5c41481d1f1c181c4e1c1f)
	(_ent
		(_time 1492045929000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Data ~[14:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[14:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_submean_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_submean_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_submean_0_0.AFPOINTER1 (_string \V"0b00000010010000"\) (_source 0 34))
		(_toward 0 fifo_submean_0_0.AFPOINTER (_string \V"0b00000010100000"\) (_source 0 35))
		(_toward 0 fifo_submean_0_0.AEPOINTER1 (_string \V"0b00000010110000"\) (_source 0 36))
		(_toward 0 fifo_submean_0_0.AEPOINTER (_string \V"0b00000010100000"\) (_source 0 37))
		(_toward 0 fifo_submean_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_submean_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_submean_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_submean_0_0.REGMODE (_string \V"OUTREG"\) (_source 0 41))
		(_toward 0 fifo_submean_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_submean_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_submean_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (scuba_vlo))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (_open))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_submean 3 -1)

)
I 000049 55 3373          1492045930375 submean2
(_unit VERILOG 6.3365.6.764 (submean2 0 1(submean2 0 1))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../submean2.v\ VERILOG (\./../../submean2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 1a4c4f1c4e4d4c0c4d1b0f404a1c4f19181d191d1f)
	(_ent
		(_time 1492045929000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 10 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 11 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  3)))))
		(_port (_int data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 6 (_array ~reg ((_range  4)))))
		(_port (_int subMean_out ~[DATA_WIDTH-1:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int subMean_valid ~wire 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int Full ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Rd_En ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 21 (_array ~reg ((_range  5)(_dto i 15 i 0)))))
		(_sig (_int subMean_window ~[15:0]reg~[0:window_size-1]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[19:0]reg~ 0 22 (_array ~reg ((_dto i 19 i 0)))))
		(_sig (_int sum ~[19:0]reg~ 0 22 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~ 0 23 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int avg ~[15:0]reg~ 0 23 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[4:0]reg~ 0 24 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int window_init_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int window_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 25 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 25 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[14:0]wire~ 0 26 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int fifo_out ~[14:0]wire~ 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#33_0@ (_arch 0 0 33 (_prcs 0(_alias ((subMean_valid)(Rd_En)))(_simple)(_trgt(4))(_sens(6))
			)))
			(@ALWAYS#35_1@ (_arch 1 0 35 (_prcs 1(_trgt(8)(9)(3))(_read(0)(2)(6)(8)(1(d_14_0))(13)(9))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst f1 0 28 (_ent . fifo_submean)
		(_port
			((Data) (data_in(d_14_0)))
			((WrClock) (clk))
			((RdClock) (clk))
			((WrEn) (\1 \))
			((RdEn) (Rd_En))
			((Reset) (reset))
			((RPReset) (_open))
			((Q) (fifo_out))
			((Empty) (_open))
			((Full) (Full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst r1 0 31 (_ent . rising_edge_det)
		(_port
			((clk) (clk))
			((reset) (reset))
			((din) (Full))
			((pe) (Rd_En))
		)
	)
	(_model . submean2 6 -1)

)
I 000048 55 9625          1492045930377 squares
(_unit VERILOG 6.3365.6.764 (squares 0 8(squares 0 8))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../squares.v\ VERILOG (\./../../squares.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 1a4c4f1c4a4c4b0c491e08404e1d191d191d1b1d1f)
	(_ent
		(_time 1492045929000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[6:0]wire~ 0 8 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int Address ~[6:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClockEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Q ~[14:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int qdataout14_ffin ~wire 0 15 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout13_ffin ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout12_ffin ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout11_ffin ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout10_ffin ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout9_ffin ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout8_ffin ~wire 0 21 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout7_ffin ~wire 0 22 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout6_ffin ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout5_ffin ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout4_ffin ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout3_ffin ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout2_ffin ~wire 0 27 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout1_ffin ~wire 0 28 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout0_ffin ~wire 0 29 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
	)
	
	
	(_defparam
		(_toward 0 mem_0_14.initval (_cnst \128'h80000000000000000000000000000000\) (_source 0 91))
		(_toward 0 mem_0_13.initval (_cnst \128'h7FFFFFFFFC0000000000000000000000\) (_source 0 96))
		(_toward 0 mem_0_12.initval (_cnst \128'h7FFFC00003FFFFFF8000000000000000\) (_source 0 101))
		(_toward 0 mem_0_11.initval (_cnst \128'h7F803FE003FFC0007FFFE00000000000\) (_source 0 106))
		(_toward 0 mem_0_10.initval (_cnst \128'h78783C1F83F03F807F801FFF80000000\) (_source 0 111))
		(_toward 0 mem_0_9.initval (_cnst \128'h6666339C638E3878787C1F807FC00000\) (_source 0 116))
		(_toward 0 mem_0_8.initval (_cnst \128'h5555AB5A5A49B66666639C78783F8000\) (_source 0 121))
		(_toward 0 mem_0_7.initval (_cnst \128'h0F0E33336D2D55555A5B6666387800\) (_source 0 126))
		(_toward 0 mem_0_6.initval (_cnst \128'h0F332D555A6678000F332D555A66780\) (_source 0 131))
		(_toward 0 mem_0_5.initval (_cnst \128'h03355660033556600335566003355660\) (_source 0 136))
		(_toward 0 mem_0_4.initval (_cnst \128'h0D580D580D580D580D580D580D580D58\) (_source 0 141))
		(_toward 0 mem_0_3.initval (_cnst \128'h14141414141414141414141414141414\) (_source 0 146))
		(_toward 0 mem_0_2.initval (_cnst \128'h22222222222222222222222222222222\) (_source 0 151))
		(_toward 0 mem_0_1.initval (_cnst \128'h0\) (_source 0 156))
		(_toward 0 mem_0_0.initval (_cnst \128'h55555555555555555555555555555555\) (_source 0 161))
	)
	(_scope
	)
	(_inst FF_14 0 31 (_ent . FD1P3DX)
		(_port
			((D) (qdataout14_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(14)))
		)
	)
	(_inst FF_13 0 35 (_ent . FD1P3DX)
		(_port
			((D) (qdataout13_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(13)))
		)
	)
	(_inst FF_12 0 39 (_ent . FD1P3DX)
		(_port
			((D) (qdataout12_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(12)))
		)
	)
	(_inst FF_11 0 43 (_ent . FD1P3DX)
		(_port
			((D) (qdataout11_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(11)))
		)
	)
	(_inst FF_10 0 47 (_ent . FD1P3DX)
		(_port
			((D) (qdataout10_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(10)))
		)
	)
	(_inst FF_9 0 51 (_ent . FD1P3DX)
		(_port
			((D) (qdataout9_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(9)))
		)
	)
	(_inst FF_8 0 55 (_ent . FD1P3DX)
		(_port
			((D) (qdataout8_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(8)))
		)
	)
	(_inst FF_7 0 59 (_ent . FD1P3DX)
		(_port
			((D) (qdataout7_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(7)))
		)
	)
	(_inst FF_6 0 63 (_ent . FD1P3DX)
		(_port
			((D) (qdataout6_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(6)))
		)
	)
	(_inst FF_5 0 67 (_ent . FD1P3DX)
		(_port
			((D) (qdataout5_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(5)))
		)
	)
	(_inst FF_4 0 71 (_ent . FD1P3DX)
		(_port
			((D) (qdataout4_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(4)))
		)
	)
	(_inst FF_3 0 75 (_ent . FD1P3DX)
		(_port
			((D) (qdataout3_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(3)))
		)
	)
	(_inst FF_2 0 79 (_ent . FD1P3DX)
		(_port
			((D) (qdataout2_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(2)))
		)
	)
	(_inst FF_1 0 83 (_ent . FD1P3DX)
		(_port
			((D) (qdataout1_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(1)))
		)
	)
	(_inst FF_0 0 87 (_ent . FD1P3DX)
		(_port
			((D) (qdataout0_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(0)))
		)
	)
	(_inst mem_0_14 0 92 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout14_ffin))
		)
	)
	(_inst mem_0_13 0 97 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout13_ffin))
		)
	)
	(_inst mem_0_12 0 102 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout12_ffin))
		)
	)
	(_inst mem_0_11 0 107 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout11_ffin))
		)
	)
	(_inst mem_0_10 0 112 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout10_ffin))
		)
	)
	(_inst mem_0_9 0 117 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout9_ffin))
		)
	)
	(_inst mem_0_8 0 122 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout8_ffin))
		)
	)
	(_inst mem_0_7 0 127 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout7_ffin))
		)
	)
	(_inst mem_0_6 0 132 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout6_ffin))
		)
	)
	(_inst mem_0_5 0 137 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout5_ffin))
		)
	)
	(_inst mem_0_4 0 142 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout4_ffin))
		)
	)
	(_inst mem_0_3 0 147 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout3_ffin))
		)
	)
	(_inst mem_0_2 0 152 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout2_ffin))
		)
	)
	(_inst mem_0_1 0 157 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout1_ffin))
		)
	)
	(_inst mem_0_0 0 162 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout0_ffin))
		)
	)
	(_model . squares 1 -1)

)
I 000044 55 2480          1492045930379 ste
(_unit VERILOG 6.3365.6.764 (ste 0 1(ste 0 1))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../ste.v\ VERILOG (\./../../ste.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 1a4c4f1c4f4d4b0d1d1b0e404e1d191d1e1c1f1d19)
	(_ent
		(_time 1492045929000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 8 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 8 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 9 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[30:0]reg~ 0 5 (_array ~reg ((_dto i 30 i 0)))))
		(_port (_int ste ~[30:0]reg~ 0 5 (_arch (_out)))(_reg)(_flags2))
		(_port (_int ste_valid ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[14:0]wire~ 0 17 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int square ~[14:0]wire~ 0 17 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[6:0]reg~ 0 18 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 19 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int ste_window ~[15:0]reg~[0:window_size-1]~ 0 19 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 20 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 20 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int sum ~[30:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#23,48,60_0@ (_arch 0 0 23 (_prcs 0(_trgt(6)(3)(4)(8)(7)(9))(_read(0)(2)(6)(9)(8)(1)(5))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst sq1 0 58 (_ent . squares)
		(_port
			((Address) (data(d_14_8)))
			((OutClock) (clk))
			((OutClockEn) (\1 \))
			((Reset) (reset))
			((Q) (square))
		)
	)
	(_model . ste 6 -1)

)
I 000044 55 2302          1492045930381 zcr
(_unit VERILOG 6.3365.6.764 (zcr 0 1(zcr 0 1))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../zcr.v\ VERILOG (\./../../zcr.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 1a4c1d1d484c4c0d4f4d0941491d4b1c191d181d4b)
	(_ent
		(_time 1492045929000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[5:0]reg~ 0 6 (_array ~reg ((_dto i 5 i 0)))))
		(_port (_int zcr_count ~[5:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int zcr_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int zcr_count_temp ~[5:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int current ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int not_previous ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 21 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 22 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int zcr_window ~[15:0]reg~[0:window_size-1]~ 0 22 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int clear ~reg 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 24 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 24 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#26,49,61_0@ (_arch 0 0 26 (_prcs 0(_trgt(8)(4)(3)(11)(9)(5)(6)(7))(_read(0)(2)(8)(5)(11)(1)(9)(6)(7))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . zcr 6 -1)

)
I 000050 55 4335          1492045930383 fifo_left
(_unit VERILOG 6.3365.6.764 (fifo_left 0 8(fifo_left 0 8))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../fifo_left.v\ VERILOG (\./../../fifo_left.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 1a4d4a1d424d480c4f4d5c40181c1f1c1c1d1e1c1c)
	(_ent
		(_time 1492045929000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_left_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_left_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_left_0_0.AFPOINTER1 (_string \V"0b00000011010000"\) (_source 0 34))
		(_toward 0 fifo_left_0_0.AFPOINTER (_string \V"0b00000011100000"\) (_source 0 35))
		(_toward 0 fifo_left_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_left_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_left_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_left_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_left_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_left_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_left_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_left_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_left_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_left 3 -1)

)
I 000051 55 4355          1492045930385 fifo_right
(_unit VERILOG 6.3365.6.764 (fifo_right 0 8(fifo_right 0 8))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../fifo_right.v\ VERILOG (\./../../fifo_right.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 1a4d4a1d424d480c4f4d5c41491c131c1d1c121d1e)
	(_ent
		(_time 1492045929000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_right_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_right_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_right_0_0.AFPOINTER1 (_string \V"0b00000011110000"\) (_source 0 34))
		(_toward 0 fifo_right_0_0.AFPOINTER (_string \V"0b00000100000000"\) (_source 0 35))
		(_toward 0 fifo_right_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_right_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_right_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_right_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_right_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_right_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_right_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_right_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_right_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_right 3 -1)

)
I 000056 55 4455          1492045930387 fifo_horizontal
(_unit VERILOG 6.3365.6.764 (fifo_horizontal 0 8(fifo_horizontal 0 8))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../fifo_horizontal.v\ VERILOG (\./../../fifo_horizontal.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 1a4d4a1d424d480c4f4d5c40431c4c1d181c131d4b)
	(_ent
		(_time 1492045929000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER1 (_string \V"0b00000011100000"\) (_source 0 34))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER (_string \V"0b00000011110000"\) (_source 0 35))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_horizontal_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_horizontal_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_horizontal_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_horizontal_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_horizontal_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_horizontal 3 -1)

)
I 000047 55 4474          1492045930389 i2s_rx
(_unit VERILOG 6.3365.6.764 (i2s_rx 0 9(i2s_rx 0 9))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_code 1a4d4518494c4d0f1d4e0841431c1319181d191f4c)
	(_ent
		(_time 1492045929000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 11 \16\ (_ent -1 (_cnst \16\))))
		(_port (_int i_sys_rst ~wire 0 13 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sck ~wire 0 15 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_ws ~wire 0 16 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int i_sd ~wire 0 17 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 19 (_array ~wire ((_range  14)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 19 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 20 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_left_vld ~wire 0 21 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_vld ~wire 0 22 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int ws_i ~reg 0 39 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 40 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_vld_i ~reg 0 41 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_i ~reg 0 42 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 43 (_array ~reg ((_range  15)))))
		(_sig (_int left_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 43 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 44 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_vld_reg_i ~reg 0 45 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_reg_i ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_pulse_i ~wire 0 48 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_vld ~wire 0 49 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_vld ~wire 0 50 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int d1_right_vld ~reg 0 52 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_right_vld ~reg 0 53 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int d1_left_vld ~reg 0 54 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_left_vld ~reg 0 55 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 56 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 57 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 58 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 59 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_i ~reg 0 60 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#64,82,93,152,161_0@ (_arch 0 0 64 (_prcs 0(_trgt(8)(9)(27)(12)(13)(10)(11)(21)(22)(19)(20))(_read(1)(0)(2)(8)(3)(9)(12(_range 16))(27)(13(_range 17))(16)(10)(11)(17)(21)(18)(19))
				(_need_init)
			)))
			(@ASSIGN#79_1@ (_arch 1 0 79 (_prcs 1(_simple)(_trgt(16))(_sens(8)(9))
			)))
			(@ALWAYS#111_2@ (_arch 2 0 111 (_prcs 4(_trgt(14)(15))(_sens(1)(0)(10)(11))(_dssslclk(1))
			)))
			(@ALWAYS#124_3@ (_arch 3 0 124 (_prcs 5(_trgt(23))(_sens(1)(0)(12))(_dssslclk(1))
			)))
			(@ALWAYS#131_4@ (_arch 4 0 131 (_prcs 6(_trgt(25))(_sens(1)(0)(23))(_dssslclk(1))
			)))
			(@ALWAYS#138_5@ (_arch 5 0 138 (_prcs 7(_trgt(24))(_sens(1)(0)(13))(_dssslclk(1))
			)))
			(@ALWAYS#145_6@ (_arch 6 0 145 (_prcs 8(_trgt(26))(_sens(1)(0)(24))(_dssslclk(1))
			)))
			(@ASSIGN#171_7@ (_arch 7 0 171 (_prcs 11(_simple)(_trgt(4))(_sens(25))
			)))
			(@ASSIGN#172_8@ (_arch 8 0 172 (_prcs 12(_simple)(_trgt(5))(_sens(26))
			)))
			(@ASSIGN#174_9@ (_arch 9 0 174 (_prcs 13(_alias ((o_left_vld)(d2_left_vld)))(_simple)(_trgt(6))(_sens(22))
			)))
			(@ASSIGN#175_10@ (_arch 10 0 175 (_prcs 14(_alias ((o_right_vld)(d2_right_vld)))(_simple)(_trgt(7))(_sens(20))
			)))
			(@ASSIGN#177_11@ (_arch 11 0 177 (_prcs 15(_simple)(_trgt(17))(_sens(10)(14))
			)))
			(@ASSIGN#178_12@ (_arch 12 0 178 (_prcs 16(_simple)(_trgt(18))(_sens(11)(15))
			)))
			(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 17 (_virtual))))
		)
	)
	
	
	(_model . i2s_rx 25 -1)

)
I 000055 55 2091          1492045930391 I2S_Controller
(_unit VERILOG 6.3365.6.764 (I2S_Controller 0 1(I2S_Controller 0 1))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 2a7f752b797e7d3f792d39702d2c7f2d2e2d282c7c)
	(_ent
		(_time 1492045929000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 15 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int o_ws ~reg 0 5 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 6 (_array ~wire ((_range  2)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_left_vld ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_vld ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]reg~ 0 28 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int count ~[4:0]reg~ 0 28 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#48_0@ (_arch 0 0 48 (_prcs 0(_trgt(8)(3))(_read(2)(0)(8)(3))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 1 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst i2s_rx_inst 0 66 (_ent . i2s_rx)
		(_gen
			((DATA_WIDTH) (DATA_WIDTH))
		)
		(_port
			((i_sys_rst) (rst))
			((i_sck) (o_sck))
			((i_ws) (o_ws))
			((i_sd) (i_sd))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_model . I2S_Controller 3 -1)

)
I 000045 55 6123          1492045930393 pll2
(_unit VERILOG 6.3365.6.764 (pll2 0 8(pll2 0 8))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../pll2.v\ VERILOG (\./../../pll2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 2a7c7c2e287d2d392e2c3a70282c7929282d2a2c79)
	(_ent
		(_time 1492045929000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \15\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \95\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \15\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \16\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \96\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \16\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll2 4 -1)

)
I 000048 55 1737          1492045930395 clk_div
(_unit VERILOG 6.3365.6.764 (clk_div 0 1(clk_div 0 1))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../clkdiv.v\ VERILOG (\./../../clkdiv.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 2a7d7f2e287d2c3f7e293e70722d2c2c292c792c78)
	(_ent
		(_time 1492045929000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 3 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WIDTH ~vector~0 0 3 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~1 0 5 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N ~vector~1 0 5 \4\ (_ent -1 (_cnst \4\))))
		(_port (_int clk ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int clk_out ~wire 0 6 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[WIDTH-1:0]reg~ 0 12 (_array ~reg ((_range  4)))))
		(_sig (_int r_reg ~[WIDTH-1:0]reg~ 0 12 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[WIDTH-1:0]wire~ 0 13 (_array ~wire ((_range  5)))))
		(_sig (_int r_nxt ~[WIDTH-1:0]wire~ 0 13 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int clk_track ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(3)(5))(_read(0)(1)(4)(5))
				(_need_init)
			)))
			(@ASSIGN#35_1@ (_arch 1 0 35 (_prcs 1(_simple)(_trgt(4))(_sens(3))
			)))
			(@ASSIGN#36_2@ (_arch 2 0 36 (_prcs 2(_alias ((clk_out)(clk_track)))(_simple)(_trgt(2))(_sens(5))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . clk_div 6 -1)

)
I 000045 55 6123          1492045930397 pll1
(_unit VERILOG 6.3365.6.764 (pll1 0 8(pll1 0 8))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../pll1.v\ VERILOG (\./../../pll1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 2a7c7c2e287d2d392d2c3a70282c79292b2d2a2c79)
	(_ent
		(_time 1492045929000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \0\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \103\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \12\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \1\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \104\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \13\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll1 4 -1)

)
I 000044 55 11194         1492045930399 top
(_unit VERILOG 6.3365.6.764 (top 0 1(top 0 1))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../top.v\ VERILOG (\./../../top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_code 2a7c782e2d7c7e3d7d256c717b2d2e2c7c2d2a2d2e)
	(_ent
		(_time 1492045929000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 21 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 21 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst_n ~wire 0 1 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mclk ~wire 0 2 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws ~wire 0 5 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 6 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int horizontal_out ~[15:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int vertical_out ~[15:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mclk2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd2 ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck2 ~wire 0 10 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws2 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int SDA ~wire 0 12 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 13 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 15 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int beam_forming_valid ~wire 0 16 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trigger ~wire 0 17 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int subMean_left_out ~[15:0]wire~ 0 40 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[5:0]wire~ 0 42 (_array ~wire ((_dto i 5 i 0)))))
		(_sig (_int zcr_count_right ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_count_left ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int zcr_valid_right ~wire 0 43 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_valid_left ~wire 0 43 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fpga_clk ~wire 0 44 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fifo_in1 ~[15:0]wire~ 0 45 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[31:0]wire~ 0 46 (_array ~wire ((_dto i 31 i 0)))))
		(_sig (_int fifo_in2 ~[31:0]wire~ 0 46 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wr_en ~wire 0 47 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wr_en2 ~wire 0 47 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_right_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_left_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[30:0]wire~ 0 52 (_array ~wire ((_dto i 30 i 0)))))
		(_sig (_int ste_left ~[30:0]wire~ 0 52 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst ~wire 0 53 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sys_rst ~wire 0 54 (_arch (_uni)))(_net implicit)(_flags1))
		(_type (_int ~[7:0]wire~ 0 59 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int DATA ~[7:0]wire~ 0 59 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_right_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_left_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_vld ~wire 0 71 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld ~wire 0 72 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int osc_clk ~wire 0 78 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rvl_clk ~wire 0 86 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock ~wire 0 87 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int compute_clk ~wire 0 98 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock2 ~wire 0 99 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_left_vld2 ~wire 0 108 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld2 ~wire 0 109 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_empty ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_full ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int almost_full ~wire 0 125 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_empty ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_full ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int ste_left_valid ~wire 0 151 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int subMean_left_valid ~wire 0 159 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rd_en1 ~wire 0 184 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int led_pattern ~wire 0 185 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int Clock ~wire 0 192 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int CS_L ~wire 0 194 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int RW_L ~wire 0 195 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int INTR_L ~wire 0 196 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A0 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A1 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A2 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \3 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \4 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \5 \ ~wire -1 184 (_int (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#184_0@ (_int 0 0 184 (_prcs 0(_alias ((\5 \)(i_sys_rst)(rd_en1)))(_simple)(_trgt(70))(_sens(37)(57))
			)))
			(@ASSIGN#54_1@ (_arch 1 0 54 (_prcs 1(_simple)(_trgt(37))(_sens(36)(45)(47))
			)))
			(@ASSIGN#55_2@ (_arch 2 0 55 (_prcs 2(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#113_3@ (_arch 3 0 113 (_prcs 3(_simple)(_trgt(33))(_sens(27))
			)))
			(@ASSIGN#114_4@ (_arch 4 0 114 (_prcs 4(_simple)(_trgt(34))(_sens(28))
			)))
			(@ASSIGN#115_5@ (_arch 5 0 115 (_prcs 5(_simple)(_trgt(23))(_sens(27(d_31_16)))
			)))
			(@ASSIGN#116_6@ (_arch 6 0 116 (_prcs 6(_simple)(_trgt(31))(_sens(29))
			)))
			(@ASSIGN#117_7@ (_arch 7 0 117 (_prcs 7(_simple)(_trgt(32))(_sens(30))
			)))
			(@ASSIGN#120_8@ (_arch 8 0 120 (_prcs 8(_simple)(_trgt(25))(_sens(42))
			)))
			(@ASSIGN#121_9@ (_arch 9 0 121 (_prcs 9(_simple)(_trgt(25))(_sens(48)(49))
			)))
			(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 10 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 OSCH_inst.NOM_FREQ (_string \V"16.63"\) (_source 0 76))
	)
	(_scope
	)
	(_inst port1 0 64 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_inst OSCH_inst 0 77 (_ent . OSCH)
		(_port
			((STDBY) (\1 \))
			((OSC) (osc_clk))
			((SEDSTDBY) (_open))
		)
	)
	(_inst my_pll1 0 81 (_ent . pll1)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (fpga_clk))
			((CLKOS) (mclk))
			((CLKOS2) (rvl_clk))
			((LOCK) (lock))
		)
	)
	(_inst div8 0 90 (_ent . clk_div)
		(_port
			((clk) (mclk))
			((reset) (i_sys_rst))
			((clk_out) (o_sck))
		)
	)
	(_inst my_pll2 0 93 (_ent . pll2)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (mclk2))
			((CLKOS) (o_sck2))
			((CLKOS2) (compute_clk))
			((LOCK) (lock2))
		)
	)
	(_inst port2 0 101 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd2))
			((o_sck) (o_sck2))
			((o_ws) (o_ws2))
			((o_left_data) (o_left_data2))
			((o_right_data) (o_right_data2))
			((o_left_vld) (o_left_vld2))
			((o_right_vld) (o_right_vld2))
		)
	)
	(_inst horizontal_port 0 123 (_ent . fifo_horizontal)
		(_port
			((Data) (fifo_in1))
			((WrClock) (o_sck))
			((RdClock) (o_ws))
			((WrEn) (wr_en))
			((RdEn) (\2 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (horizontal_out))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (almost_full))
		)
	)
	(_inst vertical_right 0 129 (_ent . fifo_right)
		(_port
			((Data) (o_right_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_right_vld2))
			((RdEn) (\3 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_right_data2))
			((Empty) (right_empty))
			((Full) (right_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst vertical_left 0 132 (_ent . fifo_left)
		(_port
			((Data) (o_left_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_left_vld2))
			((RdEn) (\4 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_left_data2))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst zcr1 0 138 (_ent . zcr)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((zcr_count) (zcr_count_left))
			((zcr_valid) (zcr_valid_left))
		)
	)
	(_inst ste1 0 146 (_ent . ste)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((ste) (ste_left))
			((ste_valid) (ste_left_valid))
		)
	)
	(_inst subMean1 0 154 (_ent . submean2)
		(_port
			((clk) (o_ws))
			((data_in) (horizontal_out))
			((reset) (i_sys_rst))
			((subMean_out) (subMean_left_out))
			((subMean_valid) (subMean_left_valid))
		)
	)
	(_inst class1 0 163 (_ent . classification)
		(_port
			((zcr_count_left) (zcr_count_left))
			((zcr_valid_left) (zcr_valid_left))
			((ste_left) (ste_left))
			((ste_left_valid) (ste_left_valid))
			((subMean_left_out) (subMean_left_out))
			((subMean_left_valid) (subMean_left_valid))
			((glass) (glass))
			((shout) (shout))
		)
	)
	(_inst beam_forming 0 178 (_ent . beamforming2)
		(_port
			((trigger) (trigger))
			((compute_clk) (compute_clk))
			((clk) (o_ws2))
			((left_data_in) (out_left_data2))
			((right_data_in) (out_right_data2))
			((reset) (\5 \))
			((led_pattern) (led_pattern))
			((beam_forming_valid) (beam_forming_valid))
		)
	)
	(_inst i2c1 0 189 (_ent . I2C_Top)
		(_port
			((SDA) (SDA))
			((SCL) (SCL))
			((Clock) (Clock))
			((Reset_L) (i_sys_rst))
			((CS_L) (CS_L))
			((RW_L) (RW_L))
			((INTR_L) (INTR_L))
			((A0) (A0))
			((A1) (A1))
			((A2) (A2))
			((DATA) (DATA))
		)
	)
	(_model . top 11 -1)

)
I 000058 55 6378          1492045930401 I2S_Controller_tb
(_unit VERILOG 6.3365.6.764 (I2S_Controller_tb 0 5(I2S_Controller_tb 0 5))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../my_tb.v\ VERILOG (\./../../my_tb.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_code 2a7f752b797e7d3f7c2f282f6c702e2d2e2d282c7c2c79)
	(_ent
		(_time 1492045929000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 12 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 12 \32\ (_ent -1 (_cnst \32\))))
		(_sig (_int rst_n ~reg 0 43 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck ~wire 0 44 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws ~wire 0 45 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck2 ~wire 0 48 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws2 ~wire 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd2 ~reg 0 50 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 54 (_array ~wire ((_range  15)))))
		(_sig (_int horizontal_out ~[DATA_WIDTH-1:0]wire~ 0 54 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:20]~ 0 57 (_array ~reg ((_to i 0 i 20)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem ~[15:0]reg~[0:20]~ 0 57 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:4005]~ 0 58 (_array ~reg ((_to i 0 i 4005)(_dto i 15 i 0)))))
		(_sig (_int input_right_mem ~[15:0]reg~[0:4005]~ 0 58 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:90]~ 0 60 (_array ~reg ((_to i 0 i 90)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem2 ~[15:0]reg~[0:90]~ 0 60 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int input_right_mem2 ~[15:0]reg~[0:90]~ 0 61 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int i_sys_rst ~wire 0 65 (_arch (_uni)))(_net implicit)(_nonbaction)(_noforceassign))
		(_type (_int ~[31:0]reg~ 0 70 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int input_left_data_array ~[31:0]reg~ 0 70 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array ~[31:0]reg~ 0 71 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_left_data_array2 ~[31:0]reg~ 0 72 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array2 ~[31:0]reg~ 0 73 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 74 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int count ~[6:0]reg~ 0 74 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int count2 ~[6:0]reg~ 0 75 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sd_right_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sd_right_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 81 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int count_left ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_left2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int trigger ~reg 0 83 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_downward 0 DUT i_sys_rst)(_flags1))
		(_subprogram
			(_func \$readmemh\)

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#65_0@ (_arch 0 0 65 (_prcs 0(_simple)(_trgt(12))(_sens(38))
			)))
			(@INITIAL#84_1@ (_arch 1 0 84 (_prcs 1(_trgt(9)(8))
			)))
			(@INITIAL#89_2@ (_arch 2 0 89 (_prcs 2(_trgt(11)(10))
			)))
			(@INITIAL#97_3@ (_arch 3 0 97 (_prcs 3(_trgt(0)(31)(32))
			)))
			(@INITIAL#105_4@ (_arch 4 0 105 (_prcs 4(_trgt(33)(34))
			)))
			(@ALWAYS#111_5@ (_arch 5 0 111 (_prcs 5(_trgt(32)(14)(31)(13))(_read(32)(9)(31)(8))(_sens(2))
				(_need_init)
			)))
			(@ALWAYS#142_6@ (_arch 6 0 142 (_prcs 6(_trgt(34)(16)(33)(15))(_read(34)(11)(33)(10))(_sens(5))
				(_need_init)
			)))
			(@INITIAL#176_7@ (_arch 7 0 176 (_prcs 7(_trgt(35))
			)))
			(@ALWAYS#182,210,237_8@ (_arch 8 0 182 (_prcs 8(_trgt(17)(23)(24))(_read(1)(12)(17)(2)(14)(13))
				(_need_init)
			)))
			(@ALWAYS#195,223,250_9@ (_arch 9 0 195 (_prcs 9(_trgt(18)(27)(28))(_read(4)(12)(18)(5)(16)(15))
				(_need_init)
			)))
			(@ALWAYS#263_10@ (_arch 10 0 263 (_prcs 14(_trgt(26))(_read)(_sens(24)(23)(2))
				(_need_init)
			)))
			(@ALWAYS#265_11@ (_arch 11 0 265 (_prcs 15(_trgt(30))(_read)(_sens(28)(5)(27))
				(_need_init)
			)))
			(@ALWAYS#269_12@ (_arch 12 0 269 (_prcs 16(_trgt(3))(_sens(1)(26))(_dssslclk(1))
				(_need_init)
			)))
			(@ALWAYS#272_13@ (_arch 13 0 272 (_prcs 17(_trgt(6))(_sens(4)(30))(_dssslclk(4))
				(_need_init)
			)))
			(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 18 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 DUT.DATA_WIDTH (_code 16) (_source 0 67))
	)
	(_scope
	)
	(_inst DUT 0 22 (_ent . top)
		(_port
			((rst_n) (rst_n))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((i_sd2) (i_sd2))
			((o_sck2) (o_sck2))
			((o_ws2) (o_ws2))
			((horizontal_out) (horizontal_out))
			((trigger) (trigger))
			((mclk) (_open))
			((vertical_out) (_open))
			((mclk2) (_open))
			((SDA) (_open))
			((SCL) (_open))
			((glass) (_open))
			((shout) (_open))
			((beam_forming_valid) (_open))
		)
	)
	(_inst GSR_INST 0 40 (_ent . GSR)
		(_port
			((GSR) (\1 \))
		)
	)
	(_inst PUR_INST 0 41 (_ent . PUR)
		(_port
			((PUR) (\2 \))
		)
	)
	(_model . I2S_Controller_tb 21 -1)

)
I 000051 55 1809          1492045930403 char_cntrl
(_unit VERILOG 6.3365.6.764 (char_cntrl 0 1(char_cntrl 0 1))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../char_cntrl.v\ VERILOG (\./../../char_cntrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 2a7d7f2e737d7f3d2b7c6c70782c7f2d2e2d282c79)
	(_ent
		(_time 1492045929000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDLE ~vector~0 0 11 \1'b0\ (_ent -1 (_cnst \1'b0\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE ~vector~1 0 11 \1'b1\ (_ent -1 (_cnst \1'b1\))))
		(_port (_int in ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk ~wire 0 4 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int out ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[8:0]reg~ 0 13 (_array ~reg ((_dto i 8 i 0)))))
		(_sig (_int counter ~[8:0]reg~ 0 13 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int state ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~reg 0 14 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(4)(3))(_read(1)(2)(5)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_COMBO@ (_arch 1 0 33 (_prcs 1(_trgt(6))(_read)(_sens(5)(0)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_SEQ@ (_arch 2 0 52 (_prcs 2(_trgt(5))(_sens(1)(2)(6))(_dssslclk(1))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit FSM_COMBO begin 0 34)
		(_unit FSM_SEQ begin 0 53)
	)
	(_model . char_cntrl 4 -1)

)
I 000053 55 4297          1492045930405 beam_forming
(_unit VERILOG 6.3365.6.764 (beam_forming 0 1(beam_forming 0 1))
	(_version vd0)
	(_time 1492045929449 2017.04.12 20:12:09)
	(_source (\./../../beamforming.v\ VERILOG (\./../../beamforming.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 2a7d7e2e7e7d7f3c7e2e7c2c3c702d2d282c7e2c232c7f)
	(_ent
		(_time 1492045929000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \30\ (_ent -1 (_cnst \30\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  3)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 6 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size*3]~ 0 20 (_array ~reg ((_range  4)(_dto i 15 i 0)))))
		(_sig (_int left_data_storage ~[15:0]reg~[0:window_size*3]~ 0 20 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int right_data_storage ~[15:0]reg~[0:window_size*3]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 22 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 22 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[6:0]reg~ 0 23 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int full ~reg 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~ 0 25 (_array ~reg ((_dto i 21 i 0)))))
		(_sig (_int min_diff ~[21:0]reg~ 0 25 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~[0:59]~ 0 26 (_array ~reg ((_to i 0 i 59)(_dto i 21 i 0)))))
		(_sig (_int current_diff ~[21:0]reg~[0:59]~ 0 26 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int j ~integer~S 0 27 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int shift_index_counter ~integer~S 0 28 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int final_index ~integer~S 0 29 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int diff_done ~integer~S 0 30 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[7:0]reg~[0:window_size*2]~ 0 32 (_array ~reg ((_range  5)(_dto i 7 i 0)))))
		(_sig (_int phase_diff_LUT ~[7:0]reg~[0:window_size*2]~ 0 32 (_arch (_uni ))) (_reg memory )(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#33_0@ (_arch 0 0 33 (_prcs 0(_trgt(17(0))(17(1))(17(2))(17(3))(17(4))(17(5))(17(6))(17(7))(17(8))(17(9))(17(10))(17(11))(17(12))(17(13))(17(14))(17(15))(17(16))(17(17))(17(18))(17(19))(17(20))(17(21))(17(22))(17(23))(17(24))(17(25))(17(26))(17(27))(17(28))(17(29))(17(30))(17(31))(17(32))(17(33))(17(34))(17(35))(17(36))(17(37))(17(38))(17(39))(17(40))(17(41))(17(42))(17(43))(17(44))(17(45))(17(46))(17(47))(17(48))(17(49))(17(50))(17(51))(17(52))(17(53))(17(54))(17(55))(17(56))(17(57))(17(58))(17(59))(17(60))(9)(11)(14)(12(0))(12(1))(12(2))(12(3))(12(4))(12(5))(12(6))(12(7))(12(8))(12(9))(12(10))(12(11))(12(12))(12(13))(12(14))(12(15))(12(16))(12(17))(12(18))(12(19))(12(20))(12(21))(12(22))(12(23))(12(24))(12(25))(12(26))(12(27))(12(28))(12(29))(12(30))(12(31))(12(32))(12(33))(12(34))(12(35))(12(36))(12(37))(12(38))(12(39))(12(40))(12(41))(12(42))(12(43))(12(44))(12(45))(12(46))(12(47))(12(48))(12(49))(12(50))(12(51))(12(52))(12(53))(12(54))(12(55))(12(56))(12(57))(12(58))(12(59))(16)(13))
			)))
			(@ALWAYS#161,164,197,216,234_1@ (_arch 1 0 161 (_prcs 1(_trgt(4)(9)(5)(10)(11)(16)(8)(6)(7)(14)(13)(12)(15))(_read(0)(3)(17)(15)(8)(9)(2)(1)(10)(16)(14)(13)(6)(7)(12)(11))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_model . beam_forming 10 -1)

)
I 000053 55 1861          1492046093400 Start_Behave
(_unit VHDL (start_generator 0 54(start_behave 0 64))
	(_version vd0)
	(_time 1492046093401 2017.04.12 20:14:53)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 7b7e2e7b2d2c2e6c7d286f227c7d7c7d7e7d2e7d7e)
	(_ent
		(_time 1492043708291)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int Start_Enable -1 0 57(_ent(_in))))
		(_port (_int SCL -2 0 58(_ent(_in))))
		(_port (_int SDA -2 0 59(_ent(_in))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Gen_State 0 0 66(_arch(_uni))))
		(_sig (_int Next_Start_Gen_State 0 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 68(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Gen_State 1 0 68(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_1 2 0 69(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_2 3 0 70(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_3 4 0 71(_arch(_string \"11"\))))
		(_prcs
			(I2C_Start_Gen_States(_arch 0 0 76(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Start_Gen_State_Machine(_arch 1 0 85(_prcs (_simple)(_trgt(7)(5))(_sens(6)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Behave 2 -1)
)
I 000057 55 1625          1492046093407 Start_Det_Behave
(_unit VHDL (start_detect 0 138(start_det_behave 0 147))
	(_version vd0)
	(_time 1492046093408 2017.04.12 20:14:53)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 7b7e2e7b2d2c2e6c7d7b6f227c7d7f7d7e7c7f7d7e)
	(_ent
		(_time 1492043708311)
	)
	(_object
		(_port (_int MPU_CLK -1 0 139(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 140(_ent(_in)(_event))))
		(_port (_int SCL -2 0 141(_ent(_in)(_event))))
		(_port (_int SDA -2 0 142(_ent(_in)(_event))))
		(_port (_int Start_Det -1 0 143(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 149(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Det_State 0 0 149(_arch(_uni)(_event))))
		(_sig (_int Next_Start_Det_State 0 0 150(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 151(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Det_State 1 0 151(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 152(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Det_State_1 2 0 152(_arch(_string \"01"\))))
		(_prcs
			(I2C_Start_Det_States(_arch 0 0 156(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Start_Det_Reg(_arch 1 0 165(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Start_Det_State_Machine(_arch 2 0 182(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Det_Behave 3 -1)
)
I 000052 55 1867          1492046093413 Stop_Behave
(_unit VHDL (stop_generator 0 213(stop_behave 0 223))
	(_version vd0)
	(_time 1492046093414 2017.04.12 20:14:53)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 7b7e2e7b2d2c796c7f2a3d212d7d7e7d2e7d7e7c79)
	(_ent
		(_time 1492043708318)
	)
	(_object
		(_port (_int MPU_CLK -1 0 214(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 215(_ent(_in)(_event))))
		(_port (_int Stop_Enable -1 0 216(_ent(_in))))
		(_port (_int SCL -2 0 217(_ent(_in))))
		(_port (_int SDA -2 0 218(_ent(_in))))
		(_port (_int SDA_EN3 -1 0 219(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 225(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Gen_State 0 0 225(_arch(_uni))))
		(_sig (_int Next_Stop_Gen_State 0 0 226(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 227(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Gen_State 1 0 227(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 228(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_1 2 0 228(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 229(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_2 3 0 229(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 230(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_3 4 0 230(_arch(_string \"11"\))))
		(_prcs
			(I2C_Stop_Gen_States(_arch 0 0 234(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Stop_Gen_State_Machine(_arch 1 0 244(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Behave 2 -1)
)
I 000056 55 1614          1492046093419 Stop_Det_Behave
(_unit VHDL (stop_detect 0 297(stop_det_behave 0 306))
	(_version vd0)
	(_time 1492046093420 2017.04.12 20:14:53)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 8b8ede84dddc899c8f89cdd1de8d8e8c8f8d8e8d88)
	(_ent
		(_time 1492043708324)
	)
	(_object
		(_port (_int MPU_CLK -1 0 298(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 299(_ent(_in)(_event))))
		(_port (_int SCL -2 0 300(_ent(_in)(_event))))
		(_port (_int SDA -2 0 301(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 302(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 308(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Det_State 0 0 308(_arch(_uni)(_event))))
		(_sig (_int Next_Stop_Det_State 0 0 309(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 310(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Det_State 1 0 310(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 311(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Det_State_1 2 0 311(_arch(_string \"01"\))))
		(_prcs
			(I2C_Stop_Det_States(_arch 0 0 315(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Stop_Det_Reg(_arch 1 0 324(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Stop_Det_State_Machine(_arch 2 0 341(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Det_Behave 3 -1)
)
I 000051 55 1504          1492046093470 Int_Behave
(_unit VHDL (int_ctrl_block 0 52(int_behave 0 66))
	(_version vd0)
	(_time 1492046093471 2017.04.12 20:14:53)
	(_source (\./../../i2c_int_blk.vhd\))
	(_parameters tan)
	(_code babee5eebeeceaafeee8a9e1efbdb8bce9bfecbcb8)
	(_ent
		(_time 1492043708585)
	)
	(_object
		(_port (_int MPU_CLK -1 0 53(_ent(_in)(_event))))
		(_port (_int RST_L -1 0 54(_ent(_in))))
		(_port (_int abort -1 0 55(_ent(_in))))
		(_port (_int Trans_IE -1 0 56(_ent(_in))))
		(_port (_int Recieve_IE -1 0 57(_ent(_in))))
		(_port (_int I2C_RW -1 0 58(_ent(_in))))
		(_port (_int Trans_Buffer_Empty -1 0 59(_ent(_in))))
		(_port (_int Recieve_Buffer_Full -1 0 60(_ent(_in))))
		(_port (_int Iack -1 0 61(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 62(_ent(_out))))
		(_port (_int INTR_L -1 0 63(_ent(_out))))
		(_sig (_int tbe_en -1 0 67(_arch(_uni)(_event))))
		(_sig (_int rbf_en -1 0 68(_arch(_uni)(_event))))
		(_sig (_int reset -1 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment (_trgt(11))(_sens(3)(5)(6)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(12))(_sens(4)(5)(7)))))
			(line__73(_arch 2 0 73(_assignment (_trgt(13))(_sens(1)(2)))))
			(line__75(_arch 3 0 75(_prcs (_trgt(9)(10))(_sens(11)(12)(13)(0)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Int_Behave 4 -1)
)
I 000052 55 2036          1492046093494 Arch_Behave
(_unit VHDL (arbitrator 0 54(arch_behave 0 67))
	(_version vd0)
	(_time 1492046093495 2017.04.12 20:14:53)
	(_source (\./../../i2c_arb_blk.vhd\))
	(_parameters tan)
	(_code d9dd8e8ad28e8fcfd5dfcd828adfd8dedddf8fdedb)
	(_ent
		(_time 1492043708858)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int SCL -2 0 57(_ent(_in))))
		(_port (_int SDA -2 0 58(_ent(_in)(_event))))
		(_port (_int SDA_EN1 -1 0 59(_ent(_in)(_event))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_in)(_event))))
		(_port (_int SDA_EN3 -1 0 61(_ent(_in)(_event))))
		(_port (_int WCS_Ack -1 0 62(_ent(_in)(_event))))
		(_port (_int RCS_Ack -1 0 63(_ent(_in))))
		(_port (_int Lost_ARB -1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_State 0 0 68(_arch(_uni)(_event))))
		(_sig (_int Next_State 0 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle 1 0 70(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_1 2 0 71(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 72(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_2 3 0 72(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 73(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_3 4 0 73(_arch(_string \"11"\))))
		(_prcs
			(I2C_Arb_States(_arch 0 0 78(_prcs (_trgt(10))(_sens(0)(1)(11))(_dssslsensitivity 2))))
			(I2C_Arb_Register(_arch 1 0 87(_prcs (_trgt(9))(_sens(0)(1)(3)(4)(5)(6)(7)(10)(8))(_dssslsensitivity 8))))
			(I2C_Arb_Logic(_arch 2 0 107(_prcs (_simple)(_trgt(11))(_sens(2)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Arch_Behave 3 -1)
)
I 000053 55 3058          1492046093519 Count_Behave
(_unit VHDL (counter_block 0 57(count_behave 0 71))
	(_version vd0)
	(_time 1492046093520 2017.04.12 20:14:53)
	(_source (\./../../i2c_cnt_blk.vhd\))
	(_parameters tan)
	(_code e9edbcbab6bfb8ffedbffdb3bdeeebecbfefebefba)
	(_ent
		(_time 1492043709145)
	)
	(_object
		(_port (_int MPU_CLK -1 0 58(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 59(_ent(_in))))
		(_port (_int SCL -2 0 60(_ent(_in)(_event))))
		(_port (_int Abort -1 0 61(_ent(_in))))
		(_port (_int Byte_Cnt_EN -1 0 62(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_EN -1 0 63(_ent(_in)(_event))))
		(_port (_int go -1 0 64(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 65(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Byte_Count_Reg 0 0 65(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 66(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 1 0 66(_ent(_out))))
		(_port (_int Bit_Cnt_Flag -1 0 67(_ent(_out))))
		(_port (_int Byte_Cnt_Flag -1 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Bit_Counter 2 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Byte_Counter 3 0 73(_arch(_uni)(_event))))
		(_sig (_int Current_Bit_State -1 0 74(_arch(_uni)(_event))))
		(_sig (_int Next_Bit_State -1 0 75(_arch(_uni))))
		(_cnst (_int Idle_Bit_State -1 0 76(_arch((i 2)))))
		(_cnst (_int Count_Bit_State -1 0 77(_arch((i 3)))))
		(_sig (_int Current_Byte_State -1 0 78(_arch(_uni)(_event))))
		(_sig (_int Next_Byte_State -1 0 79(_arch(_uni))))
		(_cnst (_int Idle_Byte_State -1 0 80(_arch((i 2)))))
		(_cnst (_int Count_Byte_State -1 0 81(_arch((i 3)))))
		(_sig (_int reset -1 0 82(_arch(_uni)(_event))))
		(_sig (_int Byte_Cmpr -1 0 84(_arch(_uni)(_event))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment (_alias((Bit_Count)(Bit_Counter)))(_trgt(8))(_sens(11)))))
			(line__89(_arch 1 0 89(_assignment (_trgt(17))(_sens(1)(3)(6)))))
			(Bit_Count_States(_arch 2 0 91(_prcs (_trgt(13))(_sens(0)(17)(14))(_dssslsensitivity 2))))
			(Bit_Countp(_arch 3 0 100(_prcs (_trgt(9)(11))(_sens(0)(2)(5)(13)(17)(11))(_dssslsensitivity 5))))
			(Bit_Count_State_Machine(_arch 4 0 121(_prcs (_simple)(_trgt(14))(_sens(2)(5)(13)))))
			(Byte_Count_States(_arch 5 0 148(_prcs (_trgt(15))(_sens(0)(17)(16))(_dssslsensitivity 2))))
			(Byte_Countp(_arch 6 0 157(_prcs (_trgt(10)(12))(_sens(0)(2)(4)(15)(17)(18)(12))(_dssslsensitivity 6))))
			(Byte_Comparitor(_arch 7 0 182(_prcs (_trgt(18))(_sens(0)(7)(12)(17)))))
			(Byte_Count_State_Machine(_arch 8 0 195(_prcs (_simple)(_trgt(16))(_sens(2)(4)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197379)
		(33686018 33686018)
	)
	(_model . Count_Behave 9 -1)
)
I 000055 55 1460          1492046093548 Clk_Gen_Behave
(_unit VHDL (i2c_clock_generator 0 54(clk_gen_behave 0 67))
	(_version vd0)
	(_time 1492046093549 2017.04.12 20:14:53)
	(_source (\./../../i2c_clk_blk.vhd\))
	(_parameters tan)
	(_code 080d010b025f5f1d5d091b520a0e5e0e0b0e5a0d5e)
	(_ent
		(_time 1492043709415)
	)
	(_object
		(_gen (_int cnt_f_hi -1 0 55 \105\ (_ent((i 105)))))
		(_gen (_int cnt_s_hi -1 0 56 \417\ (_ent((i 417)))))
		(_gen (_int cnt_f_lo -1 0 57 \209\ (_ent gms((i 209)))))
		(_gen (_int cnt_s_lo -1 0 58 \834\ (_ent gms((i 834)))))
		(_port (_int MPU_CLK -2 0 59(_ent(_in)(_event))))
		(_port (_int Rst_L -2 0 60(_ent(_in))))
		(_port (_int Mode -2 0 61(_ent(_in)(_event))))
		(_port (_int Abort -2 0 62(_ent(_in))))
		(_port (_int SCL_CK -2 0 63(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~834~13 0 68(_scalar (_to i 0 i 834))))
		(_sig (_int count 0 0 68(_arch(_uni))))
		(_sig (_int reset -2 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(6))(_sens(1)(3)))))
			(counter(_arch 1 0 74(_prcs (_trgt(5))(_sens(0)(2)(6)(5))(_dssslsensitivity 3))))
			(std_fast(_arch 2 0 89(_prcs (_simple)(_trgt(4))(_sens(0)(2)(5)(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . Clk_Gen_Behave 3 -1)
)
I 000053 55 1056          1492046093572 Synch_Behave
(_unit VHDL (synch_block 0 62(synch_behave 0 71))
	(_version vd0)
	(_time 1492046093573 2017.04.12 20:14:53)
	(_source (\./../../i2c_sync_blk.vhd\))
	(_parameters tan)
	(_code 272324222970263126253f7e202125217421712124)
	(_ent
		(_time 1492043709587)
	)
	(_object
		(_port (_int MPU_CLK -1 0 63(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 64(_ent(_in)(_event))))
		(_port (_int SCL -2 0 65(_ent(_in)(_event))))
		(_port (_int SDA -2 0 66(_ent(_in)(_event))))
		(_port (_int SCL_synch -2 0 67(_ent(_out))))
		(_port (_int SDA_synch -2 0 68(_ent(_out))))
		(_sig (_int t1 -2 0 72(_arch(_uni))))
		(_sig (_int t2 -2 0 73(_arch(_uni))))
		(_prcs
			(Sync(_arch 0 0 79(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Synch_Behave 1 -1)
)
I 000056 55 8790          1492046093601 I2C_Main_Behave
(_unit VHDL (i2c_main 0 56(i2c_main_behave 0 90))
	(_version vd0)
	(_time 1492046093602 2017.04.12 20:14:53)
	(_source (\./../../i2c_main_blk.vhd\))
	(_parameters tan)
	(_code 47424e404210105211431141561d1f4112414e44454144)
	(_ent
		(_time 1492043709789)
	)
	(_object
		(_port (_int MPU_CLK -1 0 57(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 58(_ent(_in))))
		(_port (_int SCL -2 0 59(_ent(_in)(_event))))
		(_port (_int SDA -2 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 61(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 0 0 61(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_Flag -1 0 62(_ent(_in)(_event))))
		(_port (_int Byte_Cnt_Flag -1 0 63(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 64(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Trans_Buffer 1 0 64(_ent(_in))))
		(_port (_int Low_Address_Reg 1 0 65(_ent(_in))))
		(_port (_int Lost_Arb -1 0 66(_ent(_in))))
		(_port (_int Start_Det -1 0 67(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 68(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 69(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Command_Reg 2 0 69(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 72(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Status_Reg 3 0 72(_ent(_out))))
		(_port (_int Read_Buffer 1 0 76(_ent(_out))))
		(_port (_int Bit_Cnt_EN -1 0 77(_ent(_out))))
		(_port (_int Byte_Cnt_EN -1 0 78(_ent(_out))))
		(_port (_int Start_EN -1 0 79(_ent(_out))))
		(_port (_int Stop_EN -1 0 80(_ent(_out))))
		(_port (_int SDA_EN1 -1 0 81(_ent(_out))))
		(_port (_int TBE_Set -1 0 82(_ent(_out))))
		(_port (_int RBF_Set -1 0 83(_ent(_out))))
		(_port (_int Go_Clear -1 0 84(_ent(_out))))
		(_port (_int WCS_Ack -1 0 85(_ent(_out))))
		(_port (_int RCS_Ack -1 0 86(_ent(_out))))
		(_sig (_int go -1 0 91(_arch(_uni)(_event))))
		(_sig (_int abort -1 0 92(_arch(_uni))))
		(_sig (_int I2C_Bus_Busy -1 0 93(_arch(_uni))))
		(_sig (_int Error -1 0 94(_arch(_uni))))
		(_sig (_int Abort_Ack -1 0 95(_arch(_uni))))
		(_sig (_int Done -1 0 96(_arch(_uni))))
		(_sig (_int Reset -1 0 97(_arch(_uni)(_event))))
		(_sig (_int I2C_RW_Bit -1 0 99(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 100(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Read_SR 4 0 100(_arch(_uni))))
		(_sig (_int Trans_Buffer_SR 4 0 101(_arch(_uni))))
		(_sig (_int Value -1 0 103(_arch(_uni)(_event))))
		(_sig (_int det_low -1 0 105(_arch(_uni)(_event))))
		(_sig (_int det_high -1 0 106(_arch(_uni)(_event))))
		(_sig (_int MCS_Write_Flag -1 0 107(_arch(_uni))))
		(_sig (_int MCS_Read_Flag -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 109(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int load 5 0 109(_arch(_uni)(_event))))
		(_sig (_int shift -1 0 110(_arch(_uni)(_event))))
		(_sig (_int bit_cnt2 -1 0 111(_arch(_uni)(_event))))
		(_sig (_int b0 -1 0 114(_arch(_uni))))
		(_sig (_int b1 -1 0 115(_arch(_uni))))
		(_sig (_int s -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 120(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int MCS 6 0 120(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 121(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Idle_State 7 0 121(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 122(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Start_EN_State 8 0 122(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 123(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_Slv_Addr_State 9 0 123(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 124(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Write_State 10 0 124(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 125(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Read_State 11 0 125(_arch(_string \"10000"\))))
		(_sig (_int WCS 6 0 129(_arch(_uni)(_event))))
		(_sig (_int Next_WCS 6 0 130(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 131(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_State 12 0 131(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 132(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Write_State 13 0 132(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 133(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Ack_Write_State 14 0 133(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 134(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Ack_Write_State 15 0 134(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 135(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Error_Write_State 16 0 135(_arch(_string \"10000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 139(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int RCS 17 0 139(_arch(_uni)(_event))))
		(_sig (_int Next_RCS 17 0 140(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 141(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Read_State 18 0 141(_arch(_string \"000001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 142(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Read_State 19 0 142(_arch(_string \"000010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 143(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State 20 0 143(_arch(_string \"000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1328 0 144(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State2 21 0 144(_arch(_string \"001000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 145(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Ack_Read_State 22 0 145(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 146(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Error_Read_State 23 0 146(_arch(_string \"100000"\))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_alias((go)(Command_Reg(1))))(_simpleassign BUF)(_trgt(25))(_sens(12(1))))))
			(line__150(_arch 1 0 150(_assignment (_alias((abort)(Command_Reg(0))))(_simpleassign BUF)(_trgt(26))(_sens(12(0))))))
			(line__151(_arch 2 0 151(_assignment (_alias((I2C_RW_Bit)(Low_Address_Reg(0))))(_simpleassign BUF)(_trgt(32))(_sens(8(0))))))
			(line__153(_arch 3 0 153(_assignment (_alias((WCS_Ack)(WCS(3))))(_simpleassign BUF)(_trgt(23))(_sens(47(3))))))
			(line__154(_arch 4 0 154(_assignment (_alias((RCS_Ack)(RCS(4))))(_simpleassign BUF)(_trgt(24))(_sens(49(4))))))
			(line__156(_arch 5 0 156(_assignment (_alias((Status_Reg)(I2C_Bus_Busy)(Error)(Abort_Ack)(Done)))(_trgt(13))(_sens(27)(28)(29)(30)))))
			(line__158(_arch 6 0 158(_assignment (_trgt(31))(_sens(1)(26)))))
			(line__160(_arch 7 0 160(_assignment (_trgt(39))(_sens(32)(46(4))))))
			(line__162(_arch 8 0 162(_assignment (_trgt(38))(_sens(32)(46(3))(46(2))))))
			(output_proc(_arch 9 0 164(_prcs (_trgt(14)(15)(16)(17)(18)(20)(21)(22)(27)(28)(29)(30)(42)(43)(44)(45))(_sens(0)(10)(11)(31)(32)(36)(42)(46)(47)(4)(5)(6)(26)(27)(33)(38)(39)(43)(44)(45)(49(2))(49(0))(49(4))(49(5)))(_dssslsensitivity 9))))
			(I2C_Det(_arch 10 0 281(_prcs (_trgt(36)(37))(_sens(0)(2)(31)))))
			(I2C_Load_SR_Process(_arch 11 0 303(_prcs (_trgt(34(d_7_0))(34)(35))(_sens(0)(31)(40)(41)(7(7))(7(d_6_0))(8(7))(8(d_6_0))(34(7))(34(d_6_0))(34(d_7_0))(35))(_dssslsensitivity 4))))
			(I2C_drive_sda_Process(_arch 12 0 334(_prcs (_trgt(19))(_sens(0)(5)(31)(35)(46(0))(46(1))(47(2))(47(3))(47(4))(36)(49(4)))(_dssslsensitivity 9))))
			(I2C_Write_Process(_arch 13 0 357(_prcs (_simple)(_trgt(40)(41))(_sens(0)(4)(31)(36)(46(3))(46(2))(47(0)))(_read(40)))))
			(I2C_Read_Process(_arch 14 0 384(_prcs (_trgt(33))(_sens(0)(3)(4)(31)(37)(49)(33)(46(4)))(_dssslsensitivity 6))))
			(I2C_WSM(_arch 15 0 410(_prcs (_trgt(47))(_sens(0)(31)(48)))))
			(I2C_WSM_Process(_arch 16 0 419(_prcs (_simple)(_trgt(48))(_sens(3)(5)(9)(36)(37)(38)(47)))))
			(I2C_RSM(_arch 17 0 469(_prcs (_trgt(49))(_sens(0)(31)(50)))))
			(I2C_RSM_Process(_arch 18 0 478(_prcs (_simple)(_trgt(50))(_sens(3)(5)(9)(36)(37)(39)(49)))))
			(I2C_MSM_Process(_arch 19 0 539(_prcs (_trgt(46))(_sens(0)(2)(6)(10)(25)(31)(32)(46)(27)(47(3)))(_dssslsensitivity 8))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_part (46(0))(46(1))(47(2))(47(3))(47(4))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018)
		(197122)
		(770)
		(515)
		(771)
		(131586)
		(33686018 131586)
	)
	(_model . I2C_Main_Behave 20 -1)
)
I 000058 55 5338          1492046093640 MPU_to_I2C_Behave
(_unit VHDL (mpu_to_i2c 0 55(mpu_to_i2c_behave 0 83))
	(_version vd0)
	(_time 1492046093641 2017.04.12 20:14:53)
	(_source (\./../../i2c_mpu_blk.vhd\))
	(_parameters tan)
	(_code 66633267603037736365723c616330606f65646065)
	(_ent
		(_time 1492043709997)
	)
	(_object
		(_port (_int MPU_CLK -1 0 56(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 57(_ent(_in)(_event))))
		(_port (_int CS_L -1 0 58(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 59(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Addr_Bits 0 0 59(_ent(_in)(_event))))
		(_port (_int RW_L -1 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 61(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Read_Buffer 1 0 61(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 62(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Status_Reg 2 0 62(_ent(_in))))
		(_port (_int TBE_Set -1 0 66(_ent(_in)(_event))))
		(_port (_int RBF_Set -1 0 67(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 68(_ent(_in)(_event))))
		(_port (_int Go_Clear -1 0 69(_ent(_in)(_event))))
		(_port (_int Low_Address_Reg 1 0 70(_ent(_out))))
		(_port (_int Upper_Address_Reg 0 0 71(_ent(_out))))
		(_port (_int Byte_Count_Reg 1 0 72(_ent(_out))))
		(_port (_int Command_Reg 1 0 73(_ent(_out))))
		(_port (_int Trans_Buffer 1 0 76(_ent(_out))))
		(_port (_int Trans_Buffer_Empty -1 0 77(_ent(_out))))
		(_port (_int Read_Buffer_Full -1 0 78(_ent(_out))))
		(_port (_int Iack -1 0 79(_ent(_out))))
		(_port (_int DATA 1 0 80(_ent(_inout)(_event))))
		(_sig (_int tbe -1 0 84(_arch(_uni))))
		(_sig (_int rbf -1 0 85(_arch(_uni))))
		(_sig (_int write_pulse -1 0 87(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ns 3 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int transb 4 0 90(_arch(_uni))))
		(_sig (_int laddr 4 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 92(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int upaddr 5 0 92(_arch(_uni))))
		(_sig (_int bcnt 4 0 93(_arch(_uni))))
		(_sig (_int cmd 4 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 96(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int write 6 0 96(_arch(_string \"000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 97(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int low_addr 7 0 97(_arch(_string \"001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 98(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int up_addr 8 0 98(_arch(_string \"010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 99(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int command 9 0 99(_arch(_string \"100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 100(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int byte_cnt 10 0 100(_arch(_string \"101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 101(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int iack_st 11 0 101(_arch(_string \"110"\))))
		(_sig (_int temp_data 4 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1315 0 171(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int idle 12 0 171(_prcs 10(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1317 0 172(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int one 13 0 172(_prcs 10(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1319 0 173(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int two 14 0 173(_prcs 10(_string \"10"\))))
		(_prcs
			(line__108(_arch 0 0 108(_assignment (_alias((Trans_Buffer_Empty)(tbe)))(_simpleassign BUF)(_trgt(16))(_sens(20)))))
			(line__109(_arch 1 0 109(_assignment (_alias((Read_Buffer_Full)(rbf)))(_simpleassign BUF)(_trgt(17))(_sens(21)))))
			(line__110(_arch 2 0 110(_assignment (_trgt(19))(_sens(2)(4)(29)))))
			(line__111(_arch 3 0 111(_assignment (_alias((Trans_Buffer)(transb)))(_trgt(15))(_sens(24)))))
			(line__112(_arch 4 0 112(_assignment (_alias((Low_Address_Reg)(laddr)))(_trgt(11))(_sens(25)))))
			(line__113(_arch 5 0 113(_assignment (_alias((Upper_Address_Reg)(upaddr)))(_trgt(12))(_sens(26)))))
			(line__114(_arch 6 0 114(_assignment (_alias((Command_Reg)(cmd)))(_trgt(14))(_sens(28)))))
			(line__115(_arch 7 0 115(_assignment (_alias((Byte_Count_Reg)(bcnt)))(_trgt(13))(_sens(27)))))
			(tdata(_arch 8 0 117(_prcs (_simple)(_trgt(29))(_sens(3(2))(5)(6)(20)(21)))))
			(MPU(_arch 9 0 127(_prcs (_trgt(24)(25)(26)(27)(28(7))(28))(_sens(0)(1)(3)(10)(19)(22)(24)(25)(26)(27)(28))(_dssslsensitivity 6))))
			(pulse_write(_arch 10 0 169(_prcs (_trgt(22)(23))(_sens(0)(1)(2)(4)(23))(_dssslsensitivity 4))))
			(iack_set(_arch 11 0 208(_prcs (_trgt(18))(_sens(0)(1)(9)(2)(3)(4))(_dssslsensitivity 3))))
			(trans_buf_empty(_arch 12 0 221(_prcs (_trgt(20))(_sens(0)(1)(7)(2)(3)(4))(_dssslsensitivity 3))))
			(read_buf_full(_arch 13 0 234(_prcs (_trgt(21))(_sens(0)(1)(8)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036)
		(2)
		(131586)
		(33686018 33686018)
		(131843)
	)
	(_model . MPU_to_I2C_Behave 14 -1)
)
I 000062 55 344           1492046094882 $root 0000000000557 3
™U    ™U	  @  -  §∫œf. M1e%¶eß∑\*ŸW¬Î˘≤ÙN1Í c?Å◊kgl£N†óÙ,ß§[Äü.ˆ„¥~`ÖAx—Dò
ô∑àYÀÔ‚vÊw8FË∑‰VÏ`oJe±?ˆΩ‹≈úV ›4SV≥˘Z∏òË◊™ŒJÔSv ¡ìnL‡b±]]–„Áöf‹7£md,Ë
†⁄œñHﬁHπ6™‡oŒ>&⁄’|ô:uπﬁäìo+d÷˘ìˆÓ,øœ∞Àk£¯ªZ¢›<‡˜+JV™rn°-˝œ™ä˝>Y⁄¢hP„~ü¶-Ô¸®Hµ
Ï|~5Á®ËxÖ)óêßÔS	≤é{q ™∑E"†©¯sdØ¡ö√ó•`åO∏}∏°c˘pÇ#Ã}3«˜˘L™ÙÖØ>™µ£Eˆ2r±ÿòAÓ6 U™U™I 000048 55 10339         1492046094884 I2C_Top
(_unit VERILOG 6.3365.6.764 (I2C_Top 0 55(I2C_Top 0 55))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../i2c_top.v\ VERILOG (\./../../i2c_top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_code 54535e525201034102505106120f05505d575650575102)
	(_ent
		(_time 1492046094000)
	)
	(_parameters        accs         )
	(_object
		(_port (_int SDA ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int Clock ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset_L ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CS_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RW_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int INTR_L ~wire 0 58 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int A0 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A1 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A2 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 60 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int DATA ~[7:0]wire~ 0 60 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int Start_Enable ~wire 0 78 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Enable ~wire 0 79 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Start_Det_Bit ~wire 0 80 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Det_Bit ~wire 0 81 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1 ~wire 0 83 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_2 ~wire 0 84 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_3 ~wire 0 85 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1_out ~wire 0 87 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_2_out ~wire 0 88 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_3_out ~wire 0 89 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SCL_CK ~wire 0 91 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL_synch ~wire 0 93 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_synch ~wire 0 94 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[2:0]wire~ 0 95 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int Bit_Count ~[2:0]wire~ 0 95 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Enable ~wire 0 96 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Enable ~wire 0 97 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Flag ~wire 0 98 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Flag ~wire 0 99 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buf_Empty_Set ~wire 0 100 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buf_Full_Set ~wire 0 101 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Iack_Clear ~wire 0 102 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Go_Clear ~wire 0 103 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer_Empty ~wire 0 104 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer_Full ~wire 0 105 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int abits ~[2:0]wire~ 0 106 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA1 ~wire 0 108 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL1 ~wire 0 109 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wcsack ~wire 0 110 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rcsack ~wire 0 111 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Command_Reg ~[7:0]wire~ 0 113 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Status_Reg ~[7:0]wire~ 0 116 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer ~[7:0]wire~ 0 121 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer ~[7:0]wire~ 0 122 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Low_Address_Reg ~[7:0]wire~ 0 123 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Reg ~[7:0]wire~ 0 125 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_GO ~wire 0 128 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort ~wire 0 129 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Iack ~wire 0 130 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Mode ~wire 0 131 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Addr_Size ~wire 0 132 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int I2C_Recieve_IE ~wire 0 133 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Trans_IE ~wire 0 134 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Bus_Busy ~wire 0 137 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort_Ack ~wire 0 138 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Error ~wire 0 139 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Lost_Arb ~wire 0 140 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Done ~wire 0 141 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_RW_Bit ~wire 0 144 (_arch (_uni)))(_net)(_flags1))
		(_sig (_virtual \3 \ 0 223 (_uni ((41(d_7_5))(41(3))))))
		(_sig (_virtual \2 \ 0 220 (_uni ((46)(47)))))
		(_sig (_virtual \1 \ 0 187 (_uni ((53)(55)(54)(56)(57)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#151_0@ (_arch 0 0 151 (_prcs 0(_simple)(_trgt(46))(_sens(40(7)))
			)))
			(@ASSIGN#152_1@ (_arch 1 0 152 (_prcs 1(_simple)(_trgt(47))(_sens(40(6)))
			)))
			(@ASSIGN#153_2@ (_arch 2 0 153 (_prcs 2(_simple)(_trgt(49))(_sens(40(4)))
			)))
			(@ASSIGN#154_3@ (_arch 3 0 154 (_prcs 3(_simple)(_trgt(50))(_sens(40(2)))
			)))
			(@ASSIGN#155_4@ (_arch 4 0 155 (_prcs 4(_simple)(_trgt(52))(_sens(40(1)))
			)))
			(@ASSIGN#156_5@ (_arch 5 0 156 (_prcs 5(_simple)(_trgt(51))(_sens(40(0)))
			)))
			(@ASSIGN#157_6@ (_arch 6 0 157 (_prcs 6(_simple)(_trgt(58))(_sens(44(0)))
			)))
			(@ASSIGN#160_7@ (_arch 7 0 160 (_prcs 7(_simple)(_trgt(53))(_sens(41(7)))
			)))
			(@ASSIGN#161_8@ (_arch 8 0 161 (_prcs 8(_simple)(_trgt(54))(_sens(41(6)))
			)))
			(@ASSIGN#162_9@ (_arch 9 0 162 (_prcs 9(_simple)(_trgt(55))(_sens(41(5)))
			)))
			(@ASSIGN#163_10@ (_arch 10 0 163 (_prcs 10(_simple)(_trgt(56))(_sens(41(4)))
			)))
			(@ASSIGN#164_11@ (_arch 11 0 164 (_prcs 11(_simple)(_trgt(57))(_sens(41(3)))
			)))
			(@ASSIGN#167_12@ (_arch 12 0 167 (_prcs 12(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#168_13@ (_arch 13 0 168 (_prcs 13(_simple)(_trgt(37))(_sens(1))
			)))
			(@ASSIGN#174_14@ (_arch 14 0 174 (_prcs 14(_simple)(_trgt(1))(_sens(21))
			)))
			(@ASSIGN#176_15@ (_arch 15 0 176 (_prcs 15(_simple)(_trgt(0))(_sens(15)(16)(17))
			)))
			(@ASSIGN#178_16@ (_arch 16 0 178 (_prcs 16(_simple)(_trgt(35))(_sens(9)(8)(7))
			)))
		)
	)
	
	
	(_scope
	)
	(_inst MPU_to_I2C_1 0 180 (_ent . MPU_to_I2C)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((CS_L) (CS_L))
			((Addr_Bits) (abits))
			((RW_L) (RW_L))
			((Read_Buffer) (Read_Buffer))
			((Status_Reg) (\1 \))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Iack_Clear) (Iack_Clear))
			((Go_Clear) (Go_Clear))
			((Low_Address_Reg) (Low_Address_Reg))
			((Upper_Address_Reg) (_open))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Command_Reg) (Command_Reg))
			((Trans_Buffer) (Trans_Buffer))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Read_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((DATA) (DATA))
		)
	)
	(_inst I2C_Main_1 0 207 (_ent . I2C_Main)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
			((Trans_Buffer) (Trans_Buffer))
			((Low_Address_Reg) (Low_Address_Reg))
			((Lost_Arb) (I2C_Lost_Arb))
			((Start_Det) (Start_Det_Bit))
			((Stop_Det) (Stop_Det_Bit))
			((Command_Reg) (\2 \))
			((Status_Reg) (\3 \))
			((Read_Buffer) (Read_Buffer))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Start_EN) (Start_Enable))
			((Stop_EN) (Stop_Enable))
			((SDA_EN1) (SDA_EN_1))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Go_Clear) (Go_Clear))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
		)
	)
	(_inst Synch_1 0 240 (_ent . Synch_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL1))
			((SDA) (SDA1))
			((SCL_synch) (SCL_synch))
			((SDA_synch) (SDA_synch))
		)
	)
	(_inst I2C_Clock_Gen_1 0 250 (_ent . I2C_Clock_Generator)
		(_gen
			((_cnst \7\))
			((_cnst \162\))
			((_cnst \14\))
			((_cnst \325\))
		)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Mode) (I2C_Mode))
			((Abort) (I2C_Abort))
			((SCL_CK) (SCL_CK))
		)
		(_delay (7.000000)(162.000000))
	)
	(_inst Counter_Blk_1 0 263 (_ent . Counter_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((Abort) (Command_Reg(6)))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Go) (I2C_GO))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
		)
	)
	(_inst Arb_1 0 277 (_ent . Arbitrator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN1) (SDA_EN_1))
			((SDA_EN2) (SDA_EN_2))
			((SDA_EN3) (SDA_EN_3))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
			((Lost_ARB) (Status_Reg(4)))
		)
	)
	(_inst Int_Ctrl_1 0 290 (_ent . Int_Ctrl_Block)
		(_port
			((MPU_CLK) (Clock))
			((RST_L) (Reset_L))
			((abort) (I2C_Abort))
			((Trans_IE) (I2C_Trans_IE))
			((Recieve_IE) (I2C_Recieve_IE))
			((I2C_RW) (I2C_RW_Bit))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Recieve_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((Iack_Clear) (Iack_Clear))
			((INTR_L) (INTR_L))
		)
	)
	(_inst Start_Gen_1 0 304 (_ent . Start_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Start_Enable) (Start_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN2) (SDA_EN_2))
		)
	)
	(_inst Start_Det_1 0 313 (_ent . Start_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Start_Det) (Start_Det_Bit))
		)
	)
	(_inst Stop_Gen_1 0 321 (_ent . Stop_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Stop_Enable) (Stop_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN3) (SDA_EN_3))
		)
	)
	(_inst Stop_Det_1 0 330 (_ent . Stop_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Stop_Det) (Stop_Det_Bit))
		)
	)
	(_model . I2C_Top 18 -1)

)
I 000053 55 4229          1492046094886 beamforming2
(_unit VERILOG 6.3365.6.764 (beamforming2 0 1(beamforming2 0 1))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../beamforming2.v\ VERILOG (\./../../beamforming2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 54515557550301420804420e5353565200525d5201)
	(_ent
		(_time 1492046094000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 13 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 13 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 14 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 14 \30\ (_ent -1 (_cnst \30\))))
		(_type (_int ~vector~2 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int idle ~vector~2 0 15 \3'd000\ (_ent -1 (_cnst \3'd0\))))
		(_type (_int ~vector~3 0 16 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int fill ~vector~3 0 16 \3'd1\ (_ent -1 (_cnst \3'd1\))))
		(_type (_int ~vector~4 0 17 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_diff ~vector~4 0 17 \3'd2\ (_ent -1 (_cnst \3'd2\))))
		(_type (_int ~vector~5 0 18 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_add ~vector~5 0 18 \3'd3\ (_ent -1 (_cnst \3'd3\))))
		(_type (_int ~vector~6 0 19 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int done_state ~vector~6 0 19 \3'd4\ (_ent -1 (_cnst \3'd4\))))
		(_port (_int compute_clk ~wire 0 2 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  4)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trigger ~wire 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 7 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 8 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 8 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 9 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[3:0]reg~ 0 31 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int state ~[3:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~[3:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 32 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int index ~[5:0]reg~ 0 32 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:89]~ 0 34 (_array ~reg ((_to i 0 i 89)(_dto i 15 i 0)))))
		(_sig (_int right_data_storage ~[15:0]reg~[0:89]~ 0 34 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int left_data_storage ~[15:0]reg~[0:89]~ 0 35 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[30:0]reg~[0:29]~ 0 36 (_array ~reg ((_to i 0 i 29)(_dto i 30 i 0)))))
		(_sig (_int difference ~[30:0]reg~[0:29]~ 0 36 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[50:0]reg~ 0 37 (_array ~reg ((_dto i 50 i 0)))))
		(_sig (_int sum ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sum_temp ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 39 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int inner_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int inner_loop2 ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int outer_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int i ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int j ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#42_0@ (_arch 0 0 42 (_prcs 0(_trgt(9))(_read)(_sens(8)(7)(4))
				(_need_init)
			)))
			(@ALWAYS#67_1@ (_arch 1 0 67 (_prcs 1(_trgt(8))(_read(1)(5)(9))
				(_need_init)
			)))
			(@ALWAYS#77,105_2@ (_arch 2 0 77 (_prcs 2(_trgt(6)(19)(12)(11)(12(0))(11(0))(7)(10)(16)(18)(13)(14)(15)(17))(_read(1)(5)(8)(19)(2)(3)(12)(11)(16)(18)(17)(13)(15)(14))
				(_need_init)
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 4 (_virtual))))
		)
	)
	
	
	(_model . beamforming2 5 -1)

)
I 000055 55 2047          1492046094888 classification
(_unit VERILOG 6.3365.6.764 (classification 0 1(classification 0 1))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../clasification.v\ VERILOG (\./../../clasification.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code 6366636333343674613570393b6565656a65606562)
	(_ent
		(_time 1492046094000)
	)
	(_parameters        accs         )
	(_object
		(_type (_int ~[5:0]wire~ 0 3 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int zcr_count_left ~[5:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int zcr_valid_left ~wire 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[30:0]wire~ 0 6 (_array ~wire ((_dto i 30 i 0)))))
		(_port (_int ste_left ~[30:0]wire~ 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ste_left_valid ~wire 0 7 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 9 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int subMean_left_out ~[15:0]wire~ 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int subMean_left_valid ~wire 0 10 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 12 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 13 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int zcr_active ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ste_active ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int submean_active ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#20_0@ (_arch 0 0 20 (_prcs 0(_simple)(_trgt(8))(_sens(0)(1))
			)))
			(@ASSIGN#21_1@ (_arch 1 0 21 (_prcs 1(_simple)(_trgt(9))(_sens(2)(3))
			)))
			(@ASSIGN#22_2@ (_arch 2 0 22 (_prcs 2(_simple)(_trgt(10))(_sens(4)(5))
			)))
			(@ASSIGN#23_3@ (_arch 3 0 23 (_prcs 3(_alias ((glass)(zcr_active)(ste_active)(submean_active)))(_simple)(_trgt(6))(_sens(8)(9)(10))
			)))
			(@ASSIGN#24_4@ (_arch 4 0 24 (_prcs 4(_alias ((shout)(glass)))(_simple)(_trgt(7))(_sens(6))
			)))
		)
	)
	
	
	(_model . classification 6 -1)

)
I 000056 55 1179          1492046094890 rising_edge_det
(_unit VERILOG 6.3365.6.764 (rising_edge_det 0 1(rising_edge_det 0 1))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../rising_edge_det.v\ VERILOG (\./../../rising_edge_det.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 63676263693534756b602639356635656665676564)
	(_ent
		(_time 1492046094000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_port (_int clk ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int reset ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int din ~wire 0 1 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pe ~reg 0 1 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int temp ~reg 0 6 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#8_0@ (_arch 0 0 8 (_prcs 0(_trgt(4))(_sens(0)(1)(2))(_dssslclk(0))
			)))
			(@ALWAYS#15_1@ (_arch 1 0 15 (_prcs 1(_trgt(3))(_sens(0)(1)(4)(2))(_dssslclk(0))
			)))
		)
	)
	
	
	(_model . rising_edge_det 3 -1)

)
I 000053 55 4397          1492046094892 fifo_submean
(_unit VERILOG 6.3365.6.764 (fifo_submean 0 8(fifo_submean 0 8))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../fifo_submean.v\ VERILOG (\./../../fifo_submean.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 636666636934317536342538316466656165376566)
	(_ent
		(_time 1492046094000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Data ~[14:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[14:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_submean_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_submean_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_submean_0_0.AFPOINTER1 (_string \V"0b00000010010000"\) (_source 0 34))
		(_toward 0 fifo_submean_0_0.AFPOINTER (_string \V"0b00000010100000"\) (_source 0 35))
		(_toward 0 fifo_submean_0_0.AEPOINTER1 (_string \V"0b00000010110000"\) (_source 0 36))
		(_toward 0 fifo_submean_0_0.AEPOINTER (_string \V"0b00000010100000"\) (_source 0 37))
		(_toward 0 fifo_submean_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_submean_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_submean_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_submean_0_0.REGMODE (_string \V"OUTREG"\) (_source 0 41))
		(_toward 0 fifo_submean_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_submean_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_submean_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (scuba_vlo))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (_open))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_submean 3 -1)

)
I 000049 55 3373          1492046094894 submean2
(_unit VERILOG 6.3365.6.764 (submean2 0 1(submean2 0 1))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../submean2.v\ VERILOG (\./../../submean2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 636763626534357534627639336536606164606466)
	(_ent
		(_time 1492046094000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 10 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 11 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  3)))))
		(_port (_int data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 6 (_array ~reg ((_range  4)))))
		(_port (_int subMean_out ~[DATA_WIDTH-1:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int subMean_valid ~wire 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int Full ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Rd_En ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 21 (_array ~reg ((_range  5)(_dto i 15 i 0)))))
		(_sig (_int subMean_window ~[15:0]reg~[0:window_size-1]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[19:0]reg~ 0 22 (_array ~reg ((_dto i 19 i 0)))))
		(_sig (_int sum ~[19:0]reg~ 0 22 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~ 0 23 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int avg ~[15:0]reg~ 0 23 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[4:0]reg~ 0 24 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int window_init_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int window_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 25 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 25 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[14:0]wire~ 0 26 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int fifo_out ~[14:0]wire~ 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#33_0@ (_arch 0 0 33 (_prcs 0(_alias ((subMean_valid)(Rd_En)))(_simple)(_trgt(4))(_sens(6))
			)))
			(@ALWAYS#35_1@ (_arch 1 0 35 (_prcs 1(_trgt(8)(9)(3))(_read(0)(2)(6)(8)(1(d_14_0))(13)(9))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst f1 0 28 (_ent . fifo_submean)
		(_port
			((Data) (data_in(d_14_0)))
			((WrClock) (clk))
			((RdClock) (clk))
			((WrEn) (\1 \))
			((RdEn) (Rd_En))
			((Reset) (reset))
			((RPReset) (_open))
			((Q) (fifo_out))
			((Empty) (_open))
			((Full) (Full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst r1 0 31 (_ent . rising_edge_det)
		(_port
			((clk) (clk))
			((reset) (reset))
			((din) (Full))
			((pe) (Rd_En))
		)
	)
	(_model . submean2 6 -1)

)
I 000048 55 9625          1492046094896 squares
(_unit VERILOG 6.3365.6.764 (squares 0 8(squares 0 8))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../squares.v\ VERILOG (\./../../squares.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 636763626135327530677139376460646064626466)
	(_ent
		(_time 1492046094000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[6:0]wire~ 0 8 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int Address ~[6:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClockEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Q ~[14:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int qdataout14_ffin ~wire 0 15 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout13_ffin ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout12_ffin ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout11_ffin ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout10_ffin ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout9_ffin ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout8_ffin ~wire 0 21 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout7_ffin ~wire 0 22 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout6_ffin ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout5_ffin ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout4_ffin ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout3_ffin ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout2_ffin ~wire 0 27 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout1_ffin ~wire 0 28 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout0_ffin ~wire 0 29 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
	)
	
	
	(_defparam
		(_toward 0 mem_0_14.initval (_cnst \128'h80000000000000000000000000000000\) (_source 0 91))
		(_toward 0 mem_0_13.initval (_cnst \128'h7FFFFFFFFC0000000000000000000000\) (_source 0 96))
		(_toward 0 mem_0_12.initval (_cnst \128'h7FFFC00003FFFFFF8000000000000000\) (_source 0 101))
		(_toward 0 mem_0_11.initval (_cnst \128'h7F803FE003FFC0007FFFE00000000000\) (_source 0 106))
		(_toward 0 mem_0_10.initval (_cnst \128'h78783C1F83F03F807F801FFF80000000\) (_source 0 111))
		(_toward 0 mem_0_9.initval (_cnst \128'h6666339C638E3878787C1F807FC00000\) (_source 0 116))
		(_toward 0 mem_0_8.initval (_cnst \128'h5555AB5A5A49B66666639C78783F8000\) (_source 0 121))
		(_toward 0 mem_0_7.initval (_cnst \128'h0F0E33336D2D55555A5B6666387800\) (_source 0 126))
		(_toward 0 mem_0_6.initval (_cnst \128'h0F332D555A6678000F332D555A66780\) (_source 0 131))
		(_toward 0 mem_0_5.initval (_cnst \128'h03355660033556600335566003355660\) (_source 0 136))
		(_toward 0 mem_0_4.initval (_cnst \128'h0D580D580D580D580D580D580D580D58\) (_source 0 141))
		(_toward 0 mem_0_3.initval (_cnst \128'h14141414141414141414141414141414\) (_source 0 146))
		(_toward 0 mem_0_2.initval (_cnst \128'h22222222222222222222222222222222\) (_source 0 151))
		(_toward 0 mem_0_1.initval (_cnst \128'h0\) (_source 0 156))
		(_toward 0 mem_0_0.initval (_cnst \128'h55555555555555555555555555555555\) (_source 0 161))
	)
	(_scope
	)
	(_inst FF_14 0 31 (_ent . FD1P3DX)
		(_port
			((D) (qdataout14_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(14)))
		)
	)
	(_inst FF_13 0 35 (_ent . FD1P3DX)
		(_port
			((D) (qdataout13_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(13)))
		)
	)
	(_inst FF_12 0 39 (_ent . FD1P3DX)
		(_port
			((D) (qdataout12_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(12)))
		)
	)
	(_inst FF_11 0 43 (_ent . FD1P3DX)
		(_port
			((D) (qdataout11_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(11)))
		)
	)
	(_inst FF_10 0 47 (_ent . FD1P3DX)
		(_port
			((D) (qdataout10_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(10)))
		)
	)
	(_inst FF_9 0 51 (_ent . FD1P3DX)
		(_port
			((D) (qdataout9_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(9)))
		)
	)
	(_inst FF_8 0 55 (_ent . FD1P3DX)
		(_port
			((D) (qdataout8_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(8)))
		)
	)
	(_inst FF_7 0 59 (_ent . FD1P3DX)
		(_port
			((D) (qdataout7_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(7)))
		)
	)
	(_inst FF_6 0 63 (_ent . FD1P3DX)
		(_port
			((D) (qdataout6_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(6)))
		)
	)
	(_inst FF_5 0 67 (_ent . FD1P3DX)
		(_port
			((D) (qdataout5_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(5)))
		)
	)
	(_inst FF_4 0 71 (_ent . FD1P3DX)
		(_port
			((D) (qdataout4_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(4)))
		)
	)
	(_inst FF_3 0 75 (_ent . FD1P3DX)
		(_port
			((D) (qdataout3_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(3)))
		)
	)
	(_inst FF_2 0 79 (_ent . FD1P3DX)
		(_port
			((D) (qdataout2_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(2)))
		)
	)
	(_inst FF_1 0 83 (_ent . FD1P3DX)
		(_port
			((D) (qdataout1_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(1)))
		)
	)
	(_inst FF_0 0 87 (_ent . FD1P3DX)
		(_port
			((D) (qdataout0_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(0)))
		)
	)
	(_inst mem_0_14 0 92 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout14_ffin))
		)
	)
	(_inst mem_0_13 0 97 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout13_ffin))
		)
	)
	(_inst mem_0_12 0 102 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout12_ffin))
		)
	)
	(_inst mem_0_11 0 107 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout11_ffin))
		)
	)
	(_inst mem_0_10 0 112 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout10_ffin))
		)
	)
	(_inst mem_0_9 0 117 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout9_ffin))
		)
	)
	(_inst mem_0_8 0 122 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout8_ffin))
		)
	)
	(_inst mem_0_7 0 127 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout7_ffin))
		)
	)
	(_inst mem_0_6 0 132 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout6_ffin))
		)
	)
	(_inst mem_0_5 0 137 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout5_ffin))
		)
	)
	(_inst mem_0_4 0 142 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout4_ffin))
		)
	)
	(_inst mem_0_3 0 147 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout3_ffin))
		)
	)
	(_inst mem_0_2 0 152 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout2_ffin))
		)
	)
	(_inst mem_0_1 0 157 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout1_ffin))
		)
	)
	(_inst mem_0_0 0 162 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout0_ffin))
		)
	)
	(_model . squares 1 -1)

)
I 000044 55 2480          1492046094898 ste
(_unit VERILOG 6.3365.6.764 (ste 0 1(ste 0 1))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../ste.v\ VERILOG (\./../../ste.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 737773737424226474726729277470747775767470)
	(_ent
		(_time 1492046094000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 8 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 8 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 9 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[30:0]reg~ 0 5 (_array ~reg ((_dto i 30 i 0)))))
		(_port (_int ste ~[30:0]reg~ 0 5 (_arch (_out)))(_reg)(_flags2))
		(_port (_int ste_valid ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[14:0]wire~ 0 17 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int square ~[14:0]wire~ 0 17 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[6:0]reg~ 0 18 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 19 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int ste_window ~[15:0]reg~[0:window_size-1]~ 0 19 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 20 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 20 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int sum ~[30:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#23,48,60_0@ (_arch 0 0 23 (_prcs 0(_trgt(6)(3)(4)(8)(7)(9))(_read(0)(2)(6)(9)(8)(1)(5))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst sq1 0 58 (_ent . squares)
		(_port
			((Address) (data(d_14_8)))
			((OutClock) (clk))
			((OutClockEn) (\1 \))
			((Reset) (reset))
			((Q) (square))
		)
	)
	(_model . ste 6 -1)

)
I 000044 55 2302          1492046094900 zcr
(_unit VERILOG 6.3365.6.764 (zcr 0 1(zcr 0 1))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../zcr.v\ VERILOG (\./../../zcr.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 737721727325256426246028207422757074717422)
	(_ent
		(_time 1492046094000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[5:0]reg~ 0 6 (_array ~reg ((_dto i 5 i 0)))))
		(_port (_int zcr_count ~[5:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int zcr_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int zcr_count_temp ~[5:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int current ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int not_previous ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 21 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 22 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int zcr_window ~[15:0]reg~[0:window_size-1]~ 0 22 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int clear ~reg 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 24 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 24 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#26,49,61_0@ (_arch 0 0 26 (_prcs 0(_trgt(8)(4)(3)(11)(9)(5)(6)(7))(_read(0)(2)(8)(5)(11)(1)(9)(6)(7))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . zcr 6 -1)

)
I 000050 55 4335          1492046094902 fifo_left
(_unit VERILOG 6.3365.6.764 (fifo_left 0 8(fifo_left 0 8))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../fifo_left.v\ VERILOG (\./../../fifo_left.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 737676727924216526243529717576757574777575)
	(_ent
		(_time 1492046094000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_left_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_left_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_left_0_0.AFPOINTER1 (_string \V"0b00000011010000"\) (_source 0 34))
		(_toward 0 fifo_left_0_0.AFPOINTER (_string \V"0b00000011100000"\) (_source 0 35))
		(_toward 0 fifo_left_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_left_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_left_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_left_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_left_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_left_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_left_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_left_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_left_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_left 3 -1)

)
I 000051 55 4355          1492046094904 fifo_right
(_unit VERILOG 6.3365.6.764 (fifo_right 0 8(fifo_right 0 8))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../fifo_right.v\ VERILOG (\./../../fifo_right.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 73767672792421652624352820757a7574757b7477)
	(_ent
		(_time 1492046094000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_right_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_right_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_right_0_0.AFPOINTER1 (_string \V"0b00000011110000"\) (_source 0 34))
		(_toward 0 fifo_right_0_0.AFPOINTER (_string \V"0b00000100000000"\) (_source 0 35))
		(_toward 0 fifo_right_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_right_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_right_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_right_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_right_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_right_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_right_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_right_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_right_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_right 3 -1)

)
I 000056 55 4455          1492046094906 fifo_horizontal
(_unit VERILOG 6.3365.6.764 (fifo_horizontal 0 8(fifo_horizontal 0 8))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../fifo_horizontal.v\ VERILOG (\./../../fifo_horizontal.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 7376767279242165262435292a75257471757a7422)
	(_ent
		(_time 1492046094000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER1 (_string \V"0b00000011100000"\) (_source 0 34))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER (_string \V"0b00000011110000"\) (_source 0 35))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_horizontal_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_horizontal_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_horizontal_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_horizontal_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_horizontal_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_horizontal 3 -1)

)
I 000047 55 4474          1492046094908 i2s_rx
(_unit VERILOG 6.3365.6.764 (i2s_rx 0 9(i2s_rx 0 9))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_code 7376797772252466742761282a757a707174707625)
	(_ent
		(_time 1492046094000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 11 \16\ (_ent -1 (_cnst \16\))))
		(_port (_int i_sys_rst ~wire 0 13 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sck ~wire 0 15 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_ws ~wire 0 16 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int i_sd ~wire 0 17 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 19 (_array ~wire ((_range  14)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 19 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 20 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_left_vld ~wire 0 21 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_vld ~wire 0 22 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int ws_i ~reg 0 39 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 40 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_vld_i ~reg 0 41 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_i ~reg 0 42 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 43 (_array ~reg ((_range  15)))))
		(_sig (_int left_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 43 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 44 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_vld_reg_i ~reg 0 45 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_reg_i ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_pulse_i ~wire 0 48 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_vld ~wire 0 49 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_vld ~wire 0 50 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int d1_right_vld ~reg 0 52 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_right_vld ~reg 0 53 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int d1_left_vld ~reg 0 54 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_left_vld ~reg 0 55 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 56 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 57 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 58 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 59 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_i ~reg 0 60 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#64,82,93,152,161_0@ (_arch 0 0 64 (_prcs 0(_trgt(8)(9)(27)(12)(13)(10)(11)(21)(22)(19)(20))(_read(1)(0)(2)(8)(3)(9)(12(_range 16))(27)(13(_range 17))(16)(10)(11)(17)(21)(18)(19))
				(_need_init)
			)))
			(@ASSIGN#79_1@ (_arch 1 0 79 (_prcs 1(_simple)(_trgt(16))(_sens(8)(9))
			)))
			(@ALWAYS#111_2@ (_arch 2 0 111 (_prcs 4(_trgt(14)(15))(_sens(1)(0)(10)(11))(_dssslclk(1))
			)))
			(@ALWAYS#124_3@ (_arch 3 0 124 (_prcs 5(_trgt(23))(_sens(1)(0)(12))(_dssslclk(1))
			)))
			(@ALWAYS#131_4@ (_arch 4 0 131 (_prcs 6(_trgt(25))(_sens(1)(0)(23))(_dssslclk(1))
			)))
			(@ALWAYS#138_5@ (_arch 5 0 138 (_prcs 7(_trgt(24))(_sens(1)(0)(13))(_dssslclk(1))
			)))
			(@ALWAYS#145_6@ (_arch 6 0 145 (_prcs 8(_trgt(26))(_sens(1)(0)(24))(_dssslclk(1))
			)))
			(@ASSIGN#171_7@ (_arch 7 0 171 (_prcs 11(_simple)(_trgt(4))(_sens(25))
			)))
			(@ASSIGN#172_8@ (_arch 8 0 172 (_prcs 12(_simple)(_trgt(5))(_sens(26))
			)))
			(@ASSIGN#174_9@ (_arch 9 0 174 (_prcs 13(_alias ((o_left_vld)(d2_left_vld)))(_simple)(_trgt(6))(_sens(22))
			)))
			(@ASSIGN#175_10@ (_arch 10 0 175 (_prcs 14(_alias ((o_right_vld)(d2_right_vld)))(_simple)(_trgt(7))(_sens(20))
			)))
			(@ASSIGN#177_11@ (_arch 11 0 177 (_prcs 15(_simple)(_trgt(17))(_sens(10)(14))
			)))
			(@ASSIGN#178_12@ (_arch 12 0 178 (_prcs 16(_simple)(_trgt(18))(_sens(11)(15))
			)))
			(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 17 (_virtual))))
		)
	)
	
	
	(_model . i2s_rx 25 -1)

)
I 000055 55 2091          1492046094910 I2S_Controller
(_unit VERILOG 6.3365.6.764 (I2S_Controller 0 1(I2S_Controller 0 1))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 8384898882d7d496d08490d98485d68487848185d5)
	(_ent
		(_time 1492046094000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 15 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int o_ws ~reg 0 5 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 6 (_array ~wire ((_range  2)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_left_vld ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_vld ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]reg~ 0 28 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int count ~[4:0]reg~ 0 28 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#48_0@ (_arch 0 0 48 (_prcs 0(_trgt(8)(3))(_read(2)(0)(8)(3))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 1 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst i2s_rx_inst 0 66 (_ent . i2s_rx)
		(_gen
			((DATA_WIDTH) (DATA_WIDTH))
		)
		(_port
			((i_sys_rst) (rst))
			((i_sck) (o_sck))
			((i_ws) (o_ws))
			((i_sd) (i_sd))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_model . I2S_Controller 3 -1)

)
I 000045 55 6123          1492046094912 pll2
(_unit VERILOG 6.3365.6.764 (pll2 0 8(pll2 0 8))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../pll2.v\ VERILOG (\./../../pll2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 8387808dd3d48490878593d98185d08081848385d0)
	(_ent
		(_time 1492046094000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \15\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \95\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \15\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \16\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \96\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \16\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll2 4 -1)

)
I 000048 55 1737          1492046094914 clk_div
(_unit VERILOG 6.3365.6.764 (clk_div 0 1(clk_div 0 1))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../clkdiv.v\ VERILOG (\./../../clkdiv.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 8386838dd3d48596d78097d9db8485858085d085d1)
	(_ent
		(_time 1492046094000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 3 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WIDTH ~vector~0 0 3 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~1 0 5 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N ~vector~1 0 5 \4\ (_ent -1 (_cnst \4\))))
		(_port (_int clk ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int clk_out ~wire 0 6 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[WIDTH-1:0]reg~ 0 12 (_array ~reg ((_range  4)))))
		(_sig (_int r_reg ~[WIDTH-1:0]reg~ 0 12 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[WIDTH-1:0]wire~ 0 13 (_array ~wire ((_range  5)))))
		(_sig (_int r_nxt ~[WIDTH-1:0]wire~ 0 13 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int clk_track ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(3)(5))(_read(0)(1)(4)(5))
				(_need_init)
			)))
			(@ASSIGN#35_1@ (_arch 1 0 35 (_prcs 1(_simple)(_trgt(4))(_sens(3))
			)))
			(@ASSIGN#36_2@ (_arch 2 0 36 (_prcs 2(_alias ((clk_out)(clk_track)))(_simple)(_trgt(2))(_sens(5))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . clk_div 6 -1)

)
I 000045 55 6123          1492046094916 pll1
(_unit VERILOG 6.3365.6.764 (pll1 0 8(pll1 0 8))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../pll1.v\ VERILOG (\./../../pll1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 8387808dd3d48490848593d98185d08082848385d0)
	(_ent
		(_time 1492046094000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \0\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \103\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \12\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \1\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \104\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \13\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll1 4 -1)

)
I 000044 55 11194         1492046094918 top
(_unit VERILOG 6.3365.6.764 (top 0 1(top 0 1))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../top.v\ VERILOG (\./../../top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_code 9296959dc6c4c685c59dd4c9c3959694c495929596)
	(_ent
		(_time 1492046094000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 21 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 21 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst_n ~wire 0 1 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mclk ~wire 0 2 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws ~wire 0 5 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 6 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int horizontal_out ~[15:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int vertical_out ~[15:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mclk2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd2 ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck2 ~wire 0 10 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws2 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int SDA ~wire 0 12 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 13 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 15 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int beam_forming_valid ~wire 0 16 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trigger ~wire 0 17 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int subMean_left_out ~[15:0]wire~ 0 40 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[5:0]wire~ 0 42 (_array ~wire ((_dto i 5 i 0)))))
		(_sig (_int zcr_count_right ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_count_left ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int zcr_valid_right ~wire 0 43 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_valid_left ~wire 0 43 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fpga_clk ~wire 0 44 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fifo_in1 ~[15:0]wire~ 0 45 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[31:0]wire~ 0 46 (_array ~wire ((_dto i 31 i 0)))))
		(_sig (_int fifo_in2 ~[31:0]wire~ 0 46 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wr_en ~wire 0 47 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wr_en2 ~wire 0 47 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_right_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_left_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[30:0]wire~ 0 52 (_array ~wire ((_dto i 30 i 0)))))
		(_sig (_int ste_left ~[30:0]wire~ 0 52 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst ~wire 0 53 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sys_rst ~wire 0 54 (_arch (_uni)))(_net implicit)(_flags1))
		(_type (_int ~[7:0]wire~ 0 59 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int DATA ~[7:0]wire~ 0 59 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_right_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_left_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_vld ~wire 0 71 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld ~wire 0 72 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int osc_clk ~wire 0 78 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rvl_clk ~wire 0 86 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock ~wire 0 87 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int compute_clk ~wire 0 98 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock2 ~wire 0 99 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_left_vld2 ~wire 0 108 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld2 ~wire 0 109 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_empty ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_full ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int almost_full ~wire 0 125 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_empty ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_full ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int ste_left_valid ~wire 0 151 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int subMean_left_valid ~wire 0 159 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rd_en1 ~wire 0 184 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int led_pattern ~wire 0 185 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int Clock ~wire 0 192 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int CS_L ~wire 0 194 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int RW_L ~wire 0 195 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int INTR_L ~wire 0 196 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A0 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A1 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A2 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \3 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \4 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \5 \ ~wire -1 184 (_int (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#184_0@ (_int 0 0 184 (_prcs 0(_alias ((\5 \)(i_sys_rst)(rd_en1)))(_simple)(_trgt(70))(_sens(37)(57))
			)))
			(@ASSIGN#54_1@ (_arch 1 0 54 (_prcs 1(_simple)(_trgt(37))(_sens(36)(45)(47))
			)))
			(@ASSIGN#55_2@ (_arch 2 0 55 (_prcs 2(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#113_3@ (_arch 3 0 113 (_prcs 3(_simple)(_trgt(33))(_sens(27))
			)))
			(@ASSIGN#114_4@ (_arch 4 0 114 (_prcs 4(_simple)(_trgt(34))(_sens(28))
			)))
			(@ASSIGN#115_5@ (_arch 5 0 115 (_prcs 5(_simple)(_trgt(23))(_sens(27(d_31_16)))
			)))
			(@ASSIGN#116_6@ (_arch 6 0 116 (_prcs 6(_simple)(_trgt(31))(_sens(29))
			)))
			(@ASSIGN#117_7@ (_arch 7 0 117 (_prcs 7(_simple)(_trgt(32))(_sens(30))
			)))
			(@ASSIGN#120_8@ (_arch 8 0 120 (_prcs 8(_simple)(_trgt(25))(_sens(42))
			)))
			(@ASSIGN#121_9@ (_arch 9 0 121 (_prcs 9(_simple)(_trgt(25))(_sens(48)(49))
			)))
			(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 10 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 OSCH_inst.NOM_FREQ (_string \V"16.63"\) (_source 0 76))
	)
	(_scope
	)
	(_inst port1 0 64 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_inst OSCH_inst 0 77 (_ent . OSCH)
		(_port
			((STDBY) (\1 \))
			((OSC) (osc_clk))
			((SEDSTDBY) (_open))
		)
	)
	(_inst my_pll1 0 81 (_ent . pll1)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (fpga_clk))
			((CLKOS) (mclk))
			((CLKOS2) (rvl_clk))
			((LOCK) (lock))
		)
	)
	(_inst div8 0 90 (_ent . clk_div)
		(_port
			((clk) (mclk))
			((reset) (i_sys_rst))
			((clk_out) (o_sck))
		)
	)
	(_inst my_pll2 0 93 (_ent . pll2)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (mclk2))
			((CLKOS) (o_sck2))
			((CLKOS2) (compute_clk))
			((LOCK) (lock2))
		)
	)
	(_inst port2 0 101 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd2))
			((o_sck) (o_sck2))
			((o_ws) (o_ws2))
			((o_left_data) (o_left_data2))
			((o_right_data) (o_right_data2))
			((o_left_vld) (o_left_vld2))
			((o_right_vld) (o_right_vld2))
		)
	)
	(_inst horizontal_port 0 123 (_ent . fifo_horizontal)
		(_port
			((Data) (fifo_in1))
			((WrClock) (o_sck))
			((RdClock) (o_ws))
			((WrEn) (wr_en))
			((RdEn) (\2 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (horizontal_out))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (almost_full))
		)
	)
	(_inst vertical_right 0 129 (_ent . fifo_right)
		(_port
			((Data) (o_right_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_right_vld2))
			((RdEn) (\3 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_right_data2))
			((Empty) (right_empty))
			((Full) (right_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst vertical_left 0 132 (_ent . fifo_left)
		(_port
			((Data) (o_left_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_left_vld2))
			((RdEn) (\4 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_left_data2))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst zcr1 0 138 (_ent . zcr)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((zcr_count) (zcr_count_left))
			((zcr_valid) (zcr_valid_left))
		)
	)
	(_inst ste1 0 146 (_ent . ste)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((ste) (ste_left))
			((ste_valid) (ste_left_valid))
		)
	)
	(_inst subMean1 0 154 (_ent . submean2)
		(_port
			((clk) (o_ws))
			((data_in) (horizontal_out))
			((reset) (i_sys_rst))
			((subMean_out) (subMean_left_out))
			((subMean_valid) (subMean_left_valid))
		)
	)
	(_inst class1 0 163 (_ent . classification)
		(_port
			((zcr_count_left) (zcr_count_left))
			((zcr_valid_left) (zcr_valid_left))
			((ste_left) (ste_left))
			((ste_left_valid) (ste_left_valid))
			((subMean_left_out) (subMean_left_out))
			((subMean_left_valid) (subMean_left_valid))
			((glass) (glass))
			((shout) (shout))
		)
	)
	(_inst beam_forming 0 178 (_ent . beamforming2)
		(_port
			((trigger) (trigger))
			((compute_clk) (compute_clk))
			((clk) (o_ws2))
			((left_data_in) (out_left_data2))
			((right_data_in) (out_right_data2))
			((reset) (\5 \))
			((led_pattern) (led_pattern))
			((beam_forming_valid) (beam_forming_valid))
		)
	)
	(_inst i2c1 0 189 (_ent . I2C_Top)
		(_port
			((SDA) (SDA))
			((SCL) (SCL))
			((Clock) (Clock))
			((Reset_L) (i_sys_rst))
			((CS_L) (CS_L))
			((RW_L) (RW_L))
			((INTR_L) (INTR_L))
			((A0) (A0))
			((A1) (A1))
			((A2) (A2))
			((DATA) (DATA))
		)
	)
	(_model . top 11 -1)

)
I 000058 55 6378          1492046094920 I2S_Controller_tb
(_unit VERILOG 6.3365.6.764 (I2S_Controller_tb 0 5(I2S_Controller_tb 0 5))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../my_tb.v\ VERILOG (\./../../my_tb.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_code 9295989892c6c587c4979097d4c8969596959094c494c1)
	(_ent
		(_time 1492046094000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 12 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 12 \32\ (_ent -1 (_cnst \32\))))
		(_sig (_int rst_n ~reg 0 43 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck ~wire 0 44 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws ~wire 0 45 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck2 ~wire 0 48 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws2 ~wire 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd2 ~reg 0 50 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 54 (_array ~wire ((_range  15)))))
		(_sig (_int horizontal_out ~[DATA_WIDTH-1:0]wire~ 0 54 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:20]~ 0 57 (_array ~reg ((_to i 0 i 20)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem ~[15:0]reg~[0:20]~ 0 57 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:4005]~ 0 58 (_array ~reg ((_to i 0 i 4005)(_dto i 15 i 0)))))
		(_sig (_int input_right_mem ~[15:0]reg~[0:4005]~ 0 58 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:90]~ 0 60 (_array ~reg ((_to i 0 i 90)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem2 ~[15:0]reg~[0:90]~ 0 60 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int input_right_mem2 ~[15:0]reg~[0:90]~ 0 61 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int i_sys_rst ~wire 0 65 (_arch (_uni)))(_net implicit)(_nonbaction)(_noforceassign))
		(_type (_int ~[31:0]reg~ 0 70 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int input_left_data_array ~[31:0]reg~ 0 70 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array ~[31:0]reg~ 0 71 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_left_data_array2 ~[31:0]reg~ 0 72 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array2 ~[31:0]reg~ 0 73 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 74 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int count ~[6:0]reg~ 0 74 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int count2 ~[6:0]reg~ 0 75 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sd_right_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sd_right_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 81 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int count_left ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_left2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int trigger ~reg 0 83 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_downward 0 DUT i_sys_rst)(_flags1))
		(_subprogram
			(_func \$readmemh\)

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#65_0@ (_arch 0 0 65 (_prcs 0(_simple)(_trgt(12))(_sens(38))
			)))
			(@INITIAL#84_1@ (_arch 1 0 84 (_prcs 1(_trgt(9)(8))
			)))
			(@INITIAL#89_2@ (_arch 2 0 89 (_prcs 2(_trgt(11)(10))
			)))
			(@INITIAL#97_3@ (_arch 3 0 97 (_prcs 3(_trgt(0)(31)(32))
			)))
			(@INITIAL#105_4@ (_arch 4 0 105 (_prcs 4(_trgt(33)(34))
			)))
			(@ALWAYS#111_5@ (_arch 5 0 111 (_prcs 5(_trgt(32)(14)(31)(13))(_read(32)(9)(31)(8))(_sens(2))
				(_need_init)
			)))
			(@ALWAYS#142_6@ (_arch 6 0 142 (_prcs 6(_trgt(34)(16)(33)(15))(_read(34)(11)(33)(10))(_sens(5))
				(_need_init)
			)))
			(@INITIAL#176_7@ (_arch 7 0 176 (_prcs 7(_trgt(35))
			)))
			(@ALWAYS#182,210,237_8@ (_arch 8 0 182 (_prcs 8(_trgt(17)(23)(24))(_read(1)(12)(17)(2)(14)(13))
				(_need_init)
			)))
			(@ALWAYS#195,223,250_9@ (_arch 9 0 195 (_prcs 9(_trgt(18)(27)(28))(_read(4)(12)(18)(5)(16)(15))
				(_need_init)
			)))
			(@ALWAYS#263_10@ (_arch 10 0 263 (_prcs 14(_trgt(26))(_read)(_sens(23)(2)(24))
				(_need_init)
			)))
			(@ALWAYS#265_11@ (_arch 11 0 265 (_prcs 15(_trgt(30))(_read)(_sens(28)(5)(27))
				(_need_init)
			)))
			(@ALWAYS#269_12@ (_arch 12 0 269 (_prcs 16(_trgt(3))(_sens(1)(26))(_dssslclk(1))
				(_need_init)
			)))
			(@ALWAYS#272_13@ (_arch 13 0 272 (_prcs 17(_trgt(6))(_sens(4)(30))(_dssslclk(4))
				(_need_init)
			)))
			(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 18 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 DUT.DATA_WIDTH (_code 16) (_source 0 67))
	)
	(_scope
	)
	(_inst DUT 0 22 (_ent . top)
		(_port
			((rst_n) (rst_n))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((i_sd2) (i_sd2))
			((o_sck2) (o_sck2))
			((o_ws2) (o_ws2))
			((horizontal_out) (horizontal_out))
			((trigger) (trigger))
			((mclk) (_open))
			((vertical_out) (_open))
			((mclk2) (_open))
			((SDA) (_open))
			((SCL) (_open))
			((glass) (_open))
			((shout) (_open))
			((beam_forming_valid) (_open))
		)
	)
	(_inst GSR_INST 0 40 (_ent . GSR)
		(_port
			((GSR) (\1 \))
		)
	)
	(_inst PUR_INST 0 41 (_ent . PUR)
		(_port
			((PUR) (\2 \))
		)
	)
	(_model . I2S_Controller_tb 21 -1)

)
I 000051 55 1809          1492046094922 char_cntrl
(_unit VERILOG 6.3365.6.764 (char_cntrl 0 1(char_cntrl 0 1))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../char_cntrl.v\ VERILOG (\./../../char_cntrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code c1c4c194c89694d6c097879b93c794c6c5c6c3c792)
	(_ent
		(_time 1492046094000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDLE ~vector~0 0 11 \1'b0\ (_ent -1 (_cnst \1'b0\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE ~vector~1 0 11 \1'b1\ (_ent -1 (_cnst \1'b1\))))
		(_port (_int in ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk ~wire 0 4 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int out ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[8:0]reg~ 0 13 (_array ~reg ((_dto i 8 i 0)))))
		(_sig (_int counter ~[8:0]reg~ 0 13 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int state ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~reg 0 14 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(4)(3))(_read(1)(2)(5)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_COMBO@ (_arch 1 0 33 (_prcs 1(_trgt(6))(_read)(_sens(5)(0)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_SEQ@ (_arch 2 0 52 (_prcs 2(_trgt(5))(_sens(1)(2)(6))(_dssslclk(1))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit FSM_COMBO begin 0 34)
		(_unit FSM_SEQ begin 0 53)
	)
	(_model . char_cntrl 4 -1)

)
I 000053 55 4297          1492046094924 beam_forming
(_unit VERILOG 6.3365.6.764 (beam_forming 0 1(beam_forming 0 1))
	(_version vd0)
	(_time 1492046094382 2017.04.12 20:14:54)
	(_source (\./../../beamforming.v\ VERILOG (\./../../beamforming.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code c1c4c094c59694d795c597c7d79bc6c6c3c795c7c8c794)
	(_ent
		(_time 1492046094000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \30\ (_ent -1 (_cnst \30\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  3)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 6 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size*3]~ 0 20 (_array ~reg ((_range  4)(_dto i 15 i 0)))))
		(_sig (_int left_data_storage ~[15:0]reg~[0:window_size*3]~ 0 20 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int right_data_storage ~[15:0]reg~[0:window_size*3]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 22 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 22 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[6:0]reg~ 0 23 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int full ~reg 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~ 0 25 (_array ~reg ((_dto i 21 i 0)))))
		(_sig (_int min_diff ~[21:0]reg~ 0 25 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~[0:59]~ 0 26 (_array ~reg ((_to i 0 i 59)(_dto i 21 i 0)))))
		(_sig (_int current_diff ~[21:0]reg~[0:59]~ 0 26 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int j ~integer~S 0 27 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int shift_index_counter ~integer~S 0 28 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int final_index ~integer~S 0 29 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int diff_done ~integer~S 0 30 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[7:0]reg~[0:window_size*2]~ 0 32 (_array ~reg ((_range  5)(_dto i 7 i 0)))))
		(_sig (_int phase_diff_LUT ~[7:0]reg~[0:window_size*2]~ 0 32 (_arch (_uni ))) (_reg memory )(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#33_0@ (_arch 0 0 33 (_prcs 0(_trgt(17(0))(17(1))(17(2))(17(3))(17(4))(17(5))(17(6))(17(7))(17(8))(17(9))(17(10))(17(11))(17(12))(17(13))(17(14))(17(15))(17(16))(17(17))(17(18))(17(19))(17(20))(17(21))(17(22))(17(23))(17(24))(17(25))(17(26))(17(27))(17(28))(17(29))(17(30))(17(31))(17(32))(17(33))(17(34))(17(35))(17(36))(17(37))(17(38))(17(39))(17(40))(17(41))(17(42))(17(43))(17(44))(17(45))(17(46))(17(47))(17(48))(17(49))(17(50))(17(51))(17(52))(17(53))(17(54))(17(55))(17(56))(17(57))(17(58))(17(59))(17(60))(9)(11)(14)(12(0))(12(1))(12(2))(12(3))(12(4))(12(5))(12(6))(12(7))(12(8))(12(9))(12(10))(12(11))(12(12))(12(13))(12(14))(12(15))(12(16))(12(17))(12(18))(12(19))(12(20))(12(21))(12(22))(12(23))(12(24))(12(25))(12(26))(12(27))(12(28))(12(29))(12(30))(12(31))(12(32))(12(33))(12(34))(12(35))(12(36))(12(37))(12(38))(12(39))(12(40))(12(41))(12(42))(12(43))(12(44))(12(45))(12(46))(12(47))(12(48))(12(49))(12(50))(12(51))(12(52))(12(53))(12(54))(12(55))(12(56))(12(57))(12(58))(12(59))(16)(13))
			)))
			(@ALWAYS#161,164,197,216,234_1@ (_arch 1 0 161 (_prcs 1(_trgt(4)(9)(5)(10)(11)(16)(8)(6)(7)(14)(13)(12)(15))(_read(0)(3)(17)(15)(8)(9)(2)(1)(10)(16)(14)(13)(6)(7)(12)(11))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_model . beam_forming 10 -1)

)
I 000053 55 1861          1492046211758 Start_Behave
(_unit VHDL (start_generator 0 54(start_behave 0 64))
	(_version vd0)
	(_time 1492046211759 2017.04.12 20:16:51)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code d3828480d48486c4d580c78ad4d5d4d5d6d586d5d6)
	(_ent
		(_time 1492043708291)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int Start_Enable -1 0 57(_ent(_in))))
		(_port (_int SCL -2 0 58(_ent(_in))))
		(_port (_int SDA -2 0 59(_ent(_in))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Gen_State 0 0 66(_arch(_uni))))
		(_sig (_int Next_Start_Gen_State 0 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 68(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Gen_State 1 0 68(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_1 2 0 69(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_2 3 0 70(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_3 4 0 71(_arch(_string \"11"\))))
		(_prcs
			(I2C_Start_Gen_States(_arch 0 0 76(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Start_Gen_State_Machine(_arch 1 0 85(_prcs (_simple)(_trgt(7)(5))(_sens(6)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Behave 2 -1)
)
I 000057 55 1625          1492046211783 Start_Det_Behave
(_unit VHDL (start_detect 0 138(start_det_behave 0 147))
	(_version vd0)
	(_time 1492046211784 2017.04.12 20:16:51)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code e2b3b5b0e4b5b7f5e4e2f6bbe5e4e6e4e7e5e6e4e7)
	(_ent
		(_time 1492043708311)
	)
	(_object
		(_port (_int MPU_CLK -1 0 139(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 140(_ent(_in)(_event))))
		(_port (_int SCL -2 0 141(_ent(_in)(_event))))
		(_port (_int SDA -2 0 142(_ent(_in)(_event))))
		(_port (_int Start_Det -1 0 143(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 149(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Det_State 0 0 149(_arch(_uni)(_event))))
		(_sig (_int Next_Start_Det_State 0 0 150(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 151(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Det_State 1 0 151(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 152(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Det_State_1 2 0 152(_arch(_string \"01"\))))
		(_prcs
			(I2C_Start_Det_States(_arch 0 0 156(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Start_Det_Reg(_arch 1 0 165(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Start_Det_State_Machine(_arch 2 0 182(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Det_Behave 3 -1)
)
I 000052 55 1867          1492046211793 Stop_Behave
(_unit VHDL (stop_generator 0 213(stop_behave 0 223))
	(_version vd0)
	(_time 1492046211794 2017.04.12 20:16:51)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code f2a3a5a3f4a5f0e5f6a3b4a8a4f4f7f4a7f4f7f5f0)
	(_ent
		(_time 1492043708318)
	)
	(_object
		(_port (_int MPU_CLK -1 0 214(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 215(_ent(_in)(_event))))
		(_port (_int Stop_Enable -1 0 216(_ent(_in))))
		(_port (_int SCL -2 0 217(_ent(_in))))
		(_port (_int SDA -2 0 218(_ent(_in))))
		(_port (_int SDA_EN3 -1 0 219(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 225(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Gen_State 0 0 225(_arch(_uni))))
		(_sig (_int Next_Stop_Gen_State 0 0 226(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 227(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Gen_State 1 0 227(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 228(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_1 2 0 228(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 229(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_2 3 0 229(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 230(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_3 4 0 230(_arch(_string \"11"\))))
		(_prcs
			(I2C_Stop_Gen_States(_arch 0 0 234(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Stop_Gen_State_Machine(_arch 1 0 244(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Behave 2 -1)
)
I 000056 55 1614          1492046211800 Stop_Det_Behave
(_unit VHDL (stop_detect 0 297(stop_det_behave 0 306))
	(_version vd0)
	(_time 1492046211801 2017.04.12 20:16:51)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code f2a3a5a3f4a5f0e5f6f0b4a8a7f4f7f5f6f4f7f4f1)
	(_ent
		(_time 1492043708324)
	)
	(_object
		(_port (_int MPU_CLK -1 0 298(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 299(_ent(_in)(_event))))
		(_port (_int SCL -2 0 300(_ent(_in)(_event))))
		(_port (_int SDA -2 0 301(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 302(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 308(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Det_State 0 0 308(_arch(_uni)(_event))))
		(_sig (_int Next_Stop_Det_State 0 0 309(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 310(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Det_State 1 0 310(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 311(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Det_State_1 2 0 311(_arch(_string \"01"\))))
		(_prcs
			(I2C_Stop_Det_States(_arch 0 0 315(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Stop_Det_Reg(_arch 1 0 324(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Stop_Det_State_Machine(_arch 2 0 341(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Det_Behave 3 -1)
)
I 000051 55 1504          1492046211837 Int_Behave
(_unit VHDL (int_ctrl_block 0 52(int_behave 0 66))
	(_version vd0)
	(_time 1492046211838 2017.04.12 20:16:51)
	(_source (\./../../i2c_int_blk.vhd\))
	(_parameters tan)
	(_code 21717d25757771347573327a742623277224772723)
	(_ent
		(_time 1492043708585)
	)
	(_object
		(_port (_int MPU_CLK -1 0 53(_ent(_in)(_event))))
		(_port (_int RST_L -1 0 54(_ent(_in))))
		(_port (_int abort -1 0 55(_ent(_in))))
		(_port (_int Trans_IE -1 0 56(_ent(_in))))
		(_port (_int Recieve_IE -1 0 57(_ent(_in))))
		(_port (_int I2C_RW -1 0 58(_ent(_in))))
		(_port (_int Trans_Buffer_Empty -1 0 59(_ent(_in))))
		(_port (_int Recieve_Buffer_Full -1 0 60(_ent(_in))))
		(_port (_int Iack -1 0 61(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 62(_ent(_out))))
		(_port (_int INTR_L -1 0 63(_ent(_out))))
		(_sig (_int tbe_en -1 0 67(_arch(_uni)(_event))))
		(_sig (_int rbf_en -1 0 68(_arch(_uni)(_event))))
		(_sig (_int reset -1 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment (_trgt(11))(_sens(3)(5)(6)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(12))(_sens(4)(5)(7)))))
			(line__73(_arch 2 0 73(_assignment (_trgt(13))(_sens(1)(2)))))
			(line__75(_arch 3 0 75(_prcs (_trgt(9)(10))(_sens(11)(12)(13)(0)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Int_Behave 4 -1)
)
I 000052 55 2036          1492046211859 Arch_Behave
(_unit VHDL (arbitrator 0 54(arch_behave 0 67))
	(_version vd0)
	(_time 1492046211860 2017.04.12 20:16:51)
	(_source (\./../../i2c_arb_blk.vhd\))
	(_parameters tan)
	(_code 31616535326667273d37256a623730363537673633)
	(_ent
		(_time 1492043708858)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int SCL -2 0 57(_ent(_in))))
		(_port (_int SDA -2 0 58(_ent(_in)(_event))))
		(_port (_int SDA_EN1 -1 0 59(_ent(_in)(_event))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_in)(_event))))
		(_port (_int SDA_EN3 -1 0 61(_ent(_in)(_event))))
		(_port (_int WCS_Ack -1 0 62(_ent(_in)(_event))))
		(_port (_int RCS_Ack -1 0 63(_ent(_in))))
		(_port (_int Lost_ARB -1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_State 0 0 68(_arch(_uni)(_event))))
		(_sig (_int Next_State 0 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle 1 0 70(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_1 2 0 71(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 72(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_2 3 0 72(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 73(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_3 4 0 73(_arch(_string \"11"\))))
		(_prcs
			(I2C_Arb_States(_arch 0 0 78(_prcs (_trgt(10))(_sens(0)(1)(11))(_dssslsensitivity 2))))
			(I2C_Arb_Register(_arch 1 0 87(_prcs (_trgt(9))(_sens(0)(1)(3)(4)(5)(6)(7)(10)(8))(_dssslsensitivity 8))))
			(I2C_Arb_Logic(_arch 2 0 107(_prcs (_simple)(_trgt(11))(_sens(2)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Arch_Behave 3 -1)
)
I 000053 55 3058          1492046211884 Count_Behave
(_unit VHDL (counter_block 0 57(count_behave 0 71))
	(_version vd0)
	(_time 1492046211885 2017.04.12 20:16:51)
	(_source (\./../../i2c_cnt_blk.vhd\))
	(_parameters tan)
	(_code 50000653060601465406440a045752550656525603)
	(_ent
		(_time 1492043709145)
	)
	(_object
		(_port (_int MPU_CLK -1 0 58(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 59(_ent(_in))))
		(_port (_int SCL -2 0 60(_ent(_in)(_event))))
		(_port (_int Abort -1 0 61(_ent(_in))))
		(_port (_int Byte_Cnt_EN -1 0 62(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_EN -1 0 63(_ent(_in)(_event))))
		(_port (_int go -1 0 64(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 65(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Byte_Count_Reg 0 0 65(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 66(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 1 0 66(_ent(_out))))
		(_port (_int Bit_Cnt_Flag -1 0 67(_ent(_out))))
		(_port (_int Byte_Cnt_Flag -1 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Bit_Counter 2 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Byte_Counter 3 0 73(_arch(_uni)(_event))))
		(_sig (_int Current_Bit_State -1 0 74(_arch(_uni)(_event))))
		(_sig (_int Next_Bit_State -1 0 75(_arch(_uni))))
		(_cnst (_int Idle_Bit_State -1 0 76(_arch((i 2)))))
		(_cnst (_int Count_Bit_State -1 0 77(_arch((i 3)))))
		(_sig (_int Current_Byte_State -1 0 78(_arch(_uni)(_event))))
		(_sig (_int Next_Byte_State -1 0 79(_arch(_uni))))
		(_cnst (_int Idle_Byte_State -1 0 80(_arch((i 2)))))
		(_cnst (_int Count_Byte_State -1 0 81(_arch((i 3)))))
		(_sig (_int reset -1 0 82(_arch(_uni)(_event))))
		(_sig (_int Byte_Cmpr -1 0 84(_arch(_uni)(_event))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment (_alias((Bit_Count)(Bit_Counter)))(_trgt(8))(_sens(11)))))
			(line__89(_arch 1 0 89(_assignment (_trgt(17))(_sens(1)(3)(6)))))
			(Bit_Count_States(_arch 2 0 91(_prcs (_trgt(13))(_sens(0)(17)(14))(_dssslsensitivity 2))))
			(Bit_Countp(_arch 3 0 100(_prcs (_trgt(9)(11))(_sens(0)(2)(5)(13)(17)(11))(_dssslsensitivity 5))))
			(Bit_Count_State_Machine(_arch 4 0 121(_prcs (_simple)(_trgt(14))(_sens(2)(5)(13)))))
			(Byte_Count_States(_arch 5 0 148(_prcs (_trgt(15))(_sens(0)(17)(16))(_dssslsensitivity 2))))
			(Byte_Countp(_arch 6 0 157(_prcs (_trgt(10)(12))(_sens(0)(2)(4)(15)(17)(18)(12))(_dssslsensitivity 6))))
			(Byte_Comparitor(_arch 7 0 182(_prcs (_trgt(18))(_sens(0)(7)(12)(17)))))
			(Byte_Count_State_Machine(_arch 8 0 195(_prcs (_simple)(_trgt(16))(_sens(2)(4)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197379)
		(33686018 33686018)
	)
	(_model . Count_Behave 9 -1)
)
I 000055 55 1460          1492046211912 Clk_Gen_Behave
(_unit VHDL (i2c_clock_generator 0 54(clk_gen_behave 0 67))
	(_version vd0)
	(_time 1492046211913 2017.04.12 20:16:51)
	(_source (\./../../i2c_clk_blk.vhd\))
	(_parameters tan)
	(_code 5f0f03590b08084a0a5e4c055d5909595c590d5a09)
	(_ent
		(_time 1492043709415)
	)
	(_object
		(_gen (_int cnt_f_hi -1 0 55 \105\ (_ent((i 105)))))
		(_gen (_int cnt_s_hi -1 0 56 \417\ (_ent((i 417)))))
		(_gen (_int cnt_f_lo -1 0 57 \209\ (_ent gms((i 209)))))
		(_gen (_int cnt_s_lo -1 0 58 \834\ (_ent gms((i 834)))))
		(_port (_int MPU_CLK -2 0 59(_ent(_in)(_event))))
		(_port (_int Rst_L -2 0 60(_ent(_in))))
		(_port (_int Mode -2 0 61(_ent(_in)(_event))))
		(_port (_int Abort -2 0 62(_ent(_in))))
		(_port (_int SCL_CK -2 0 63(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~834~13 0 68(_scalar (_to i 0 i 834))))
		(_sig (_int count 0 0 68(_arch(_uni))))
		(_sig (_int reset -2 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(6))(_sens(1)(3)))))
			(counter(_arch 1 0 74(_prcs (_trgt(5))(_sens(0)(2)(6)(5))(_dssslsensitivity 3))))
			(std_fast(_arch 2 0 89(_prcs (_simple)(_trgt(4))(_sens(0)(2)(5)(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . Clk_Gen_Behave 3 -1)
)
I 000053 55 1056          1492046211935 Synch_Behave
(_unit VHDL (synch_block 0 62(synch_behave 0 71))
	(_version vd0)
	(_time 1492046211936 2017.04.12 20:16:51)
	(_source (\./../../i2c_sync_blk.vhd\))
	(_parameters tan)
	(_code 7f2e297f20287e697e7d672678797d792c7929797c)
	(_ent
		(_time 1492043709587)
	)
	(_object
		(_port (_int MPU_CLK -1 0 63(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 64(_ent(_in)(_event))))
		(_port (_int SCL -2 0 65(_ent(_in)(_event))))
		(_port (_int SDA -2 0 66(_ent(_in)(_event))))
		(_port (_int SCL_synch -2 0 67(_ent(_out))))
		(_port (_int SDA_synch -2 0 68(_ent(_out))))
		(_sig (_int t1 -2 0 72(_arch(_uni))))
		(_sig (_int t2 -2 0 73(_arch(_uni))))
		(_prcs
			(Sync(_arch 0 0 79(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Synch_Behave 1 -1)
)
I 000056 55 8790          1492046211965 I2C_Main_Behave
(_unit VHDL (i2c_main 0 56(i2c_main_behave 0 90))
	(_version vd0)
	(_time 1492046211966 2017.04.12 20:16:51)
	(_source (\./../../i2c_main_blk.vhd\))
	(_parameters tan)
	(_code 9ecec294c9c9c98bc89ac8988fc4c698cb98979d9c989d)
	(_ent
		(_time 1492043709789)
	)
	(_object
		(_port (_int MPU_CLK -1 0 57(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 58(_ent(_in))))
		(_port (_int SCL -2 0 59(_ent(_in)(_event))))
		(_port (_int SDA -2 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 61(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 0 0 61(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_Flag -1 0 62(_ent(_in)(_event))))
		(_port (_int Byte_Cnt_Flag -1 0 63(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 64(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Trans_Buffer 1 0 64(_ent(_in))))
		(_port (_int Low_Address_Reg 1 0 65(_ent(_in))))
		(_port (_int Lost_Arb -1 0 66(_ent(_in))))
		(_port (_int Start_Det -1 0 67(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 68(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 69(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Command_Reg 2 0 69(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 72(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Status_Reg 3 0 72(_ent(_out))))
		(_port (_int Read_Buffer 1 0 76(_ent(_out))))
		(_port (_int Bit_Cnt_EN -1 0 77(_ent(_out))))
		(_port (_int Byte_Cnt_EN -1 0 78(_ent(_out))))
		(_port (_int Start_EN -1 0 79(_ent(_out))))
		(_port (_int Stop_EN -1 0 80(_ent(_out))))
		(_port (_int SDA_EN1 -1 0 81(_ent(_out))))
		(_port (_int TBE_Set -1 0 82(_ent(_out))))
		(_port (_int RBF_Set -1 0 83(_ent(_out))))
		(_port (_int Go_Clear -1 0 84(_ent(_out))))
		(_port (_int WCS_Ack -1 0 85(_ent(_out))))
		(_port (_int RCS_Ack -1 0 86(_ent(_out))))
		(_sig (_int go -1 0 91(_arch(_uni)(_event))))
		(_sig (_int abort -1 0 92(_arch(_uni))))
		(_sig (_int I2C_Bus_Busy -1 0 93(_arch(_uni))))
		(_sig (_int Error -1 0 94(_arch(_uni))))
		(_sig (_int Abort_Ack -1 0 95(_arch(_uni))))
		(_sig (_int Done -1 0 96(_arch(_uni))))
		(_sig (_int Reset -1 0 97(_arch(_uni)(_event))))
		(_sig (_int I2C_RW_Bit -1 0 99(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 100(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Read_SR 4 0 100(_arch(_uni))))
		(_sig (_int Trans_Buffer_SR 4 0 101(_arch(_uni))))
		(_sig (_int Value -1 0 103(_arch(_uni)(_event))))
		(_sig (_int det_low -1 0 105(_arch(_uni)(_event))))
		(_sig (_int det_high -1 0 106(_arch(_uni)(_event))))
		(_sig (_int MCS_Write_Flag -1 0 107(_arch(_uni))))
		(_sig (_int MCS_Read_Flag -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 109(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int load 5 0 109(_arch(_uni)(_event))))
		(_sig (_int shift -1 0 110(_arch(_uni)(_event))))
		(_sig (_int bit_cnt2 -1 0 111(_arch(_uni)(_event))))
		(_sig (_int b0 -1 0 114(_arch(_uni))))
		(_sig (_int b1 -1 0 115(_arch(_uni))))
		(_sig (_int s -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 120(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int MCS 6 0 120(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 121(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Idle_State 7 0 121(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 122(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Start_EN_State 8 0 122(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 123(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_Slv_Addr_State 9 0 123(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 124(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Write_State 10 0 124(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 125(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Read_State 11 0 125(_arch(_string \"10000"\))))
		(_sig (_int WCS 6 0 129(_arch(_uni)(_event))))
		(_sig (_int Next_WCS 6 0 130(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 131(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_State 12 0 131(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 132(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Write_State 13 0 132(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 133(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Ack_Write_State 14 0 133(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 134(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Ack_Write_State 15 0 134(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 135(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Error_Write_State 16 0 135(_arch(_string \"10000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 139(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int RCS 17 0 139(_arch(_uni)(_event))))
		(_sig (_int Next_RCS 17 0 140(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 141(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Read_State 18 0 141(_arch(_string \"000001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 142(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Read_State 19 0 142(_arch(_string \"000010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 143(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State 20 0 143(_arch(_string \"000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1328 0 144(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State2 21 0 144(_arch(_string \"001000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 145(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Ack_Read_State 22 0 145(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 146(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Error_Read_State 23 0 146(_arch(_string \"100000"\))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_alias((go)(Command_Reg(1))))(_simpleassign BUF)(_trgt(25))(_sens(12(1))))))
			(line__150(_arch 1 0 150(_assignment (_alias((abort)(Command_Reg(0))))(_simpleassign BUF)(_trgt(26))(_sens(12(0))))))
			(line__151(_arch 2 0 151(_assignment (_alias((I2C_RW_Bit)(Low_Address_Reg(0))))(_simpleassign BUF)(_trgt(32))(_sens(8(0))))))
			(line__153(_arch 3 0 153(_assignment (_alias((WCS_Ack)(WCS(3))))(_simpleassign BUF)(_trgt(23))(_sens(47(3))))))
			(line__154(_arch 4 0 154(_assignment (_alias((RCS_Ack)(RCS(4))))(_simpleassign BUF)(_trgt(24))(_sens(49(4))))))
			(line__156(_arch 5 0 156(_assignment (_alias((Status_Reg)(I2C_Bus_Busy)(Error)(Abort_Ack)(Done)))(_trgt(13))(_sens(27)(28)(29)(30)))))
			(line__158(_arch 6 0 158(_assignment (_trgt(31))(_sens(1)(26)))))
			(line__160(_arch 7 0 160(_assignment (_trgt(39))(_sens(32)(46(4))))))
			(line__162(_arch 8 0 162(_assignment (_trgt(38))(_sens(32)(46(3))(46(2))))))
			(output_proc(_arch 9 0 164(_prcs (_trgt(14)(15)(16)(17)(18)(20)(21)(22)(27)(28)(29)(30)(42)(43)(44)(45))(_sens(0)(10)(11)(31)(32)(36)(42)(46)(47)(4)(5)(6)(26)(27)(33)(38)(39)(43)(44)(45)(49(2))(49(0))(49(4))(49(5)))(_dssslsensitivity 9))))
			(I2C_Det(_arch 10 0 281(_prcs (_trgt(36)(37))(_sens(0)(2)(31)))))
			(I2C_Load_SR_Process(_arch 11 0 303(_prcs (_trgt(34(d_7_0))(34)(35))(_sens(0)(31)(40)(41)(7(7))(7(d_6_0))(8(7))(8(d_6_0))(34(7))(34(d_6_0))(34(d_7_0))(35))(_dssslsensitivity 4))))
			(I2C_drive_sda_Process(_arch 12 0 334(_prcs (_trgt(19))(_sens(0)(5)(31)(35)(46(0))(46(1))(47(2))(47(3))(47(4))(36)(49(4)))(_dssslsensitivity 9))))
			(I2C_Write_Process(_arch 13 0 357(_prcs (_simple)(_trgt(40)(41))(_sens(0)(4)(31)(36)(46(3))(46(2))(47(0)))(_read(40)))))
			(I2C_Read_Process(_arch 14 0 384(_prcs (_trgt(33))(_sens(0)(3)(4)(31)(37)(49)(33)(46(4)))(_dssslsensitivity 6))))
			(I2C_WSM(_arch 15 0 410(_prcs (_trgt(47))(_sens(0)(31)(48)))))
			(I2C_WSM_Process(_arch 16 0 419(_prcs (_simple)(_trgt(48))(_sens(3)(5)(9)(36)(37)(38)(47)))))
			(I2C_RSM(_arch 17 0 469(_prcs (_trgt(49))(_sens(0)(31)(50)))))
			(I2C_RSM_Process(_arch 18 0 478(_prcs (_simple)(_trgt(50))(_sens(3)(5)(9)(36)(37)(39)(49)))))
			(I2C_MSM_Process(_arch 19 0 539(_prcs (_trgt(46))(_sens(0)(2)(6)(10)(25)(31)(32)(46)(27)(47(3)))(_dssslsensitivity 8))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_part (46(0))(46(1))(47(2))(47(3))(47(4))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018)
		(197122)
		(770)
		(515)
		(771)
		(131586)
		(33686018 131586)
	)
	(_model . I2C_Main_Behave 20 -1)
)
I 000058 55 5338          1492046212004 MPU_to_I2C_Behave
(_unit VHDL (mpu_to_i2c 0 55(mpu_to_i2c_behave 0 83))
	(_version vd0)
	(_time 1492046212005 2017.04.12 20:16:52)
	(_source (\./../../i2c_mpu_blk.vhd\))
	(_parameters tan)
	(_code bdedbce8e9ebeca8b8bea9e7bab8ebbbb4bebfbbbe)
	(_ent
		(_time 1492043709997)
	)
	(_object
		(_port (_int MPU_CLK -1 0 56(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 57(_ent(_in)(_event))))
		(_port (_int CS_L -1 0 58(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 59(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Addr_Bits 0 0 59(_ent(_in)(_event))))
		(_port (_int RW_L -1 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 61(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Read_Buffer 1 0 61(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 62(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Status_Reg 2 0 62(_ent(_in))))
		(_port (_int TBE_Set -1 0 66(_ent(_in)(_event))))
		(_port (_int RBF_Set -1 0 67(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 68(_ent(_in)(_event))))
		(_port (_int Go_Clear -1 0 69(_ent(_in)(_event))))
		(_port (_int Low_Address_Reg 1 0 70(_ent(_out))))
		(_port (_int Upper_Address_Reg 0 0 71(_ent(_out))))
		(_port (_int Byte_Count_Reg 1 0 72(_ent(_out))))
		(_port (_int Command_Reg 1 0 73(_ent(_out))))
		(_port (_int Trans_Buffer 1 0 76(_ent(_out))))
		(_port (_int Trans_Buffer_Empty -1 0 77(_ent(_out))))
		(_port (_int Read_Buffer_Full -1 0 78(_ent(_out))))
		(_port (_int Iack -1 0 79(_ent(_out))))
		(_port (_int DATA 1 0 80(_ent(_inout)(_event))))
		(_sig (_int tbe -1 0 84(_arch(_uni))))
		(_sig (_int rbf -1 0 85(_arch(_uni))))
		(_sig (_int write_pulse -1 0 87(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ns 3 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int transb 4 0 90(_arch(_uni))))
		(_sig (_int laddr 4 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 92(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int upaddr 5 0 92(_arch(_uni))))
		(_sig (_int bcnt 4 0 93(_arch(_uni))))
		(_sig (_int cmd 4 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 96(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int write 6 0 96(_arch(_string \"000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 97(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int low_addr 7 0 97(_arch(_string \"001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 98(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int up_addr 8 0 98(_arch(_string \"010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 99(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int command 9 0 99(_arch(_string \"100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 100(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int byte_cnt 10 0 100(_arch(_string \"101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 101(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int iack_st 11 0 101(_arch(_string \"110"\))))
		(_sig (_int temp_data 4 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1315 0 171(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int idle 12 0 171(_prcs 10(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1317 0 172(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int one 13 0 172(_prcs 10(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1319 0 173(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int two 14 0 173(_prcs 10(_string \"10"\))))
		(_prcs
			(line__108(_arch 0 0 108(_assignment (_alias((Trans_Buffer_Empty)(tbe)))(_simpleassign BUF)(_trgt(16))(_sens(20)))))
			(line__109(_arch 1 0 109(_assignment (_alias((Read_Buffer_Full)(rbf)))(_simpleassign BUF)(_trgt(17))(_sens(21)))))
			(line__110(_arch 2 0 110(_assignment (_trgt(19))(_sens(2)(4)(29)))))
			(line__111(_arch 3 0 111(_assignment (_alias((Trans_Buffer)(transb)))(_trgt(15))(_sens(24)))))
			(line__112(_arch 4 0 112(_assignment (_alias((Low_Address_Reg)(laddr)))(_trgt(11))(_sens(25)))))
			(line__113(_arch 5 0 113(_assignment (_alias((Upper_Address_Reg)(upaddr)))(_trgt(12))(_sens(26)))))
			(line__114(_arch 6 0 114(_assignment (_alias((Command_Reg)(cmd)))(_trgt(14))(_sens(28)))))
			(line__115(_arch 7 0 115(_assignment (_alias((Byte_Count_Reg)(bcnt)))(_trgt(13))(_sens(27)))))
			(tdata(_arch 8 0 117(_prcs (_simple)(_trgt(29))(_sens(3(2))(5)(6)(20)(21)))))
			(MPU(_arch 9 0 127(_prcs (_trgt(24)(25)(26)(27)(28(7))(28))(_sens(0)(1)(3)(10)(19)(22)(24)(25)(26)(27)(28))(_dssslsensitivity 6))))
			(pulse_write(_arch 10 0 169(_prcs (_trgt(22)(23))(_sens(0)(1)(2)(4)(23))(_dssslsensitivity 4))))
			(iack_set(_arch 11 0 208(_prcs (_trgt(18))(_sens(0)(1)(9)(2)(3)(4))(_dssslsensitivity 3))))
			(trans_buf_empty(_arch 12 0 221(_prcs (_trgt(20))(_sens(0)(1)(7)(2)(3)(4))(_dssslsensitivity 3))))
			(read_buf_full(_arch 13 0 234(_prcs (_trgt(21))(_sens(0)(1)(8)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036)
		(2)
		(131586)
		(33686018 33686018)
		(131843)
	)
	(_model . MPU_to_I2C_Behave 14 -1)
)
I 000062 55 344           1492046213096 $root 0000000000557 3
™U    ™U  @  -  ËŸuÕg}Œ¨≠ﬂ®†åò•Ô˘a';{Sø˛yœHw<Ò†Á˜˛»¬ãÄÂ#$X∫r±SæÁﬂk’ü˜C±¯uwMÜß®© ]"÷uán€ù	Ω Va[/’%6^˝∏=†b£ÛP7Õ“Û•≥àyˇ‰¨ô∫´™”©y©ıúˇÕ. {±Ìkm.oT}ÁD<Ë±	”ƒ∞≠]ΩˇB≠Ÿãw]õ¿6˚¬E∏¬Ójt·∞ˇ”z¬E5¡•…k‰d∑ΩﬁA‘çê¸mÿÔ˚¬’ÏN‡∏ó≈aﬁ{¢ÚÛ·J4ΩOS`ΩLß¬#ÖÖ∆˘Ô±§•Çl 	 A‡â…ﬂﬁ¢§-‹¨Kªü˜ VÑ√ÔÒo¨zJï°—∫5Ku¿îpØsÛqIó€√ÆÛ*±è≠>SÏ#ƒYÎéﬁÜåY”HŸ≤j‘llU™U™I 000048 55 10339         1492046213098 I2C_Top
(_unit VERILOG 6.3365.6.764 (I2C_Top 0 55(I2C_Top 0 55))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../i2c_top.v\ VERILOG (\./../../i2c_top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_code 7c7874782d292b692a78792e3a272d78757f7e787f792a)
	(_ent
		(_time 1492046212000)
	)
	(_parameters        accs         )
	(_object
		(_port (_int SDA ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int Clock ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset_L ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CS_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RW_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int INTR_L ~wire 0 58 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int A0 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A1 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A2 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 60 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int DATA ~[7:0]wire~ 0 60 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int Start_Enable ~wire 0 78 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Enable ~wire 0 79 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Start_Det_Bit ~wire 0 80 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Det_Bit ~wire 0 81 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1 ~wire 0 83 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_2 ~wire 0 84 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_3 ~wire 0 85 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1_out ~wire 0 87 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_2_out ~wire 0 88 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_3_out ~wire 0 89 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SCL_CK ~wire 0 91 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL_synch ~wire 0 93 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_synch ~wire 0 94 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[2:0]wire~ 0 95 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int Bit_Count ~[2:0]wire~ 0 95 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Enable ~wire 0 96 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Enable ~wire 0 97 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Flag ~wire 0 98 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Flag ~wire 0 99 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buf_Empty_Set ~wire 0 100 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buf_Full_Set ~wire 0 101 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Iack_Clear ~wire 0 102 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Go_Clear ~wire 0 103 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer_Empty ~wire 0 104 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer_Full ~wire 0 105 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int abits ~[2:0]wire~ 0 106 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA1 ~wire 0 108 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL1 ~wire 0 109 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wcsack ~wire 0 110 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rcsack ~wire 0 111 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Command_Reg ~[7:0]wire~ 0 113 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Status_Reg ~[7:0]wire~ 0 116 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer ~[7:0]wire~ 0 121 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer ~[7:0]wire~ 0 122 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Low_Address_Reg ~[7:0]wire~ 0 123 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Reg ~[7:0]wire~ 0 125 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_GO ~wire 0 128 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort ~wire 0 129 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Iack ~wire 0 130 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Mode ~wire 0 131 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Addr_Size ~wire 0 132 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int I2C_Recieve_IE ~wire 0 133 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Trans_IE ~wire 0 134 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Bus_Busy ~wire 0 137 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort_Ack ~wire 0 138 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Error ~wire 0 139 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Lost_Arb ~wire 0 140 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Done ~wire 0 141 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_RW_Bit ~wire 0 144 (_arch (_uni)))(_net)(_flags1))
		(_sig (_virtual \3 \ 0 223 (_uni ((41(d_7_5))(41(3))))))
		(_sig (_virtual \2 \ 0 220 (_uni ((46)(47)))))
		(_sig (_virtual \1 \ 0 187 (_uni ((53)(55)(54)(56)(57)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#151_0@ (_arch 0 0 151 (_prcs 0(_simple)(_trgt(46))(_sens(40(7)))
			)))
			(@ASSIGN#152_1@ (_arch 1 0 152 (_prcs 1(_simple)(_trgt(47))(_sens(40(6)))
			)))
			(@ASSIGN#153_2@ (_arch 2 0 153 (_prcs 2(_simple)(_trgt(49))(_sens(40(4)))
			)))
			(@ASSIGN#154_3@ (_arch 3 0 154 (_prcs 3(_simple)(_trgt(50))(_sens(40(2)))
			)))
			(@ASSIGN#155_4@ (_arch 4 0 155 (_prcs 4(_simple)(_trgt(52))(_sens(40(1)))
			)))
			(@ASSIGN#156_5@ (_arch 5 0 156 (_prcs 5(_simple)(_trgt(51))(_sens(40(0)))
			)))
			(@ASSIGN#157_6@ (_arch 6 0 157 (_prcs 6(_simple)(_trgt(58))(_sens(44(0)))
			)))
			(@ASSIGN#160_7@ (_arch 7 0 160 (_prcs 7(_simple)(_trgt(53))(_sens(41(7)))
			)))
			(@ASSIGN#161_8@ (_arch 8 0 161 (_prcs 8(_simple)(_trgt(54))(_sens(41(6)))
			)))
			(@ASSIGN#162_9@ (_arch 9 0 162 (_prcs 9(_simple)(_trgt(55))(_sens(41(5)))
			)))
			(@ASSIGN#163_10@ (_arch 10 0 163 (_prcs 10(_simple)(_trgt(56))(_sens(41(4)))
			)))
			(@ASSIGN#164_11@ (_arch 11 0 164 (_prcs 11(_simple)(_trgt(57))(_sens(41(3)))
			)))
			(@ASSIGN#167_12@ (_arch 12 0 167 (_prcs 12(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#168_13@ (_arch 13 0 168 (_prcs 13(_simple)(_trgt(37))(_sens(1))
			)))
			(@ASSIGN#174_14@ (_arch 14 0 174 (_prcs 14(_simple)(_trgt(1))(_sens(21))
			)))
			(@ASSIGN#176_15@ (_arch 15 0 176 (_prcs 15(_simple)(_trgt(0))(_sens(15)(16)(17))
			)))
			(@ASSIGN#178_16@ (_arch 16 0 178 (_prcs 16(_simple)(_trgt(35))(_sens(9)(8)(7))
			)))
		)
	)
	
	
	(_scope
	)
	(_inst MPU_to_I2C_1 0 180 (_ent . MPU_to_I2C)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((CS_L) (CS_L))
			((Addr_Bits) (abits))
			((RW_L) (RW_L))
			((Read_Buffer) (Read_Buffer))
			((Status_Reg) (\1 \))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Iack_Clear) (Iack_Clear))
			((Go_Clear) (Go_Clear))
			((Low_Address_Reg) (Low_Address_Reg))
			((Upper_Address_Reg) (_open))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Command_Reg) (Command_Reg))
			((Trans_Buffer) (Trans_Buffer))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Read_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((DATA) (DATA))
		)
	)
	(_inst I2C_Main_1 0 207 (_ent . I2C_Main)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
			((Trans_Buffer) (Trans_Buffer))
			((Low_Address_Reg) (Low_Address_Reg))
			((Lost_Arb) (I2C_Lost_Arb))
			((Start_Det) (Start_Det_Bit))
			((Stop_Det) (Stop_Det_Bit))
			((Command_Reg) (\2 \))
			((Status_Reg) (\3 \))
			((Read_Buffer) (Read_Buffer))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Start_EN) (Start_Enable))
			((Stop_EN) (Stop_Enable))
			((SDA_EN1) (SDA_EN_1))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Go_Clear) (Go_Clear))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
		)
	)
	(_inst Synch_1 0 240 (_ent . Synch_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL1))
			((SDA) (SDA1))
			((SCL_synch) (SCL_synch))
			((SDA_synch) (SDA_synch))
		)
	)
	(_inst I2C_Clock_Gen_1 0 250 (_ent . I2C_Clock_Generator)
		(_gen
			((_cnst \7\))
			((_cnst \162\))
			((_cnst \14\))
			((_cnst \325\))
		)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Mode) (I2C_Mode))
			((Abort) (I2C_Abort))
			((SCL_CK) (SCL_CK))
		)
		(_delay (7.000000)(162.000000))
	)
	(_inst Counter_Blk_1 0 263 (_ent . Counter_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((Abort) (Command_Reg(6)))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Go) (I2C_GO))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
		)
	)
	(_inst Arb_1 0 277 (_ent . Arbitrator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN1) (SDA_EN_1))
			((SDA_EN2) (SDA_EN_2))
			((SDA_EN3) (SDA_EN_3))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
			((Lost_ARB) (Status_Reg(4)))
		)
	)
	(_inst Int_Ctrl_1 0 290 (_ent . Int_Ctrl_Block)
		(_port
			((MPU_CLK) (Clock))
			((RST_L) (Reset_L))
			((abort) (I2C_Abort))
			((Trans_IE) (I2C_Trans_IE))
			((Recieve_IE) (I2C_Recieve_IE))
			((I2C_RW) (I2C_RW_Bit))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Recieve_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((Iack_Clear) (Iack_Clear))
			((INTR_L) (INTR_L))
		)
	)
	(_inst Start_Gen_1 0 304 (_ent . Start_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Start_Enable) (Start_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN2) (SDA_EN_2))
		)
	)
	(_inst Start_Det_1 0 313 (_ent . Start_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Start_Det) (Start_Det_Bit))
		)
	)
	(_inst Stop_Gen_1 0 321 (_ent . Stop_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Stop_Enable) (Stop_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN3) (SDA_EN_3))
		)
	)
	(_inst Stop_Det_1 0 330 (_ent . Stop_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Stop_Det) (Stop_Det_Bit))
		)
	)
	(_model . I2C_Top 18 -1)

)
I 000053 55 4229          1492046213100 beamforming2
(_unit VERILOG 6.3365.6.764 (beamforming2 0 1(beamforming2 0 1))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../beamforming2.v\ VERILOG (\./../../beamforming2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 7c7a7f7d2a2b296a202c6a267b7b7e7a287a757a29)
	(_ent
		(_time 1492046212000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 13 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 13 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 14 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 14 \30\ (_ent -1 (_cnst \30\))))
		(_type (_int ~vector~2 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int idle ~vector~2 0 15 \3'd000\ (_ent -1 (_cnst \3'd0\))))
		(_type (_int ~vector~3 0 16 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int fill ~vector~3 0 16 \3'd1\ (_ent -1 (_cnst \3'd1\))))
		(_type (_int ~vector~4 0 17 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_diff ~vector~4 0 17 \3'd2\ (_ent -1 (_cnst \3'd2\))))
		(_type (_int ~vector~5 0 18 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_add ~vector~5 0 18 \3'd3\ (_ent -1 (_cnst \3'd3\))))
		(_type (_int ~vector~6 0 19 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int done_state ~vector~6 0 19 \3'd4\ (_ent -1 (_cnst \3'd4\))))
		(_port (_int compute_clk ~wire 0 2 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  4)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trigger ~wire 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 7 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 8 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 8 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 9 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[3:0]reg~ 0 31 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int state ~[3:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~[3:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 32 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int index ~[5:0]reg~ 0 32 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:89]~ 0 34 (_array ~reg ((_to i 0 i 89)(_dto i 15 i 0)))))
		(_sig (_int right_data_storage ~[15:0]reg~[0:89]~ 0 34 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int left_data_storage ~[15:0]reg~[0:89]~ 0 35 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[30:0]reg~[0:29]~ 0 36 (_array ~reg ((_to i 0 i 29)(_dto i 30 i 0)))))
		(_sig (_int difference ~[30:0]reg~[0:29]~ 0 36 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[50:0]reg~ 0 37 (_array ~reg ((_dto i 50 i 0)))))
		(_sig (_int sum ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sum_temp ~[50:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 39 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int inner_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int inner_loop2 ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int outer_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int i ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int j ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#42_0@ (_arch 0 0 42 (_prcs 0(_trgt(9))(_read)(_sens(7)(4)(8))
				(_need_init)
			)))
			(@ALWAYS#67_1@ (_arch 1 0 67 (_prcs 1(_trgt(8))(_read(1)(5)(9))
				(_need_init)
			)))
			(@ALWAYS#77,105_2@ (_arch 2 0 77 (_prcs 2(_trgt(6)(19)(12)(11)(12(0))(11(0))(7)(10)(16)(18)(13)(14)(15)(17))(_read(1)(5)(8)(19)(2)(3)(12)(11)(16)(18)(17)(13)(15)(14))
				(_need_init)
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 4 (_virtual))))
		)
	)
	
	
	(_model . beamforming2 5 -1)

)
I 000055 55 2047          1492046213102 classification
(_unit VERILOG 6.3365.6.764 (classification 0 1(classification 0 1))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../clasification.v\ VERILOG (\./../../clasification.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code 7c7a7e7d7c2b296b7e2a6f26247a7a7a757a7f7a7d)
	(_ent
		(_time 1492046212000)
	)
	(_parameters        accs         )
	(_object
		(_type (_int ~[5:0]wire~ 0 3 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int zcr_count_left ~[5:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int zcr_valid_left ~wire 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[30:0]wire~ 0 6 (_array ~wire ((_dto i 30 i 0)))))
		(_port (_int ste_left ~[30:0]wire~ 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ste_left_valid ~wire 0 7 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 9 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int subMean_left_out ~[15:0]wire~ 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int subMean_left_valid ~wire 0 10 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 12 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 13 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int zcr_active ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ste_active ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int submean_active ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#20_0@ (_arch 0 0 20 (_prcs 0(_simple)(_trgt(8))(_sens(0)(1))
			)))
			(@ASSIGN#21_1@ (_arch 1 0 21 (_prcs 1(_simple)(_trgt(9))(_sens(2)(3))
			)))
			(@ASSIGN#22_2@ (_arch 2 0 22 (_prcs 2(_simple)(_trgt(10))(_sens(4)(5))
			)))
			(@ASSIGN#23_3@ (_arch 3 0 23 (_prcs 3(_alias ((glass)(zcr_active)(ste_active)(submean_active)))(_simple)(_trgt(6))(_sens(8)(9)(10))
			)))
			(@ASSIGN#24_4@ (_arch 4 0 24 (_prcs 4(_alias ((shout)(glass)))(_simple)(_trgt(7))(_sens(6))
			)))
		)
	)
	
	
	(_model . classification 6 -1)

)
I 000056 55 1179          1492046213104 rising_edge_det
(_unit VERILOG 6.3365.6.764 (rising_edge_det 0 1(rising_edge_det 0 1))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../rising_edge_det.v\ VERILOG (\./../../rising_edge_det.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 8c8b8f82d6dadb9a848fc9d6da89da8a898a888a8b)
	(_ent
		(_time 1492046212000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_port (_int clk ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int reset ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int din ~wire 0 1 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pe ~reg 0 1 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int temp ~reg 0 6 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#8_0@ (_arch 0 0 8 (_prcs 0(_trgt(4))(_sens(0)(1)(2))(_dssslclk(0))
			)))
			(@ALWAYS#15_1@ (_arch 1 0 15 (_prcs 1(_trgt(3))(_sens(0)(1)(4)(2))(_dssslclk(0))
			)))
		)
	)
	
	
	(_model . rising_edge_det 3 -1)

)
I 000053 55 4397          1492046213106 fifo_submean
(_unit VERILOG 6.3365.6.764 (fifo_submean 0 8(fifo_submean 0 8))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../fifo_submean.v\ VERILOG (\./../../fifo_submean.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 8c8a8b82d6dbde9ad9dbcad7de8b898a8e8ad88a89)
	(_ent
		(_time 1492046212000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Data ~[14:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[14:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_submean_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_submean_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_submean_0_0.AFPOINTER1 (_string \V"0b00000010010000"\) (_source 0 34))
		(_toward 0 fifo_submean_0_0.AFPOINTER (_string \V"0b00000010100000"\) (_source 0 35))
		(_toward 0 fifo_submean_0_0.AEPOINTER1 (_string \V"0b00000010110000"\) (_source 0 36))
		(_toward 0 fifo_submean_0_0.AEPOINTER (_string \V"0b00000010100000"\) (_source 0 37))
		(_toward 0 fifo_submean_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_submean_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_submean_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_submean_0_0.REGMODE (_string \V"OUTREG"\) (_source 0 41))
		(_toward 0 fifo_submean_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_submean_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_submean_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (scuba_vlo))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (_open))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_submean 3 -1)

)
I 000049 55 3373          1492046213108 submean2
(_unit VERILOG 6.3365.6.764 (submean2 0 1(submean2 0 1))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../submean2.v\ VERILOG (\./../../submean2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 8c8b8e83dadbda9adb8d99d6dc8ad98f8e8b8f8b89)
	(_ent
		(_time 1492046212000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 10 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 11 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  3)))))
		(_port (_int data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 6 (_array ~reg ((_range  4)))))
		(_port (_int subMean_out ~[DATA_WIDTH-1:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int subMean_valid ~wire 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int Full ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Rd_En ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 21 (_array ~reg ((_range  5)(_dto i 15 i 0)))))
		(_sig (_int subMean_window ~[15:0]reg~[0:window_size-1]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[19:0]reg~ 0 22 (_array ~reg ((_dto i 19 i 0)))))
		(_sig (_int sum ~[19:0]reg~ 0 22 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~ 0 23 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int avg ~[15:0]reg~ 0 23 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[4:0]reg~ 0 24 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int window_init_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int window_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 25 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 25 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[14:0]wire~ 0 26 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int fifo_out ~[14:0]wire~ 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#33_0@ (_arch 0 0 33 (_prcs 0(_alias ((subMean_valid)(Rd_En)))(_simple)(_trgt(4))(_sens(6))
			)))
			(@ALWAYS#35_1@ (_arch 1 0 35 (_prcs 1(_trgt(8)(9)(3))(_read(0)(2)(6)(8)(1(d_14_0))(13)(9))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst f1 0 28 (_ent . fifo_submean)
		(_port
			((Data) (data_in(d_14_0)))
			((WrClock) (clk))
			((RdClock) (clk))
			((WrEn) (\1 \))
			((RdEn) (Rd_En))
			((Reset) (reset))
			((RPReset) (_open))
			((Q) (fifo_out))
			((Empty) (_open))
			((Full) (Full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst r1 0 31 (_ent . rising_edge_det)
		(_port
			((clk) (clk))
			((reset) (reset))
			((din) (Full))
			((pe) (Rd_En))
		)
	)
	(_model . submean2 6 -1)

)
I 000048 55 9625          1492046213110 squares
(_unit VERILOG 6.3365.6.764 (squares 0 8(squares 0 8))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../squares.v\ VERILOG (\./../../squares.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 8c8b8e83dedadd9adf889ed6d88b8f8b8f8b8d8b89)
	(_ent
		(_time 1492046212000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[6:0]wire~ 0 8 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int Address ~[6:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClockEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Q ~[14:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int qdataout14_ffin ~wire 0 15 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout13_ffin ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout12_ffin ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout11_ffin ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout10_ffin ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout9_ffin ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout8_ffin ~wire 0 21 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout7_ffin ~wire 0 22 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout6_ffin ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout5_ffin ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout4_ffin ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout3_ffin ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout2_ffin ~wire 0 27 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout1_ffin ~wire 0 28 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout0_ffin ~wire 0 29 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
	)
	
	
	(_defparam
		(_toward 0 mem_0_14.initval (_cnst \128'h80000000000000000000000000000000\) (_source 0 91))
		(_toward 0 mem_0_13.initval (_cnst \128'h7FFFFFFFFC0000000000000000000000\) (_source 0 96))
		(_toward 0 mem_0_12.initval (_cnst \128'h7FFFC00003FFFFFF8000000000000000\) (_source 0 101))
		(_toward 0 mem_0_11.initval (_cnst \128'h7F803FE003FFC0007FFFE00000000000\) (_source 0 106))
		(_toward 0 mem_0_10.initval (_cnst \128'h78783C1F83F03F807F801FFF80000000\) (_source 0 111))
		(_toward 0 mem_0_9.initval (_cnst \128'h6666339C638E3878787C1F807FC00000\) (_source 0 116))
		(_toward 0 mem_0_8.initval (_cnst \128'h5555AB5A5A49B66666639C78783F8000\) (_source 0 121))
		(_toward 0 mem_0_7.initval (_cnst \128'h0F0E33336D2D55555A5B6666387800\) (_source 0 126))
		(_toward 0 mem_0_6.initval (_cnst \128'h0F332D555A6678000F332D555A66780\) (_source 0 131))
		(_toward 0 mem_0_5.initval (_cnst \128'h03355660033556600335566003355660\) (_source 0 136))
		(_toward 0 mem_0_4.initval (_cnst \128'h0D580D580D580D580D580D580D580D58\) (_source 0 141))
		(_toward 0 mem_0_3.initval (_cnst \128'h14141414141414141414141414141414\) (_source 0 146))
		(_toward 0 mem_0_2.initval (_cnst \128'h22222222222222222222222222222222\) (_source 0 151))
		(_toward 0 mem_0_1.initval (_cnst \128'h0\) (_source 0 156))
		(_toward 0 mem_0_0.initval (_cnst \128'h55555555555555555555555555555555\) (_source 0 161))
	)
	(_scope
	)
	(_inst FF_14 0 31 (_ent . FD1P3DX)
		(_port
			((D) (qdataout14_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(14)))
		)
	)
	(_inst FF_13 0 35 (_ent . FD1P3DX)
		(_port
			((D) (qdataout13_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(13)))
		)
	)
	(_inst FF_12 0 39 (_ent . FD1P3DX)
		(_port
			((D) (qdataout12_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(12)))
		)
	)
	(_inst FF_11 0 43 (_ent . FD1P3DX)
		(_port
			((D) (qdataout11_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(11)))
		)
	)
	(_inst FF_10 0 47 (_ent . FD1P3DX)
		(_port
			((D) (qdataout10_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(10)))
		)
	)
	(_inst FF_9 0 51 (_ent . FD1P3DX)
		(_port
			((D) (qdataout9_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(9)))
		)
	)
	(_inst FF_8 0 55 (_ent . FD1P3DX)
		(_port
			((D) (qdataout8_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(8)))
		)
	)
	(_inst FF_7 0 59 (_ent . FD1P3DX)
		(_port
			((D) (qdataout7_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(7)))
		)
	)
	(_inst FF_6 0 63 (_ent . FD1P3DX)
		(_port
			((D) (qdataout6_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(6)))
		)
	)
	(_inst FF_5 0 67 (_ent . FD1P3DX)
		(_port
			((D) (qdataout5_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(5)))
		)
	)
	(_inst FF_4 0 71 (_ent . FD1P3DX)
		(_port
			((D) (qdataout4_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(4)))
		)
	)
	(_inst FF_3 0 75 (_ent . FD1P3DX)
		(_port
			((D) (qdataout3_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(3)))
		)
	)
	(_inst FF_2 0 79 (_ent . FD1P3DX)
		(_port
			((D) (qdataout2_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(2)))
		)
	)
	(_inst FF_1 0 83 (_ent . FD1P3DX)
		(_port
			((D) (qdataout1_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(1)))
		)
	)
	(_inst FF_0 0 87 (_ent . FD1P3DX)
		(_port
			((D) (qdataout0_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(0)))
		)
	)
	(_inst mem_0_14 0 92 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout14_ffin))
		)
	)
	(_inst mem_0_13 0 97 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout13_ffin))
		)
	)
	(_inst mem_0_12 0 102 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout12_ffin))
		)
	)
	(_inst mem_0_11 0 107 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout11_ffin))
		)
	)
	(_inst mem_0_10 0 112 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout10_ffin))
		)
	)
	(_inst mem_0_9 0 117 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout9_ffin))
		)
	)
	(_inst mem_0_8 0 122 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout8_ffin))
		)
	)
	(_inst mem_0_7 0 127 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout7_ffin))
		)
	)
	(_inst mem_0_6 0 132 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout6_ffin))
		)
	)
	(_inst mem_0_5 0 137 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout5_ffin))
		)
	)
	(_inst mem_0_4 0 142 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout4_ffin))
		)
	)
	(_inst mem_0_3 0 147 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout3_ffin))
		)
	)
	(_inst mem_0_2 0 152 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout2_ffin))
		)
	)
	(_inst mem_0_1 0 157 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout1_ffin))
		)
	)
	(_inst mem_0_0 0 162 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout0_ffin))
		)
	)
	(_model . squares 1 -1)

)
I 000044 55 2480          1492046213112 ste
(_unit VERILOG 6.3365.6.764 (ste 0 1(ste 0 1))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../ste.v\ VERILOG (\./../../ste.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 9c9b9e92cbcbcd8b9b9d88c6c89b9f9b989a999b9f)
	(_ent
		(_time 1492046212000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 8 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 8 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 9 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[30:0]reg~ 0 5 (_array ~reg ((_dto i 30 i 0)))))
		(_port (_int ste ~[30:0]reg~ 0 5 (_arch (_out)))(_reg)(_flags2))
		(_port (_int ste_valid ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[14:0]wire~ 0 17 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int square ~[14:0]wire~ 0 17 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[6:0]reg~ 0 18 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 19 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int ste_window ~[15:0]reg~[0:window_size-1]~ 0 19 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 20 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 20 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int sum ~[30:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#23,48,60_0@ (_arch 0 0 23 (_prcs 0(_trgt(6)(3)(4)(8)(7)(9))(_read(0)(2)(6)(9)(8)(1)(5))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst sq1 0 58 (_ent . squares)
		(_port
			((Address) (data(d_14_8)))
			((OutClock) (clk))
			((OutClockEn) (\1 \))
			((Reset) (reset))
			((Q) (square))
		)
	)
	(_model . ste 6 -1)

)
I 000044 55 2302          1492046213114 zcr
(_unit VERILOG 6.3365.6.764 (zcr 0 1(zcr 0 1))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../zcr.v\ VERILOG (\./../../zcr.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 9c9bcc93cccaca8bc9cb8fc7cf9bcd9a9f9b9e9bcd)
	(_ent
		(_time 1492046212000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[5:0]reg~ 0 6 (_array ~reg ((_dto i 5 i 0)))))
		(_port (_int zcr_count ~[5:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int zcr_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int zcr_count_temp ~[5:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int current ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int not_previous ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 21 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 22 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int zcr_window ~[15:0]reg~[0:window_size-1]~ 0 22 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int clear ~reg 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 24 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 24 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#26,49,61_0@ (_arch 0 0 26 (_prcs 0(_trgt(8)(4)(3)(11)(9)(5)(6)(7))(_read(0)(2)(8)(5)(11)(1)(9)(6)(7))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . zcr 6 -1)

)
I 000050 55 4335          1492046213116 fifo_left
(_unit VERILOG 6.3365.6.764 (fifo_left 0 8(fifo_left 0 8))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../fifo_left.v\ VERILOG (\./../../fifo_left.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code abadacfcf0fcf9bdfefcedf1a9adaeadadacafadad)
	(_ent
		(_time 1492046212000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_left_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_left_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_left_0_0.AFPOINTER1 (_string \V"0b00000011010000"\) (_source 0 34))
		(_toward 0 fifo_left_0_0.AFPOINTER (_string \V"0b00000011100000"\) (_source 0 35))
		(_toward 0 fifo_left_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_left_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_left_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_left_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_left_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_left_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_left_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_left_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_left_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_left 3 -1)

)
I 000051 55 4355          1492046213118 fifo_right
(_unit VERILOG 6.3365.6.764 (fifo_right 0 8(fifo_right 0 8))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../fifo_right.v\ VERILOG (\./../../fifo_right.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code abadacfcf0fcf9bdfefcedf0f8ada2adacada3acaf)
	(_ent
		(_time 1492046212000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_right_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_right_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_right_0_0.AFPOINTER1 (_string \V"0b00000011110000"\) (_source 0 34))
		(_toward 0 fifo_right_0_0.AFPOINTER (_string \V"0b00000100000000"\) (_source 0 35))
		(_toward 0 fifo_right_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_right_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_right_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_right_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_right_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_right_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_right_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_right_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_right_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_right 3 -1)

)
I 000056 55 4455          1492046213120 fifo_horizontal
(_unit VERILOG 6.3365.6.764 (fifo_horizontal 0 8(fifo_horizontal 0 8))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../fifo_horizontal.v\ VERILOG (\./../../fifo_horizontal.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code abadacfcf0fcf9bdfefcedf1f2adfdaca9ada2acfa)
	(_ent
		(_time 1492046212000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER1 (_string \V"0b00000011100000"\) (_source 0 34))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER (_string \V"0b00000011110000"\) (_source 0 35))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_horizontal_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_horizontal_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_horizontal_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_horizontal_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_horizontal_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_horizontal 3 -1)

)
I 000047 55 4474          1492046213122 i2s_rx
(_unit VERILOG 6.3365.6.764 (i2s_rx 0 9(i2s_rx 0 9))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_code abada3f9fbfdfcbeacffb9f0f2ada2a8a9aca8aefd)
	(_ent
		(_time 1492046212000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 11 \16\ (_ent -1 (_cnst \16\))))
		(_port (_int i_sys_rst ~wire 0 13 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sck ~wire 0 15 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_ws ~wire 0 16 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int i_sd ~wire 0 17 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 19 (_array ~wire ((_range  14)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 19 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 20 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_left_vld ~wire 0 21 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_vld ~wire 0 22 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int ws_i ~reg 0 39 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 40 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_vld_i ~reg 0 41 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_i ~reg 0 42 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 43 (_array ~reg ((_range  15)))))
		(_sig (_int left_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 43 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 44 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_vld_reg_i ~reg 0 45 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_reg_i ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_pulse_i ~wire 0 48 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_vld ~wire 0 49 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_vld ~wire 0 50 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int d1_right_vld ~reg 0 52 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_right_vld ~reg 0 53 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int d1_left_vld ~reg 0 54 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_left_vld ~reg 0 55 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 56 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 57 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 58 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 59 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_i ~reg 0 60 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#64,82,93,152,161_0@ (_arch 0 0 64 (_prcs 0(_trgt(8)(9)(27)(12)(13)(10)(11)(21)(22)(19)(20))(_read(1)(0)(2)(8)(3)(9)(12(_range 16))(27)(13(_range 17))(16)(10)(11)(17)(21)(18)(19))
				(_need_init)
			)))
			(@ASSIGN#79_1@ (_arch 1 0 79 (_prcs 1(_simple)(_trgt(16))(_sens(8)(9))
			)))
			(@ALWAYS#111_2@ (_arch 2 0 111 (_prcs 4(_trgt(14)(15))(_sens(1)(0)(10)(11))(_dssslclk(1))
			)))
			(@ALWAYS#124_3@ (_arch 3 0 124 (_prcs 5(_trgt(23))(_sens(1)(0)(12))(_dssslclk(1))
			)))
			(@ALWAYS#131_4@ (_arch 4 0 131 (_prcs 6(_trgt(25))(_sens(1)(0)(23))(_dssslclk(1))
			)))
			(@ALWAYS#138_5@ (_arch 5 0 138 (_prcs 7(_trgt(24))(_sens(1)(0)(13))(_dssslclk(1))
			)))
			(@ALWAYS#145_6@ (_arch 6 0 145 (_prcs 8(_trgt(26))(_sens(1)(0)(24))(_dssslclk(1))
			)))
			(@ASSIGN#171_7@ (_arch 7 0 171 (_prcs 11(_simple)(_trgt(4))(_sens(25))
			)))
			(@ASSIGN#172_8@ (_arch 8 0 172 (_prcs 12(_simple)(_trgt(5))(_sens(26))
			)))
			(@ASSIGN#174_9@ (_arch 9 0 174 (_prcs 13(_alias ((o_left_vld)(d2_left_vld)))(_simple)(_trgt(6))(_sens(22))
			)))
			(@ASSIGN#175_10@ (_arch 10 0 175 (_prcs 14(_alias ((o_right_vld)(d2_right_vld)))(_simple)(_trgt(7))(_sens(20))
			)))
			(@ASSIGN#177_11@ (_arch 11 0 177 (_prcs 15(_simple)(_trgt(17))(_sens(10)(14))
			)))
			(@ASSIGN#178_12@ (_arch 12 0 178 (_prcs 16(_simple)(_trgt(18))(_sens(11)(15))
			)))
			(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 17 (_virtual))))
		)
	)
	
	
	(_model . i2s_rx 25 -1)

)
I 000055 55 2091          1492046213124 I2S_Controller
(_unit VERILOG 6.3365.6.764 (I2S_Controller 0 1(I2S_Controller 0 1))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code bbbfb3eaebefecaee8bca8e1bcbdeebcbfbcb9bded)
	(_ent
		(_time 1492046212000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 15 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int o_ws ~reg 0 5 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 6 (_array ~wire ((_range  2)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_left_vld ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_vld ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]reg~ 0 28 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int count ~[4:0]reg~ 0 28 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#48_0@ (_arch 0 0 48 (_prcs 0(_trgt(8)(3))(_read(2)(0)(8)(3))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 1 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst i2s_rx_inst 0 66 (_ent . i2s_rx)
		(_gen
			((DATA_WIDTH) (DATA_WIDTH))
		)
		(_port
			((i_sys_rst) (rst))
			((i_sck) (o_sck))
			((i_ws) (o_ws))
			((i_sd) (i_sd))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_model . I2S_Controller 3 -1)

)
I 000045 55 6123          1492046213126 pll2
(_unit VERILOG 6.3365.6.764 (pll2 0 8(pll2 0 8))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../pll2.v\ VERILOG (\./../../pll2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code bbbcbaefbaecbca8bfbdabe1b9bde8b8b9bcbbbde8)
	(_ent
		(_time 1492046212000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \15\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \95\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \15\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \16\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \96\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \16\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll2 4 -1)

)
I 000048 55 1737          1492046213128 clk_div
(_unit VERILOG 6.3365.6.764 (clk_div 0 1(clk_div 0 1))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../clkdiv.v\ VERILOG (\./../../clkdiv.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code bbbdb9efbaecbdaeefb8afe1e3bcbdbdb8bde8bde9)
	(_ent
		(_time 1492046212000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 3 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WIDTH ~vector~0 0 3 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~1 0 5 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N ~vector~1 0 5 \4\ (_ent -1 (_cnst \4\))))
		(_port (_int clk ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int clk_out ~wire 0 6 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[WIDTH-1:0]reg~ 0 12 (_array ~reg ((_range  4)))))
		(_sig (_int r_reg ~[WIDTH-1:0]reg~ 0 12 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[WIDTH-1:0]wire~ 0 13 (_array ~wire ((_range  5)))))
		(_sig (_int r_nxt ~[WIDTH-1:0]wire~ 0 13 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int clk_track ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(3)(5))(_read(0)(1)(4)(5))
				(_need_init)
			)))
			(@ASSIGN#35_1@ (_arch 1 0 35 (_prcs 1(_simple)(_trgt(4))(_sens(3))
			)))
			(@ASSIGN#36_2@ (_arch 2 0 36 (_prcs 2(_alias ((clk_out)(clk_track)))(_simple)(_trgt(2))(_sens(5))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . clk_div 6 -1)

)
I 000045 55 6123          1492046213130 pll1
(_unit VERILOG 6.3365.6.764 (pll1 0 8(pll1 0 8))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../pll1.v\ VERILOG (\./../../pll1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code bbbcbaefbaecbca8bcbdabe1b9bde8b8babcbbbde8)
	(_ent
		(_time 1492046212000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \0\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \103\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \12\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \1\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \104\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \13\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll1 4 -1)

)
I 000044 55 11194         1492046213132 top
(_unit VERILOG 6.3365.6.764 (top 0 1(top 0 1))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../top.v\ VERILOG (\./../../top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_code bbbcbeefbfedefacecb4fde0eabcbfbdedbcbbbcbf)
	(_ent
		(_time 1492046212000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 21 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 21 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst_n ~wire 0 1 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mclk ~wire 0 2 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws ~wire 0 5 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 6 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int horizontal_out ~[15:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int vertical_out ~[15:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mclk2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd2 ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck2 ~wire 0 10 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws2 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int SDA ~wire 0 12 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 13 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 15 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int beam_forming_valid ~wire 0 16 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trigger ~wire 0 17 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int subMean_left_out ~[15:0]wire~ 0 40 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[5:0]wire~ 0 42 (_array ~wire ((_dto i 5 i 0)))))
		(_sig (_int zcr_count_right ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_count_left ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int zcr_valid_right ~wire 0 43 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_valid_left ~wire 0 43 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fpga_clk ~wire 0 44 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fifo_in1 ~[15:0]wire~ 0 45 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[31:0]wire~ 0 46 (_array ~wire ((_dto i 31 i 0)))))
		(_sig (_int fifo_in2 ~[31:0]wire~ 0 46 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wr_en ~wire 0 47 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wr_en2 ~wire 0 47 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_right_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_left_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[30:0]wire~ 0 52 (_array ~wire ((_dto i 30 i 0)))))
		(_sig (_int ste_left ~[30:0]wire~ 0 52 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst ~wire 0 53 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sys_rst ~wire 0 54 (_arch (_uni)))(_net implicit)(_flags1))
		(_type (_int ~[7:0]wire~ 0 59 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int DATA ~[7:0]wire~ 0 59 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_right_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_left_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_vld ~wire 0 71 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld ~wire 0 72 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int osc_clk ~wire 0 78 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rvl_clk ~wire 0 86 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock ~wire 0 87 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int compute_clk ~wire 0 98 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock2 ~wire 0 99 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_left_vld2 ~wire 0 108 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld2 ~wire 0 109 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_empty ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_full ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int almost_full ~wire 0 125 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_empty ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_full ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int ste_left_valid ~wire 0 151 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int subMean_left_valid ~wire 0 159 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rd_en1 ~wire 0 184 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int led_pattern ~wire 0 185 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int Clock ~wire 0 192 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int CS_L ~wire 0 194 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int RW_L ~wire 0 195 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int INTR_L ~wire 0 196 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A0 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A1 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A2 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \3 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \4 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \5 \ ~wire -1 184 (_int (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#184_0@ (_int 0 0 184 (_prcs 0(_alias ((\5 \)(i_sys_rst)(rd_en1)))(_simple)(_trgt(70))(_sens(37)(57))
			)))
			(@ASSIGN#54_1@ (_arch 1 0 54 (_prcs 1(_simple)(_trgt(37))(_sens(36)(45)(47))
			)))
			(@ASSIGN#55_2@ (_arch 2 0 55 (_prcs 2(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#113_3@ (_arch 3 0 113 (_prcs 3(_simple)(_trgt(33))(_sens(27))
			)))
			(@ASSIGN#114_4@ (_arch 4 0 114 (_prcs 4(_simple)(_trgt(34))(_sens(28))
			)))
			(@ASSIGN#115_5@ (_arch 5 0 115 (_prcs 5(_simple)(_trgt(23))(_sens(27(d_31_16)))
			)))
			(@ASSIGN#116_6@ (_arch 6 0 116 (_prcs 6(_simple)(_trgt(31))(_sens(29))
			)))
			(@ASSIGN#117_7@ (_arch 7 0 117 (_prcs 7(_simple)(_trgt(32))(_sens(30))
			)))
			(@ASSIGN#120_8@ (_arch 8 0 120 (_prcs 8(_simple)(_trgt(25))(_sens(42))
			)))
			(@ASSIGN#121_9@ (_arch 9 0 121 (_prcs 9(_simple)(_trgt(25))(_sens(48)(49))
			)))
			(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 10 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 OSCH_inst.NOM_FREQ (_string \V"16.63"\) (_source 0 76))
	)
	(_scope
	)
	(_inst port1 0 64 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_inst OSCH_inst 0 77 (_ent . OSCH)
		(_port
			((STDBY) (\1 \))
			((OSC) (osc_clk))
			((SEDSTDBY) (_open))
		)
	)
	(_inst my_pll1 0 81 (_ent . pll1)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (fpga_clk))
			((CLKOS) (mclk))
			((CLKOS2) (rvl_clk))
			((LOCK) (lock))
		)
	)
	(_inst div8 0 90 (_ent . clk_div)
		(_port
			((clk) (mclk))
			((reset) (i_sys_rst))
			((clk_out) (o_sck))
		)
	)
	(_inst my_pll2 0 93 (_ent . pll2)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (mclk2))
			((CLKOS) (o_sck2))
			((CLKOS2) (compute_clk))
			((LOCK) (lock2))
		)
	)
	(_inst port2 0 101 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd2))
			((o_sck) (o_sck2))
			((o_ws) (o_ws2))
			((o_left_data) (o_left_data2))
			((o_right_data) (o_right_data2))
			((o_left_vld) (o_left_vld2))
			((o_right_vld) (o_right_vld2))
		)
	)
	(_inst horizontal_port 0 123 (_ent . fifo_horizontal)
		(_port
			((Data) (fifo_in1))
			((WrClock) (o_sck))
			((RdClock) (o_ws))
			((WrEn) (wr_en))
			((RdEn) (\2 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (horizontal_out))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (almost_full))
		)
	)
	(_inst vertical_right 0 129 (_ent . fifo_right)
		(_port
			((Data) (o_right_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_right_vld2))
			((RdEn) (\3 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_right_data2))
			((Empty) (right_empty))
			((Full) (right_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst vertical_left 0 132 (_ent . fifo_left)
		(_port
			((Data) (o_left_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_left_vld2))
			((RdEn) (\4 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_left_data2))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst zcr1 0 138 (_ent . zcr)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((zcr_count) (zcr_count_left))
			((zcr_valid) (zcr_valid_left))
		)
	)
	(_inst ste1 0 146 (_ent . ste)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((ste) (ste_left))
			((ste_valid) (ste_left_valid))
		)
	)
	(_inst subMean1 0 154 (_ent . submean2)
		(_port
			((clk) (o_ws))
			((data_in) (horizontal_out))
			((reset) (i_sys_rst))
			((subMean_out) (subMean_left_out))
			((subMean_valid) (subMean_left_valid))
		)
	)
	(_inst class1 0 163 (_ent . classification)
		(_port
			((zcr_count_left) (zcr_count_left))
			((zcr_valid_left) (zcr_valid_left))
			((ste_left) (ste_left))
			((ste_left_valid) (ste_left_valid))
			((subMean_left_out) (subMean_left_out))
			((subMean_left_valid) (subMean_left_valid))
			((glass) (glass))
			((shout) (shout))
		)
	)
	(_inst beam_forming 0 178 (_ent . beamforming2)
		(_port
			((trigger) (trigger))
			((compute_clk) (compute_clk))
			((clk) (o_ws2))
			((left_data_in) (out_left_data2))
			((right_data_in) (out_right_data2))
			((reset) (\5 \))
			((led_pattern) (led_pattern))
			((beam_forming_valid) (beam_forming_valid))
		)
	)
	(_inst i2c1 0 189 (_ent . I2C_Top)
		(_port
			((SDA) (SDA))
			((SCL) (SCL))
			((Clock) (Clock))
			((Reset_L) (i_sys_rst))
			((CS_L) (CS_L))
			((RW_L) (RW_L))
			((INTR_L) (INTR_L))
			((A0) (A0))
			((A1) (A1))
			((A2) (A2))
			((DATA) (DATA))
		)
	)
	(_model . top 11 -1)

)
I 000058 55 6378          1492046213134 I2S_Controller_tb
(_unit VERILOG 6.3365.6.764 (I2S_Controller_tb 0 5(I2S_Controller_tb 0 5))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../my_tb.v\ VERILOG (\./../../my_tb.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_code cacec29a999e9ddf9ccfc8cf8c90cecdcecdc8cc9ccc99)
	(_ent
		(_time 1492046212000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 12 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 12 \32\ (_ent -1 (_cnst \32\))))
		(_sig (_int rst_n ~reg 0 43 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck ~wire 0 44 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws ~wire 0 45 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck2 ~wire 0 48 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws2 ~wire 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd2 ~reg 0 50 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 54 (_array ~wire ((_range  15)))))
		(_sig (_int horizontal_out ~[DATA_WIDTH-1:0]wire~ 0 54 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:20]~ 0 57 (_array ~reg ((_to i 0 i 20)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem ~[15:0]reg~[0:20]~ 0 57 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:4005]~ 0 58 (_array ~reg ((_to i 0 i 4005)(_dto i 15 i 0)))))
		(_sig (_int input_right_mem ~[15:0]reg~[0:4005]~ 0 58 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:90]~ 0 60 (_array ~reg ((_to i 0 i 90)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem2 ~[15:0]reg~[0:90]~ 0 60 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int input_right_mem2 ~[15:0]reg~[0:90]~ 0 61 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int i_sys_rst ~wire 0 65 (_arch (_uni)))(_net implicit)(_nonbaction)(_noforceassign))
		(_type (_int ~[31:0]reg~ 0 70 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int input_left_data_array ~[31:0]reg~ 0 70 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array ~[31:0]reg~ 0 71 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_left_data_array2 ~[31:0]reg~ 0 72 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array2 ~[31:0]reg~ 0 73 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 74 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int count ~[6:0]reg~ 0 74 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int count2 ~[6:0]reg~ 0 75 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sd_right_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sd_right_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 81 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int count_left ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_left2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int trigger ~reg 0 83 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_downward 0 DUT i_sys_rst)(_flags1))
		(_subprogram
			(_func \$readmemh\)

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#65_0@ (_arch 0 0 65 (_prcs 0(_simple)(_trgt(12))(_sens(38))
			)))
			(@INITIAL#84_1@ (_arch 1 0 84 (_prcs 1(_trgt(9)(8))
			)))
			(@INITIAL#89_2@ (_arch 2 0 89 (_prcs 2(_trgt(11)(10))
			)))
			(@INITIAL#97_3@ (_arch 3 0 97 (_prcs 3(_trgt(0)(31)(32))
			)))
			(@INITIAL#105_4@ (_arch 4 0 105 (_prcs 4(_trgt(33)(34))
			)))
			(@ALWAYS#111_5@ (_arch 5 0 111 (_prcs 5(_trgt(32)(14)(31)(13))(_read(32)(9)(31)(8))(_sens(2))
				(_need_init)
			)))
			(@ALWAYS#142_6@ (_arch 6 0 142 (_prcs 6(_trgt(34)(16)(33)(15))(_read(34)(11)(33)(10))(_sens(5))
				(_need_init)
			)))
			(@INITIAL#176_7@ (_arch 7 0 176 (_prcs 7(_trgt(35))
			)))
			(@ALWAYS#182,210,237_8@ (_arch 8 0 182 (_prcs 8(_trgt(17)(23)(24))(_read(1)(12)(17)(2)(14)(13))
				(_need_init)
			)))
			(@ALWAYS#195,223,250_9@ (_arch 9 0 195 (_prcs 9(_trgt(18)(27)(28))(_read(4)(12)(18)(5)(16)(15))
				(_need_init)
			)))
			(@ALWAYS#263_10@ (_arch 10 0 263 (_prcs 14(_trgt(26))(_read)(_sens(24)(2)(23))
				(_need_init)
			)))
			(@ALWAYS#265_11@ (_arch 11 0 265 (_prcs 15(_trgt(30))(_read)(_sens(28)(5)(27))
				(_need_init)
			)))
			(@ALWAYS#269_12@ (_arch 12 0 269 (_prcs 16(_trgt(3))(_sens(1)(26))(_dssslclk(1))
				(_need_init)
			)))
			(@ALWAYS#272_13@ (_arch 13 0 272 (_prcs 17(_trgt(6))(_sens(4)(30))(_dssslclk(4))
				(_need_init)
			)))
			(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 18 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 DUT.DATA_WIDTH (_code 16) (_source 0 67))
	)
	(_scope
	)
	(_inst DUT 0 22 (_ent . top)
		(_port
			((rst_n) (rst_n))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((i_sd2) (i_sd2))
			((o_sck2) (o_sck2))
			((o_ws2) (o_ws2))
			((horizontal_out) (horizontal_out))
			((trigger) (trigger))
			((mclk) (_open))
			((vertical_out) (_open))
			((mclk2) (_open))
			((SDA) (_open))
			((SCL) (_open))
			((glass) (_open))
			((shout) (_open))
			((beam_forming_valid) (_open))
		)
	)
	(_inst GSR_INST 0 40 (_ent . GSR)
		(_port
			((GSR) (\1 \))
		)
	)
	(_inst PUR_INST 0 41 (_ent . PUR)
		(_port
			((PUR) (\2 \))
		)
	)
	(_model . I2S_Controller_tb 21 -1)

)
I 000051 55 1809          1492046213136 char_cntrl
(_unit VERILOG 6.3365.6.764 (char_cntrl 0 1(char_cntrl 0 1))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../char_cntrl.v\ VERILOG (\./../../char_cntrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code caccc89f939d9fddcb9c8c9098cc9fcdcecdc8cc99)
	(_ent
		(_time 1492046212000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDLE ~vector~0 0 11 \1'b0\ (_ent -1 (_cnst \1'b0\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE ~vector~1 0 11 \1'b1\ (_ent -1 (_cnst \1'b1\))))
		(_port (_int in ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk ~wire 0 4 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int out ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[8:0]reg~ 0 13 (_array ~reg ((_dto i 8 i 0)))))
		(_sig (_int counter ~[8:0]reg~ 0 13 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int state ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~reg 0 14 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(4)(3))(_read(1)(2)(5)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_COMBO@ (_arch 1 0 33 (_prcs 1(_trgt(6))(_read)(_sens(5)(0)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_SEQ@ (_arch 2 0 52 (_prcs 2(_trgt(5))(_sens(1)(2)(6))(_dssslclk(1))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit FSM_COMBO begin 0 34)
		(_unit FSM_SEQ begin 0 53)
	)
	(_model . char_cntrl 4 -1)

)
I 000053 55 4297          1492046213138 beam_forming
(_unit VERILOG 6.3365.6.764 (beam_forming 0 1(beam_forming 0 1))
	(_version vd0)
	(_time 1492046212696 2017.04.12 20:16:52)
	(_source (\./../../beamforming.v\ VERILOG (\./../../beamforming.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code dadcd9888e8d8fcc8ede8cdccc80ddddd8dc8edcd3dc8f)
	(_ent
		(_time 1492046212000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \30\ (_ent -1 (_cnst \30\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  3)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 6 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size*3]~ 0 20 (_array ~reg ((_range  4)(_dto i 15 i 0)))))
		(_sig (_int left_data_storage ~[15:0]reg~[0:window_size*3]~ 0 20 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int right_data_storage ~[15:0]reg~[0:window_size*3]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 22 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 22 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[6:0]reg~ 0 23 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int full ~reg 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~ 0 25 (_array ~reg ((_dto i 21 i 0)))))
		(_sig (_int min_diff ~[21:0]reg~ 0 25 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~[0:59]~ 0 26 (_array ~reg ((_to i 0 i 59)(_dto i 21 i 0)))))
		(_sig (_int current_diff ~[21:0]reg~[0:59]~ 0 26 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int j ~integer~S 0 27 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int shift_index_counter ~integer~S 0 28 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int final_index ~integer~S 0 29 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int diff_done ~integer~S 0 30 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[7:0]reg~[0:window_size*2]~ 0 32 (_array ~reg ((_range  5)(_dto i 7 i 0)))))
		(_sig (_int phase_diff_LUT ~[7:0]reg~[0:window_size*2]~ 0 32 (_arch (_uni ))) (_reg memory )(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#33_0@ (_arch 0 0 33 (_prcs 0(_trgt(17(0))(17(1))(17(2))(17(3))(17(4))(17(5))(17(6))(17(7))(17(8))(17(9))(17(10))(17(11))(17(12))(17(13))(17(14))(17(15))(17(16))(17(17))(17(18))(17(19))(17(20))(17(21))(17(22))(17(23))(17(24))(17(25))(17(26))(17(27))(17(28))(17(29))(17(30))(17(31))(17(32))(17(33))(17(34))(17(35))(17(36))(17(37))(17(38))(17(39))(17(40))(17(41))(17(42))(17(43))(17(44))(17(45))(17(46))(17(47))(17(48))(17(49))(17(50))(17(51))(17(52))(17(53))(17(54))(17(55))(17(56))(17(57))(17(58))(17(59))(17(60))(9)(11)(14)(12(0))(12(1))(12(2))(12(3))(12(4))(12(5))(12(6))(12(7))(12(8))(12(9))(12(10))(12(11))(12(12))(12(13))(12(14))(12(15))(12(16))(12(17))(12(18))(12(19))(12(20))(12(21))(12(22))(12(23))(12(24))(12(25))(12(26))(12(27))(12(28))(12(29))(12(30))(12(31))(12(32))(12(33))(12(34))(12(35))(12(36))(12(37))(12(38))(12(39))(12(40))(12(41))(12(42))(12(43))(12(44))(12(45))(12(46))(12(47))(12(48))(12(49))(12(50))(12(51))(12(52))(12(53))(12(54))(12(55))(12(56))(12(57))(12(58))(12(59))(16)(13))
			)))
			(@ALWAYS#161,164,197,216,234_1@ (_arch 1 0 161 (_prcs 1(_trgt(4)(9)(5)(10)(11)(16)(8)(6)(7)(14)(13)(12)(15))(_read(0)(3)(17)(15)(8)(9)(2)(1)(10)(16)(14)(13)(6)(7)(12)(11))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_model . beam_forming 10 -1)

)
I 000062 55 344           1492046490634 $root 0000000000557 3
™U    ™U  @  -  «åKræømAJ›;ùH√C1—Fs%c
<=çò‚á—ç+£D$D°¢iG’%‚\aHÿyΩ”ç<∑TÃ›XÂr'-By`uŸ
ÜY†èáEÛ∑ÕBÊ&Ç}µXQÊërÙã—∂Çpé}@˜Ã.ÖÌ?ü»Ò÷ü›ôuw¢0ﬂ∑§ìˆˇˆ\TÙOØIK¥7ArÚ
c¶õ{ö#+‹´◊PSÉØ™ç‘4"cœóÕıjz¨t®ÕöV‹7¡”ƒ/⁄j_Jÿ´∫(Ú‹£òâ9òBÇSˇôy%–p~¬)Å‡hs¿Œ§98N€HN•B?$ŒÜø-Å„W±É*áªﬂ˜2ÌπúØ¡áº˛Z«Ï⁄ÊCéÔZ∏π“†3@u˙Yœø¸À≥Î∫QŒ7˜‹òÊaàöD—w™ÈU™U™I 000053 55 4229          1492046490639 beamforming2
(_unit VERILOG 6.3365.6.764 (beamforming2 0 1(beamforming2 0 1))
	(_version vd0)
	(_time 1492046489847 2017.04.12 20:21:29)
	(_source (\./../../beamforming2.v\ VERILOG (\./../../beamforming2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 11144016154644074d41074b161613174517181744)
	(_ent
		(_time 1492046489000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 13 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 13 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 14 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 14 \30\ (_ent -1 (_cnst \30\))))
		(_type (_int ~vector~2 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int idle ~vector~2 0 15 \3'd000\ (_ent -1 (_cnst \3'd0\))))
		(_type (_int ~vector~3 0 16 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int fill ~vector~3 0 16 \3'd1\ (_ent -1 (_cnst \3'd1\))))
		(_type (_int ~vector~4 0 17 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_diff ~vector~4 0 17 \3'd2\ (_ent -1 (_cnst \3'd2\))))
		(_type (_int ~vector~5 0 18 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_add ~vector~5 0 18 \3'd3\ (_ent -1 (_cnst \3'd3\))))
		(_type (_int ~vector~6 0 19 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int done_state ~vector~6 0 19 \3'd4\ (_ent -1 (_cnst \3'd4\))))
		(_port (_int compute_clk ~wire 0 2 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  4)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trigger ~wire 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 7 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 8 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 8 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 9 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[3:0]reg~ 0 31 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int state ~[3:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~[3:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 32 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int index ~[5:0]reg~ 0 32 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:89]~ 0 34 (_array ~reg ((_to i 0 i 89)(_dto i 15 i 0)))))
		(_sig (_int right_data_storage ~[15:0]reg~[0:89]~ 0 34 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int left_data_storage ~[15:0]reg~[0:89]~ 0 35 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[30:0]reg~[0:29]~ 0 36 (_array ~reg ((_to i 0 i 29)(_dto i 30 i 0)))))
		(_sig (_int difference ~[30:0]reg~[0:29]~ 0 36 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[31:0]reg~ 0 37 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int sum ~[31:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sum_temp ~[31:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 39 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int inner_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int inner_loop2 ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int outer_loop ~integer~S 0 39 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int i ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int j ~integer~S 0 40 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#42_0@ (_arch 0 0 42 (_prcs 0(_trgt(9))(_read)(_sens(4)(8)(7))
				(_need_init)
			)))
			(@ALWAYS#67_1@ (_arch 1 0 67 (_prcs 1(_trgt(8))(_read(1)(5)(9))
				(_need_init)
			)))
			(@ALWAYS#77,105_2@ (_arch 2 0 77 (_prcs 2(_trgt(6)(19)(12)(11)(12(0))(11(0))(7)(10)(16)(18)(13)(14)(15)(17))(_read(1)(5)(8)(19)(2)(3)(12)(11)(16)(18)(17)(13)(15)(14))
				(_need_init)
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 4 (_virtual))))
		)
	)
	
	
	(_model . beamforming2 5 -1)

)
I 000053 55 1861          1492046849299 Start_Behave
(_unit VHDL (start_generator 0 54(start_behave 0 64))
	(_version vd0)
	(_time 1492046849300 2017.04.12 20:27:29)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 2e7b252b7f797b39287d3a77292829282b287b282b)
	(_ent
		(_time 1492043708291)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int Start_Enable -1 0 57(_ent(_in))))
		(_port (_int SCL -2 0 58(_ent(_in))))
		(_port (_int SDA -2 0 59(_ent(_in))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Gen_State 0 0 66(_arch(_uni))))
		(_sig (_int Next_Start_Gen_State 0 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 68(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Gen_State 1 0 68(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_1 2 0 69(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_2 3 0 70(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_3 4 0 71(_arch(_string \"11"\))))
		(_prcs
			(I2C_Start_Gen_States(_arch 0 0 76(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Start_Gen_State_Machine(_arch 1 0 85(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(4)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Behave 2 -1)
)
I 000057 55 1625          1492046849312 Start_Det_Behave
(_unit VHDL (start_detect 0 138(start_det_behave 0 147))
	(_version vd0)
	(_time 1492046849313 2017.04.12 20:27:29)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 3e6b353a6f696b29383e2a6739383a383b393a383b)
	(_ent
		(_time 1492043708311)
	)
	(_object
		(_port (_int MPU_CLK -1 0 139(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 140(_ent(_in)(_event))))
		(_port (_int SCL -2 0 141(_ent(_in)(_event))))
		(_port (_int SDA -2 0 142(_ent(_in)(_event))))
		(_port (_int Start_Det -1 0 143(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 149(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Det_State 0 0 149(_arch(_uni)(_event))))
		(_sig (_int Next_Start_Det_State 0 0 150(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 151(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Det_State 1 0 151(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 152(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Det_State_1 2 0 152(_arch(_string \"01"\))))
		(_prcs
			(I2C_Start_Det_States(_arch 0 0 156(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Start_Det_Reg(_arch 1 0 165(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Start_Det_State_Machine(_arch 2 0 182(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Det_Behave 3 -1)
)
I 000052 55 1867          1492046849318 Stop_Behave
(_unit VHDL (stop_generator 0 213(stop_behave 0 223))
	(_version vd0)
	(_time 1492046849319 2017.04.12 20:27:29)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 3e6b353a6f693c293a6f786468383b386b383b393c)
	(_ent
		(_time 1492043708318)
	)
	(_object
		(_port (_int MPU_CLK -1 0 214(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 215(_ent(_in)(_event))))
		(_port (_int Stop_Enable -1 0 216(_ent(_in))))
		(_port (_int SCL -2 0 217(_ent(_in))))
		(_port (_int SDA -2 0 218(_ent(_in))))
		(_port (_int SDA_EN3 -1 0 219(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 225(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Gen_State 0 0 225(_arch(_uni))))
		(_sig (_int Next_Stop_Gen_State 0 0 226(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 227(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Gen_State 1 0 227(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 228(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_1 2 0 228(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 229(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_2 3 0 229(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 230(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_3 4 0 230(_arch(_string \"11"\))))
		(_prcs
			(I2C_Stop_Gen_States(_arch 0 0 234(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Stop_Gen_State_Machine(_arch 1 0 244(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Behave 2 -1)
)
I 000056 55 1614          1492046849324 Stop_Det_Behave
(_unit VHDL (stop_detect 0 297(stop_det_behave 0 306))
	(_version vd0)
	(_time 1492046849325 2017.04.12 20:27:29)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code 3e6b353a6f693c293a3c78646b383b393a383b383d)
	(_ent
		(_time 1492043708324)
	)
	(_object
		(_port (_int MPU_CLK -1 0 298(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 299(_ent(_in)(_event))))
		(_port (_int SCL -2 0 300(_ent(_in)(_event))))
		(_port (_int SDA -2 0 301(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 302(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 308(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Det_State 0 0 308(_arch(_uni)(_event))))
		(_sig (_int Next_Stop_Det_State 0 0 309(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 310(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Det_State 1 0 310(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 311(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Det_State_1 2 0 311(_arch(_string \"01"\))))
		(_prcs
			(I2C_Stop_Det_States(_arch 0 0 315(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Stop_Det_Reg(_arch 1 0 324(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Stop_Det_State_Machine(_arch 2 0 341(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Det_Behave 3 -1)
)
I 000051 55 1504          1492046849358 Int_Behave
(_unit VHDL (int_ctrl_block 0 52(int_behave 0 66))
	(_version vd0)
	(_time 1492046849359 2017.04.12 20:27:29)
	(_source (\./../../i2c_int_blk.vhd\))
	(_parameters tan)
	(_code 6d396c6d6c3b3d78393f7e36386a6f6b3e683b6b6f)
	(_ent
		(_time 1492043708585)
	)
	(_object
		(_port (_int MPU_CLK -1 0 53(_ent(_in)(_event))))
		(_port (_int RST_L -1 0 54(_ent(_in))))
		(_port (_int abort -1 0 55(_ent(_in))))
		(_port (_int Trans_IE -1 0 56(_ent(_in))))
		(_port (_int Recieve_IE -1 0 57(_ent(_in))))
		(_port (_int I2C_RW -1 0 58(_ent(_in))))
		(_port (_int Trans_Buffer_Empty -1 0 59(_ent(_in))))
		(_port (_int Recieve_Buffer_Full -1 0 60(_ent(_in))))
		(_port (_int Iack -1 0 61(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 62(_ent(_out))))
		(_port (_int INTR_L -1 0 63(_ent(_out))))
		(_sig (_int tbe_en -1 0 67(_arch(_uni)(_event))))
		(_sig (_int rbf_en -1 0 68(_arch(_uni)(_event))))
		(_sig (_int reset -1 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment (_trgt(11))(_sens(3)(5)(6)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(12))(_sens(4)(5)(7)))))
			(line__73(_arch 2 0 73(_assignment (_trgt(13))(_sens(1)(2)))))
			(line__75(_arch 3 0 75(_prcs (_trgt(9)(10))(_sens(11)(12)(13)(0)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Int_Behave 4 -1)
)
I 000052 55 2036          1492046849383 Arch_Behave
(_unit VHDL (arbitrator 0 54(arch_behave 0 67))
	(_version vd0)
	(_time 1492046849384 2017.04.12 20:27:29)
	(_source (\./../../i2c_arb_blk.vhd\))
	(_parameters tan)
	(_code 7c28757c2d2b2a6a707a68272f7a7d7b787a2a7b7e)
	(_ent
		(_time 1492043708858)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int SCL -2 0 57(_ent(_in))))
		(_port (_int SDA -2 0 58(_ent(_in)(_event))))
		(_port (_int SDA_EN1 -1 0 59(_ent(_in)(_event))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_in)(_event))))
		(_port (_int SDA_EN3 -1 0 61(_ent(_in)(_event))))
		(_port (_int WCS_Ack -1 0 62(_ent(_in)(_event))))
		(_port (_int RCS_Ack -1 0 63(_ent(_in))))
		(_port (_int Lost_ARB -1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_State 0 0 68(_arch(_uni)(_event))))
		(_sig (_int Next_State 0 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle 1 0 70(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_1 2 0 71(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 72(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_2 3 0 72(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 73(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_3 4 0 73(_arch(_string \"11"\))))
		(_prcs
			(I2C_Arb_States(_arch 0 0 78(_prcs (_trgt(10))(_sens(0)(1)(11))(_dssslsensitivity 2))))
			(I2C_Arb_Register(_arch 1 0 87(_prcs (_trgt(9))(_sens(0)(1)(3)(4)(5)(6)(7)(10)(8))(_dssslsensitivity 8))))
			(I2C_Arb_Logic(_arch 2 0 107(_prcs (_simple)(_trgt(11))(_sens(2)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Arch_Behave 3 -1)
)
I 000053 55 3058          1492046849408 Count_Behave
(_unit VHDL (counter_block 0 57(count_behave 0 71))
	(_version vd0)
	(_time 1492046849409 2017.04.12 20:27:29)
	(_source (\./../../i2c_cnt_blk.vhd\))
	(_parameters tan)
	(_code 9bcf90949fcdca8d9fcd8fc1cf9c999ecd9d999dc8)
	(_ent
		(_time 1492043709145)
	)
	(_object
		(_port (_int MPU_CLK -1 0 58(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 59(_ent(_in))))
		(_port (_int SCL -2 0 60(_ent(_in)(_event))))
		(_port (_int Abort -1 0 61(_ent(_in))))
		(_port (_int Byte_Cnt_EN -1 0 62(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_EN -1 0 63(_ent(_in)(_event))))
		(_port (_int go -1 0 64(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 65(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Byte_Count_Reg 0 0 65(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 66(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 1 0 66(_ent(_out))))
		(_port (_int Bit_Cnt_Flag -1 0 67(_ent(_out))))
		(_port (_int Byte_Cnt_Flag -1 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Bit_Counter 2 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Byte_Counter 3 0 73(_arch(_uni)(_event))))
		(_sig (_int Current_Bit_State -1 0 74(_arch(_uni)(_event))))
		(_sig (_int Next_Bit_State -1 0 75(_arch(_uni))))
		(_cnst (_int Idle_Bit_State -1 0 76(_arch((i 2)))))
		(_cnst (_int Count_Bit_State -1 0 77(_arch((i 3)))))
		(_sig (_int Current_Byte_State -1 0 78(_arch(_uni)(_event))))
		(_sig (_int Next_Byte_State -1 0 79(_arch(_uni))))
		(_cnst (_int Idle_Byte_State -1 0 80(_arch((i 2)))))
		(_cnst (_int Count_Byte_State -1 0 81(_arch((i 3)))))
		(_sig (_int reset -1 0 82(_arch(_uni)(_event))))
		(_sig (_int Byte_Cmpr -1 0 84(_arch(_uni)(_event))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment (_alias((Bit_Count)(Bit_Counter)))(_trgt(8))(_sens(11)))))
			(line__89(_arch 1 0 89(_assignment (_trgt(17))(_sens(1)(3)(6)))))
			(Bit_Count_States(_arch 2 0 91(_prcs (_trgt(13))(_sens(0)(17)(14))(_dssslsensitivity 2))))
			(Bit_Countp(_arch 3 0 100(_prcs (_trgt(9)(11))(_sens(0)(2)(5)(13)(17)(11))(_dssslsensitivity 5))))
			(Bit_Count_State_Machine(_arch 4 0 121(_prcs (_simple)(_trgt(14))(_sens(2)(5)(13)))))
			(Byte_Count_States(_arch 5 0 148(_prcs (_trgt(15))(_sens(0)(17)(16))(_dssslsensitivity 2))))
			(Byte_Countp(_arch 6 0 157(_prcs (_trgt(10)(12))(_sens(0)(2)(4)(15)(17)(18)(12))(_dssslsensitivity 6))))
			(Byte_Comparitor(_arch 7 0 182(_prcs (_trgt(18))(_sens(0)(7)(12)(17)))))
			(Byte_Count_State_Machine(_arch 8 0 195(_prcs (_simple)(_trgt(16))(_sens(2)(4)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197379)
		(33686018 33686018)
	)
	(_model . Count_Behave 9 -1)
)
I 000055 55 1460          1492046849435 Clk_Gen_Behave
(_unit VHDL (i2c_clock_generator 0 54(clk_gen_behave 0 67))
	(_version vd0)
	(_time 1492046849436 2017.04.12 20:27:29)
	(_source (\./../../i2c_clk_blk.vhd\))
	(_parameters tan)
	(_code bbefbaeaebececaeeebaa8e1b9bdedbdb8bde9beed)
	(_ent
		(_time 1492043709415)
	)
	(_object
		(_gen (_int cnt_f_hi -1 0 55 \105\ (_ent((i 105)))))
		(_gen (_int cnt_s_hi -1 0 56 \417\ (_ent((i 417)))))
		(_gen (_int cnt_f_lo -1 0 57 \209\ (_ent gms((i 209)))))
		(_gen (_int cnt_s_lo -1 0 58 \834\ (_ent gms((i 834)))))
		(_port (_int MPU_CLK -2 0 59(_ent(_in)(_event))))
		(_port (_int Rst_L -2 0 60(_ent(_in))))
		(_port (_int Mode -2 0 61(_ent(_in)(_event))))
		(_port (_int Abort -2 0 62(_ent(_in))))
		(_port (_int SCL_CK -2 0 63(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~834~13 0 68(_scalar (_to i 0 i 834))))
		(_sig (_int count 0 0 68(_arch(_uni))))
		(_sig (_int reset -2 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(6))(_sens(1)(3)))))
			(counter(_arch 1 0 74(_prcs (_trgt(5))(_sens(0)(2)(6)(5))(_dssslsensitivity 3))))
			(std_fast(_arch 2 0 89(_prcs (_simple)(_trgt(4))(_sens(0)(2)(5)(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . Clk_Gen_Behave 3 -1)
)
I 000053 55 1056          1492046849458 Synch_Behave
(_unit VHDL (synch_block 0 62(synch_behave 0 71))
	(_version vd0)
	(_time 1492046849459 2017.04.12 20:27:29)
	(_source (\./../../i2c_sync_blk.vhd\))
	(_parameters tan)
	(_code ca9fc19e929dcbdccbc8d293cdccc8cc99cc9cccc9)
	(_ent
		(_time 1492043709587)
	)
	(_object
		(_port (_int MPU_CLK -1 0 63(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 64(_ent(_in)(_event))))
		(_port (_int SCL -2 0 65(_ent(_in)(_event))))
		(_port (_int SDA -2 0 66(_ent(_in)(_event))))
		(_port (_int SCL_synch -2 0 67(_ent(_out))))
		(_port (_int SDA_synch -2 0 68(_ent(_out))))
		(_sig (_int t1 -2 0 72(_arch(_uni))))
		(_sig (_int t2 -2 0 73(_arch(_uni))))
		(_prcs
			(Sync(_arch 0 0 79(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Synch_Behave 1 -1)
)
I 000056 55 8790          1492046849487 I2C_Main_Behave
(_unit VHDL (i2c_main 0 56(i2c_main_behave 0 90))
	(_version vd0)
	(_time 1492046849488 2017.04.12 20:27:29)
	(_source (\./../../i2c_main_blk.vhd\))
	(_parameters tan)
	(_code eabeebbcb9bdbdffbceebcecfbb0b2ecbfece3e9e8ece9)
	(_ent
		(_time 1492043709789)
	)
	(_object
		(_port (_int MPU_CLK -1 0 57(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 58(_ent(_in))))
		(_port (_int SCL -2 0 59(_ent(_in)(_event))))
		(_port (_int SDA -2 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 61(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 0 0 61(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_Flag -1 0 62(_ent(_in)(_event))))
		(_port (_int Byte_Cnt_Flag -1 0 63(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 64(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Trans_Buffer 1 0 64(_ent(_in))))
		(_port (_int Low_Address_Reg 1 0 65(_ent(_in))))
		(_port (_int Lost_Arb -1 0 66(_ent(_in))))
		(_port (_int Start_Det -1 0 67(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 68(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 69(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Command_Reg 2 0 69(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 72(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Status_Reg 3 0 72(_ent(_out))))
		(_port (_int Read_Buffer 1 0 76(_ent(_out))))
		(_port (_int Bit_Cnt_EN -1 0 77(_ent(_out))))
		(_port (_int Byte_Cnt_EN -1 0 78(_ent(_out))))
		(_port (_int Start_EN -1 0 79(_ent(_out))))
		(_port (_int Stop_EN -1 0 80(_ent(_out))))
		(_port (_int SDA_EN1 -1 0 81(_ent(_out))))
		(_port (_int TBE_Set -1 0 82(_ent(_out))))
		(_port (_int RBF_Set -1 0 83(_ent(_out))))
		(_port (_int Go_Clear -1 0 84(_ent(_out))))
		(_port (_int WCS_Ack -1 0 85(_ent(_out))))
		(_port (_int RCS_Ack -1 0 86(_ent(_out))))
		(_sig (_int go -1 0 91(_arch(_uni)(_event))))
		(_sig (_int abort -1 0 92(_arch(_uni))))
		(_sig (_int I2C_Bus_Busy -1 0 93(_arch(_uni))))
		(_sig (_int Error -1 0 94(_arch(_uni))))
		(_sig (_int Abort_Ack -1 0 95(_arch(_uni))))
		(_sig (_int Done -1 0 96(_arch(_uni))))
		(_sig (_int Reset -1 0 97(_arch(_uni)(_event))))
		(_sig (_int I2C_RW_Bit -1 0 99(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 100(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Read_SR 4 0 100(_arch(_uni))))
		(_sig (_int Trans_Buffer_SR 4 0 101(_arch(_uni))))
		(_sig (_int Value -1 0 103(_arch(_uni)(_event))))
		(_sig (_int det_low -1 0 105(_arch(_uni)(_event))))
		(_sig (_int det_high -1 0 106(_arch(_uni)(_event))))
		(_sig (_int MCS_Write_Flag -1 0 107(_arch(_uni))))
		(_sig (_int MCS_Read_Flag -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 109(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int load 5 0 109(_arch(_uni)(_event))))
		(_sig (_int shift -1 0 110(_arch(_uni)(_event))))
		(_sig (_int bit_cnt2 -1 0 111(_arch(_uni)(_event))))
		(_sig (_int b0 -1 0 114(_arch(_uni))))
		(_sig (_int b1 -1 0 115(_arch(_uni))))
		(_sig (_int s -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 120(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int MCS 6 0 120(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 121(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Idle_State 7 0 121(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 122(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Start_EN_State 8 0 122(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 123(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_Slv_Addr_State 9 0 123(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 124(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Write_State 10 0 124(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 125(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Read_State 11 0 125(_arch(_string \"10000"\))))
		(_sig (_int WCS 6 0 129(_arch(_uni)(_event))))
		(_sig (_int Next_WCS 6 0 130(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 131(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_State 12 0 131(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 132(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Write_State 13 0 132(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 133(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Ack_Write_State 14 0 133(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 134(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Ack_Write_State 15 0 134(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 135(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Error_Write_State 16 0 135(_arch(_string \"10000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 139(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int RCS 17 0 139(_arch(_uni)(_event))))
		(_sig (_int Next_RCS 17 0 140(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 141(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Read_State 18 0 141(_arch(_string \"000001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 142(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Read_State 19 0 142(_arch(_string \"000010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 143(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State 20 0 143(_arch(_string \"000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1328 0 144(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State2 21 0 144(_arch(_string \"001000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 145(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Ack_Read_State 22 0 145(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 146(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Error_Read_State 23 0 146(_arch(_string \"100000"\))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_alias((go)(Command_Reg(1))))(_simpleassign BUF)(_trgt(25))(_sens(12(1))))))
			(line__150(_arch 1 0 150(_assignment (_alias((abort)(Command_Reg(0))))(_simpleassign BUF)(_trgt(26))(_sens(12(0))))))
			(line__151(_arch 2 0 151(_assignment (_alias((I2C_RW_Bit)(Low_Address_Reg(0))))(_simpleassign BUF)(_trgt(32))(_sens(8(0))))))
			(line__153(_arch 3 0 153(_assignment (_alias((WCS_Ack)(WCS(3))))(_simpleassign BUF)(_trgt(23))(_sens(47(3))))))
			(line__154(_arch 4 0 154(_assignment (_alias((RCS_Ack)(RCS(4))))(_simpleassign BUF)(_trgt(24))(_sens(49(4))))))
			(line__156(_arch 5 0 156(_assignment (_alias((Status_Reg)(I2C_Bus_Busy)(Error)(Abort_Ack)(Done)))(_trgt(13))(_sens(27)(28)(29)(30)))))
			(line__158(_arch 6 0 158(_assignment (_trgt(31))(_sens(1)(26)))))
			(line__160(_arch 7 0 160(_assignment (_trgt(39))(_sens(32)(46(4))))))
			(line__162(_arch 8 0 162(_assignment (_trgt(38))(_sens(32)(46(3))(46(2))))))
			(output_proc(_arch 9 0 164(_prcs (_trgt(14)(15)(16)(17)(18)(20)(21)(22)(27)(28)(29)(30)(42)(43)(44)(45))(_sens(0)(10)(11)(31)(32)(36)(42)(46)(47)(4)(5)(6)(26)(27)(33)(38)(39)(43)(44)(45)(49(2))(49(0))(49(4))(49(5)))(_dssslsensitivity 9))))
			(I2C_Det(_arch 10 0 281(_prcs (_trgt(36)(37))(_sens(0)(2)(31)))))
			(I2C_Load_SR_Process(_arch 11 0 303(_prcs (_trgt(34(d_7_0))(34)(35))(_sens(0)(31)(40)(41)(7(7))(7(d_6_0))(8(7))(8(d_6_0))(34(7))(34(d_6_0))(34(d_7_0))(35))(_dssslsensitivity 4))))
			(I2C_drive_sda_Process(_arch 12 0 334(_prcs (_trgt(19))(_sens(0)(5)(31)(35)(46(0))(46(1))(47(2))(47(3))(47(4))(36)(49(4)))(_dssslsensitivity 9))))
			(I2C_Write_Process(_arch 13 0 357(_prcs (_simple)(_trgt(40)(41))(_sens(0)(4)(31)(36)(46(3))(46(2))(47(0)))(_read(40)))))
			(I2C_Read_Process(_arch 14 0 384(_prcs (_trgt(33))(_sens(0)(3)(4)(31)(37)(49)(33)(46(4)))(_dssslsensitivity 6))))
			(I2C_WSM(_arch 15 0 410(_prcs (_trgt(47))(_sens(0)(31)(48)))))
			(I2C_WSM_Process(_arch 16 0 419(_prcs (_simple)(_trgt(48))(_sens(3)(5)(9)(36)(37)(38)(47)))))
			(I2C_RSM(_arch 17 0 469(_prcs (_trgt(49))(_sens(0)(31)(50)))))
			(I2C_RSM_Process(_arch 18 0 478(_prcs (_simple)(_trgt(50))(_sens(3)(5)(9)(36)(37)(39)(49)))))
			(I2C_MSM_Process(_arch 19 0 539(_prcs (_trgt(46))(_sens(0)(2)(6)(10)(25)(31)(32)(46)(27)(47(3)))(_dssslsensitivity 8))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_part (46(0))(46(1))(47(2))(47(3))(47(4))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018)
		(197122)
		(770)
		(515)
		(771)
		(131586)
		(33686018 131586)
	)
	(_model . I2C_Main_Behave 20 -1)
)
I 000058 55 5338          1492046849530 MPU_to_I2C_Behave
(_unit VHDL (mpu_to_i2c 0 55(mpu_to_i2c_behave 0 83))
	(_version vd0)
	(_time 1492046849531 2017.04.12 20:27:29)
	(_source (\./../../i2c_mpu_blk.vhd\))
	(_parameters tan)
	(_code 184c451e104e490d1d1b0c421f1d4e1e111b1a1e1b)
	(_ent
		(_time 1492043709997)
	)
	(_object
		(_port (_int MPU_CLK -1 0 56(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 57(_ent(_in)(_event))))
		(_port (_int CS_L -1 0 58(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 59(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Addr_Bits 0 0 59(_ent(_in)(_event))))
		(_port (_int RW_L -1 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 61(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Read_Buffer 1 0 61(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 62(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Status_Reg 2 0 62(_ent(_in))))
		(_port (_int TBE_Set -1 0 66(_ent(_in)(_event))))
		(_port (_int RBF_Set -1 0 67(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 68(_ent(_in)(_event))))
		(_port (_int Go_Clear -1 0 69(_ent(_in)(_event))))
		(_port (_int Low_Address_Reg 1 0 70(_ent(_out))))
		(_port (_int Upper_Address_Reg 0 0 71(_ent(_out))))
		(_port (_int Byte_Count_Reg 1 0 72(_ent(_out))))
		(_port (_int Command_Reg 1 0 73(_ent(_out))))
		(_port (_int Trans_Buffer 1 0 76(_ent(_out))))
		(_port (_int Trans_Buffer_Empty -1 0 77(_ent(_out))))
		(_port (_int Read_Buffer_Full -1 0 78(_ent(_out))))
		(_port (_int Iack -1 0 79(_ent(_out))))
		(_port (_int DATA 1 0 80(_ent(_inout)(_event))))
		(_sig (_int tbe -1 0 84(_arch(_uni))))
		(_sig (_int rbf -1 0 85(_arch(_uni))))
		(_sig (_int write_pulse -1 0 87(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ns 3 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int transb 4 0 90(_arch(_uni))))
		(_sig (_int laddr 4 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 92(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int upaddr 5 0 92(_arch(_uni))))
		(_sig (_int bcnt 4 0 93(_arch(_uni))))
		(_sig (_int cmd 4 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 96(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int write 6 0 96(_arch(_string \"000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 97(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int low_addr 7 0 97(_arch(_string \"001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 98(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int up_addr 8 0 98(_arch(_string \"010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 99(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int command 9 0 99(_arch(_string \"100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 100(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int byte_cnt 10 0 100(_arch(_string \"101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 101(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int iack_st 11 0 101(_arch(_string \"110"\))))
		(_sig (_int temp_data 4 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1315 0 171(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int idle 12 0 171(_prcs 10(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1317 0 172(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int one 13 0 172(_prcs 10(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1319 0 173(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int two 14 0 173(_prcs 10(_string \"10"\))))
		(_prcs
			(line__108(_arch 0 0 108(_assignment (_alias((Trans_Buffer_Empty)(tbe)))(_simpleassign BUF)(_trgt(16))(_sens(20)))))
			(line__109(_arch 1 0 109(_assignment (_alias((Read_Buffer_Full)(rbf)))(_simpleassign BUF)(_trgt(17))(_sens(21)))))
			(line__110(_arch 2 0 110(_assignment (_trgt(19))(_sens(2)(4)(29)))))
			(line__111(_arch 3 0 111(_assignment (_alias((Trans_Buffer)(transb)))(_trgt(15))(_sens(24)))))
			(line__112(_arch 4 0 112(_assignment (_alias((Low_Address_Reg)(laddr)))(_trgt(11))(_sens(25)))))
			(line__113(_arch 5 0 113(_assignment (_alias((Upper_Address_Reg)(upaddr)))(_trgt(12))(_sens(26)))))
			(line__114(_arch 6 0 114(_assignment (_alias((Command_Reg)(cmd)))(_trgt(14))(_sens(28)))))
			(line__115(_arch 7 0 115(_assignment (_alias((Byte_Count_Reg)(bcnt)))(_trgt(13))(_sens(27)))))
			(tdata(_arch 8 0 117(_prcs (_simple)(_trgt(29))(_sens(3(2))(5)(6)(20)(21)))))
			(MPU(_arch 9 0 127(_prcs (_trgt(24)(25)(26)(27)(28(7))(28))(_sens(0)(1)(3)(10)(19)(22)(24)(25)(26)(27)(28))(_dssslsensitivity 6))))
			(pulse_write(_arch 10 0 169(_prcs (_trgt(22)(23))(_sens(0)(1)(2)(4)(23))(_dssslsensitivity 4))))
			(iack_set(_arch 11 0 208(_prcs (_trgt(18))(_sens(0)(1)(9)(2)(3)(4))(_dssslsensitivity 3))))
			(trans_buf_empty(_arch 12 0 221(_prcs (_trgt(20))(_sens(0)(1)(7)(2)(3)(4))(_dssslsensitivity 3))))
			(read_buf_full(_arch 13 0 234(_prcs (_trgt(21))(_sens(0)(1)(8)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036)
		(2)
		(131586)
		(33686018 33686018)
		(131843)
	)
	(_model . MPU_to_I2C_Behave 14 -1)
)
I 000062 55 344           1492046850551 $root 0000000000557 3
™U    ™U	  @  -  _jËF_v∫∑ç≥Õ-&®ä<mZ=Óﬁíoº∫á$5ŒÛC’`ÿuE⁄0S$Â™ªìÏΩÌ )yOx”¬±¨˛∆¬!œ·Qú∂[og8≈ªU\Ò“ı∂d_íÈÅwEZ^ÏNÓïÛm∆èÚÉSukQijáÌ%0<P®-mîÁôR*ìtÛ•®GÊÔzdK≥PÕ°v*Â‰·-)Ÿa)Ç€„›å‹§˘hZŒYñ„˛qäûO±ÕıZÅ´‹=Ê’EsdUü˘@(±Í:ì`h”.îüÖ;Ô¢(…``»zü⁄É⁄c€xÄµˆ]ÌP∑y|Å^t·ΩßµÀ∞—ú{±<.Qß üËR£4ãUÍ2úêˆ≥± &√xD¢Fk÷wöB, ‘2Üøi03€±ß‘úŒÑX_Œ®óÎ˜U™U™I 000048 55 10339         1492046850553 I2C_Top
(_unit VERILOG 6.3365.6.764 (I2C_Top 0 55(I2C_Top 0 55))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../i2c_top.v\ VERILOG (\./../../i2c_top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_code c89e9398c29d9fdd9ecccd9a8e9399ccc1cbcacccbcd9e)
	(_ent
		(_time 1492046850000)
	)
	(_parameters        accs         )
	(_object
		(_port (_int SDA ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int Clock ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset_L ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CS_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RW_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int INTR_L ~wire 0 58 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int A0 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A1 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A2 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 60 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int DATA ~[7:0]wire~ 0 60 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int Start_Enable ~wire 0 78 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Enable ~wire 0 79 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Start_Det_Bit ~wire 0 80 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Det_Bit ~wire 0 81 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1 ~wire 0 83 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_2 ~wire 0 84 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_3 ~wire 0 85 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1_out ~wire 0 87 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_2_out ~wire 0 88 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_3_out ~wire 0 89 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SCL_CK ~wire 0 91 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL_synch ~wire 0 93 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_synch ~wire 0 94 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[2:0]wire~ 0 95 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int Bit_Count ~[2:0]wire~ 0 95 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Enable ~wire 0 96 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Enable ~wire 0 97 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Flag ~wire 0 98 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Flag ~wire 0 99 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buf_Empty_Set ~wire 0 100 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buf_Full_Set ~wire 0 101 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Iack_Clear ~wire 0 102 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Go_Clear ~wire 0 103 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer_Empty ~wire 0 104 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer_Full ~wire 0 105 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int abits ~[2:0]wire~ 0 106 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA1 ~wire 0 108 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL1 ~wire 0 109 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wcsack ~wire 0 110 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rcsack ~wire 0 111 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Command_Reg ~[7:0]wire~ 0 113 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Status_Reg ~[7:0]wire~ 0 116 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer ~[7:0]wire~ 0 121 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer ~[7:0]wire~ 0 122 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Low_Address_Reg ~[7:0]wire~ 0 123 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Reg ~[7:0]wire~ 0 125 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_GO ~wire 0 128 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort ~wire 0 129 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Iack ~wire 0 130 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Mode ~wire 0 131 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Addr_Size ~wire 0 132 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int I2C_Recieve_IE ~wire 0 133 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Trans_IE ~wire 0 134 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Bus_Busy ~wire 0 137 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort_Ack ~wire 0 138 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Error ~wire 0 139 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Lost_Arb ~wire 0 140 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Done ~wire 0 141 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_RW_Bit ~wire 0 144 (_arch (_uni)))(_net)(_flags1))
		(_sig (_virtual \3 \ 0 223 (_uni ((41(d_7_5))(41(3))))))
		(_sig (_virtual \2 \ 0 220 (_uni ((46)(47)))))
		(_sig (_virtual \1 \ 0 187 (_uni ((53)(55)(54)(56)(57)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#151_0@ (_arch 0 0 151 (_prcs 0(_simple)(_trgt(46))(_sens(40(7)))
			)))
			(@ASSIGN#152_1@ (_arch 1 0 152 (_prcs 1(_simple)(_trgt(47))(_sens(40(6)))
			)))
			(@ASSIGN#153_2@ (_arch 2 0 153 (_prcs 2(_simple)(_trgt(49))(_sens(40(4)))
			)))
			(@ASSIGN#154_3@ (_arch 3 0 154 (_prcs 3(_simple)(_trgt(50))(_sens(40(2)))
			)))
			(@ASSIGN#155_4@ (_arch 4 0 155 (_prcs 4(_simple)(_trgt(52))(_sens(40(1)))
			)))
			(@ASSIGN#156_5@ (_arch 5 0 156 (_prcs 5(_simple)(_trgt(51))(_sens(40(0)))
			)))
			(@ASSIGN#157_6@ (_arch 6 0 157 (_prcs 6(_simple)(_trgt(58))(_sens(44(0)))
			)))
			(@ASSIGN#160_7@ (_arch 7 0 160 (_prcs 7(_simple)(_trgt(53))(_sens(41(7)))
			)))
			(@ASSIGN#161_8@ (_arch 8 0 161 (_prcs 8(_simple)(_trgt(54))(_sens(41(6)))
			)))
			(@ASSIGN#162_9@ (_arch 9 0 162 (_prcs 9(_simple)(_trgt(55))(_sens(41(5)))
			)))
			(@ASSIGN#163_10@ (_arch 10 0 163 (_prcs 10(_simple)(_trgt(56))(_sens(41(4)))
			)))
			(@ASSIGN#164_11@ (_arch 11 0 164 (_prcs 11(_simple)(_trgt(57))(_sens(41(3)))
			)))
			(@ASSIGN#167_12@ (_arch 12 0 167 (_prcs 12(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#168_13@ (_arch 13 0 168 (_prcs 13(_simple)(_trgt(37))(_sens(1))
			)))
			(@ASSIGN#174_14@ (_arch 14 0 174 (_prcs 14(_simple)(_trgt(1))(_sens(21))
			)))
			(@ASSIGN#176_15@ (_arch 15 0 176 (_prcs 15(_simple)(_trgt(0))(_sens(15)(16)(17))
			)))
			(@ASSIGN#178_16@ (_arch 16 0 178 (_prcs 16(_simple)(_trgt(35))(_sens(9)(8)(7))
			)))
		)
	)
	
	
	(_scope
	)
	(_inst MPU_to_I2C_1 0 180 (_ent . MPU_to_I2C)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((CS_L) (CS_L))
			((Addr_Bits) (abits))
			((RW_L) (RW_L))
			((Read_Buffer) (Read_Buffer))
			((Status_Reg) (\1 \))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Iack_Clear) (Iack_Clear))
			((Go_Clear) (Go_Clear))
			((Low_Address_Reg) (Low_Address_Reg))
			((Upper_Address_Reg) (_open))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Command_Reg) (Command_Reg))
			((Trans_Buffer) (Trans_Buffer))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Read_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((DATA) (DATA))
		)
	)
	(_inst I2C_Main_1 0 207 (_ent . I2C_Main)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
			((Trans_Buffer) (Trans_Buffer))
			((Low_Address_Reg) (Low_Address_Reg))
			((Lost_Arb) (I2C_Lost_Arb))
			((Start_Det) (Start_Det_Bit))
			((Stop_Det) (Stop_Det_Bit))
			((Command_Reg) (\2 \))
			((Status_Reg) (\3 \))
			((Read_Buffer) (Read_Buffer))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Start_EN) (Start_Enable))
			((Stop_EN) (Stop_Enable))
			((SDA_EN1) (SDA_EN_1))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Go_Clear) (Go_Clear))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
		)
	)
	(_inst Synch_1 0 240 (_ent . Synch_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL1))
			((SDA) (SDA1))
			((SCL_synch) (SCL_synch))
			((SDA_synch) (SDA_synch))
		)
	)
	(_inst I2C_Clock_Gen_1 0 250 (_ent . I2C_Clock_Generator)
		(_gen
			((_cnst \7\))
			((_cnst \162\))
			((_cnst \14\))
			((_cnst \325\))
		)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Mode) (I2C_Mode))
			((Abort) (I2C_Abort))
			((SCL_CK) (SCL_CK))
		)
		(_delay (7.000000)(162.000000))
	)
	(_inst Counter_Blk_1 0 263 (_ent . Counter_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((Abort) (Command_Reg(6)))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Go) (I2C_GO))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
		)
	)
	(_inst Arb_1 0 277 (_ent . Arbitrator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN1) (SDA_EN_1))
			((SDA_EN2) (SDA_EN_2))
			((SDA_EN3) (SDA_EN_3))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
			((Lost_ARB) (Status_Reg(4)))
		)
	)
	(_inst Int_Ctrl_1 0 290 (_ent . Int_Ctrl_Block)
		(_port
			((MPU_CLK) (Clock))
			((RST_L) (Reset_L))
			((abort) (I2C_Abort))
			((Trans_IE) (I2C_Trans_IE))
			((Recieve_IE) (I2C_Recieve_IE))
			((I2C_RW) (I2C_RW_Bit))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Recieve_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((Iack_Clear) (Iack_Clear))
			((INTR_L) (INTR_L))
		)
	)
	(_inst Start_Gen_1 0 304 (_ent . Start_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Start_Enable) (Start_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN2) (SDA_EN_2))
		)
	)
	(_inst Start_Det_1 0 313 (_ent . Start_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Start_Det) (Start_Det_Bit))
		)
	)
	(_inst Stop_Gen_1 0 321 (_ent . Stop_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Stop_Enable) (Stop_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN3) (SDA_EN_3))
		)
	)
	(_inst Stop_Det_1 0 330 (_ent . Stop_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Stop_Det) (Stop_Det_Bit))
		)
	)
	(_model . I2C_Top 18 -1)

)
I 000053 55 5045          1492046850555 beamforming2
(_unit VERILOG 6.3365.6.764 (beamforming2 0 1(beamforming2 0 1))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../beamforming2.v\ VERILOG (\./../../beamforming2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code c89c989dc59f9ddec8cade92cfcfcace9ccec1ce9d)
	(_ent
		(_time 1492046850000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 13 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 13 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 14 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 14 \30\ (_ent -1 (_cnst \30\))))
		(_type (_int ~vector~2 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int idle ~vector~2 0 15 \3'd000\ (_ent -1 (_cnst \3'd0\))))
		(_type (_int ~vector~3 0 16 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int fill ~vector~3 0 16 \3'd1\ (_ent -1 (_cnst \3'd1\))))
		(_type (_int ~vector~4 0 17 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_diff ~vector~4 0 17 \3'd2\ (_ent -1 (_cnst \3'd2\))))
		(_type (_int ~vector~5 0 18 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_add ~vector~5 0 18 \3'd3\ (_ent -1 (_cnst \3'd3\))))
		(_type (_int ~vector~6 0 19 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int done_state ~vector~6 0 19 \3'd4\ (_ent -1 (_cnst \3'd4\))))
		(_port (_int compute_clk ~wire 0 2 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  6)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trigger ~wire 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 7 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 8 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 8 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 9 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[3:0]reg~ 0 31 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int state ~[3:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~[3:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 32 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int index ~[5:0]reg~ 0 32 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[15:0]reg~[0:89]~ 0 34 (_array ~reg ((_to i 0 i 89)(_dto i 15 i 0)))))
		(_sig (_int right_data_storage ~[15:0]reg~[0:89]~ 0 34 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int left_data_storage ~[15:0]reg~[0:89]~ 0 35 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[30:0]reg~[0:29]~ 0 36 (_array ~reg ((_to i 0 i 29)(_dto i 30 i 0)))))
		(_sig (_int difference ~[30:0]reg~[0:29]~ 0 36 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[31:0]reg~ 0 37 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int sum ~[31:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sum_temp ~[31:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[7:0]reg~[0:59]~ 0 38 (_array ~reg ((_to i 0 i 59)(_dto i 7 i 0)))))
		(_sig (_int phase_diff_LUT ~[7:0]reg~[0:59]~ 0 38 (_arch (_uni ))) (_reg memory )(_flags1))
		(_type (_int ~integer~S 0 108 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int inner_loop ~integer~S 0 108 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int inner_loop2 ~integer~S 0 108 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int outer_loop ~integer~S 0 108 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int i ~integer~S 0 109 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int j ~integer~S 0 109 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#41_0@ (_arch 0 0 41 (_prcs 0(_trgt(16(0))(16(1))(16(2))(16(3))(16(4))(16(5))(16(6))(16(7))(16(8))(16(9))(16(10))(16(11))(16(12))(16(13))(16(14))(16(15))(16(16))(16(17))(16(18))(16(19))(16(20))(16(21))(16(22))(16(23))(16(24))(16(25))(16(26))(16(27))(16(28))(16(29))(16(30))(16(31))(16(32))(16(33))(16(34))(16(35))(16(36))(16(37))(16(38))(16(39))(16(40))(16(41))(16(42))(16(43))(16(44))(16(45))(16(46))(16(47))(16(48))(16(49))(16(50))(16(51))(16(52))(16(53))(16(54))(16(55))(16(56))(16(57))(16(58))(16(59)))
			)))
			(@ALWAYS#105_1@ (_arch 1 0 105 (_prcs 1(_trgt(6))(_read)(_sens(10)(16))
				(_need_init)
			)))
			(@ALWAYS#111_2@ (_arch 2 0 111 (_prcs 2(_trgt(9))(_read)(_sens(7)(4)(8))
				(_need_init)
			)))
			(@ALWAYS#136_3@ (_arch 3 0 136 (_prcs 3(_trgt(8))(_read(1)(5)(9))
				(_need_init)
			)))
			(@ALWAYS#146,174_4@ (_arch 4 0 146 (_prcs 4(_trgt(6)(20)(12)(11)(12(0))(11(0))(7)(10)(17)(19)(13)(14)(15)(18))(_read(1)(5)(8)(20)(2)(3)(12)(11)(17)(19)(18)(13)(15)(14))
				(_need_init)
			)))
			(@INTERNAL#0_5@ (_int 5 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_model . beamforming2 7 -1)

)
I 000055 55 2047          1492046850557 classification
(_unit VERILOG 6.3365.6.764 (classification 0 1(classification 0 1))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../clasification.v\ VERILOG (\./../../clasification.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code d88c898a838f8dcfda8ecb8280dededed1dedbded9)
	(_ent
		(_time 1492046850000)
	)
	(_parameters        accs         )
	(_object
		(_type (_int ~[5:0]wire~ 0 3 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int zcr_count_left ~[5:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int zcr_valid_left ~wire 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[30:0]wire~ 0 6 (_array ~wire ((_dto i 30 i 0)))))
		(_port (_int ste_left ~[30:0]wire~ 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ste_left_valid ~wire 0 7 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 9 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int subMean_left_out ~[15:0]wire~ 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int subMean_left_valid ~wire 0 10 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 12 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 13 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int zcr_active ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ste_active ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int submean_active ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#20_0@ (_arch 0 0 20 (_prcs 0(_simple)(_trgt(8))(_sens(0)(1))
			)))
			(@ASSIGN#21_1@ (_arch 1 0 21 (_prcs 1(_simple)(_trgt(9))(_sens(2)(3))
			)))
			(@ASSIGN#22_2@ (_arch 2 0 22 (_prcs 2(_simple)(_trgt(10))(_sens(4)(5))
			)))
			(@ASSIGN#23_3@ (_arch 3 0 23 (_prcs 3(_alias ((glass)(zcr_active)(ste_active)(submean_active)))(_simple)(_trgt(6))(_sens(8)(9)(10))
			)))
			(@ASSIGN#24_4@ (_arch 4 0 24 (_prcs 4(_alias ((shout)(glass)))(_simple)(_trgt(7))(_sens(6))
			)))
		)
	)
	
	
	(_model . classification 6 -1)

)
I 000056 55 1179          1492046850559 rising_edge_det
(_unit VERILOG 6.3365.6.764 (rising_edge_det 0 1(rising_edge_det 0 1))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../rising_edge_det.v\ VERILOG (\./../../rising_edge_det.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code d88d888ad98e8fced0db9d828edd8ededddedcdedf)
	(_ent
		(_time 1492046850000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_port (_int clk ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int reset ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int din ~wire 0 1 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pe ~reg 0 1 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int temp ~reg 0 6 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#8_0@ (_arch 0 0 8 (_prcs 0(_trgt(4))(_sens(0)(1)(2))(_dssslclk(0))
			)))
			(@ALWAYS#15_1@ (_arch 1 0 15 (_prcs 1(_trgt(3))(_sens(0)(1)(4)(2))(_dssslclk(0))
			)))
		)
	)
	
	
	(_model . rising_edge_det 3 -1)

)
I 000053 55 4397          1492046850561 fifo_submean
(_unit VERILOG 6.3365.6.764 (fifo_submean 0 8(fifo_submean 0 8))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../fifo_submean.v\ VERILOG (\./../../fifo_submean.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code e7b3b3b4e9b0b5f1b2b0a1bcb5e0e2e1e5e1b3e1e2)
	(_ent
		(_time 1492046850000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Data ~[14:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[14:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_submean_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_submean_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_submean_0_0.AFPOINTER1 (_string \V"0b00000010010000"\) (_source 0 34))
		(_toward 0 fifo_submean_0_0.AFPOINTER (_string \V"0b00000010100000"\) (_source 0 35))
		(_toward 0 fifo_submean_0_0.AEPOINTER1 (_string \V"0b00000010110000"\) (_source 0 36))
		(_toward 0 fifo_submean_0_0.AEPOINTER (_string \V"0b00000010100000"\) (_source 0 37))
		(_toward 0 fifo_submean_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_submean_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_submean_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_submean_0_0.REGMODE (_string \V"OUTREG"\) (_source 0 41))
		(_toward 0 fifo_submean_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_submean_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_submean_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (scuba_vlo))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (_open))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_submean 3 -1)

)
I 000049 55 3373          1492046850563 submean2
(_unit VERILOG 6.3365.6.764 (submean2 0 1(submean2 0 1))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../submean2.v\ VERILOG (\./../../submean2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code e7b2b6b5e5b0b1f1b0e6f2bdb7e1b2e4e5e0e4e0e2)
	(_ent
		(_time 1492046850000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 10 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 11 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  3)))))
		(_port (_int data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 6 (_array ~reg ((_range  4)))))
		(_port (_int subMean_out ~[DATA_WIDTH-1:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int subMean_valid ~wire 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int Full ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Rd_En ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 21 (_array ~reg ((_range  5)(_dto i 15 i 0)))))
		(_sig (_int subMean_window ~[15:0]reg~[0:window_size-1]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[19:0]reg~ 0 22 (_array ~reg ((_dto i 19 i 0)))))
		(_sig (_int sum ~[19:0]reg~ 0 22 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~ 0 23 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int avg ~[15:0]reg~ 0 23 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[4:0]reg~ 0 24 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int window_init_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int window_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 25 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 25 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[14:0]wire~ 0 26 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int fifo_out ~[14:0]wire~ 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#33_0@ (_arch 0 0 33 (_prcs 0(_alias ((subMean_valid)(Rd_En)))(_simple)(_trgt(4))(_sens(6))
			)))
			(@ALWAYS#35_1@ (_arch 1 0 35 (_prcs 1(_trgt(8)(9)(3))(_read(0)(2)(6)(8)(1(d_14_0))(13)(9))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst f1 0 28 (_ent . fifo_submean)
		(_port
			((Data) (data_in(d_14_0)))
			((WrClock) (clk))
			((RdClock) (clk))
			((WrEn) (\1 \))
			((RdEn) (Rd_En))
			((Reset) (reset))
			((RPReset) (_open))
			((Q) (fifo_out))
			((Empty) (_open))
			((Full) (Full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst r1 0 31 (_ent . rising_edge_det)
		(_port
			((clk) (clk))
			((reset) (reset))
			((din) (Full))
			((pe) (Rd_En))
		)
	)
	(_model . submean2 6 -1)

)
I 000048 55 9625          1492046850565 squares
(_unit VERILOG 6.3365.6.764 (squares 0 8(squares 0 8))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../squares.v\ VERILOG (\./../../squares.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code e7b2b6b5e1b1b6f1b4e3f5bdb3e0e4e0e4e0e6e0e2)
	(_ent
		(_time 1492046850000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[6:0]wire~ 0 8 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int Address ~[6:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClockEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Q ~[14:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int qdataout14_ffin ~wire 0 15 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout13_ffin ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout12_ffin ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout11_ffin ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout10_ffin ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout9_ffin ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout8_ffin ~wire 0 21 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout7_ffin ~wire 0 22 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout6_ffin ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout5_ffin ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout4_ffin ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout3_ffin ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout2_ffin ~wire 0 27 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout1_ffin ~wire 0 28 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout0_ffin ~wire 0 29 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
	)
	
	
	(_defparam
		(_toward 0 mem_0_14.initval (_cnst \128'h80000000000000000000000000000000\) (_source 0 91))
		(_toward 0 mem_0_13.initval (_cnst \128'h7FFFFFFFFC0000000000000000000000\) (_source 0 96))
		(_toward 0 mem_0_12.initval (_cnst \128'h7FFFC00003FFFFFF8000000000000000\) (_source 0 101))
		(_toward 0 mem_0_11.initval (_cnst \128'h7F803FE003FFC0007FFFE00000000000\) (_source 0 106))
		(_toward 0 mem_0_10.initval (_cnst \128'h78783C1F83F03F807F801FFF80000000\) (_source 0 111))
		(_toward 0 mem_0_9.initval (_cnst \128'h6666339C638E3878787C1F807FC00000\) (_source 0 116))
		(_toward 0 mem_0_8.initval (_cnst \128'h5555AB5A5A49B66666639C78783F8000\) (_source 0 121))
		(_toward 0 mem_0_7.initval (_cnst \128'h0F0E33336D2D55555A5B6666387800\) (_source 0 126))
		(_toward 0 mem_0_6.initval (_cnst \128'h0F332D555A6678000F332D555A66780\) (_source 0 131))
		(_toward 0 mem_0_5.initval (_cnst \128'h03355660033556600335566003355660\) (_source 0 136))
		(_toward 0 mem_0_4.initval (_cnst \128'h0D580D580D580D580D580D580D580D58\) (_source 0 141))
		(_toward 0 mem_0_3.initval (_cnst \128'h14141414141414141414141414141414\) (_source 0 146))
		(_toward 0 mem_0_2.initval (_cnst \128'h22222222222222222222222222222222\) (_source 0 151))
		(_toward 0 mem_0_1.initval (_cnst \128'h0\) (_source 0 156))
		(_toward 0 mem_0_0.initval (_cnst \128'h55555555555555555555555555555555\) (_source 0 161))
	)
	(_scope
	)
	(_inst FF_14 0 31 (_ent . FD1P3DX)
		(_port
			((D) (qdataout14_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(14)))
		)
	)
	(_inst FF_13 0 35 (_ent . FD1P3DX)
		(_port
			((D) (qdataout13_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(13)))
		)
	)
	(_inst FF_12 0 39 (_ent . FD1P3DX)
		(_port
			((D) (qdataout12_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(12)))
		)
	)
	(_inst FF_11 0 43 (_ent . FD1P3DX)
		(_port
			((D) (qdataout11_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(11)))
		)
	)
	(_inst FF_10 0 47 (_ent . FD1P3DX)
		(_port
			((D) (qdataout10_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(10)))
		)
	)
	(_inst FF_9 0 51 (_ent . FD1P3DX)
		(_port
			((D) (qdataout9_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(9)))
		)
	)
	(_inst FF_8 0 55 (_ent . FD1P3DX)
		(_port
			((D) (qdataout8_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(8)))
		)
	)
	(_inst FF_7 0 59 (_ent . FD1P3DX)
		(_port
			((D) (qdataout7_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(7)))
		)
	)
	(_inst FF_6 0 63 (_ent . FD1P3DX)
		(_port
			((D) (qdataout6_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(6)))
		)
	)
	(_inst FF_5 0 67 (_ent . FD1P3DX)
		(_port
			((D) (qdataout5_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(5)))
		)
	)
	(_inst FF_4 0 71 (_ent . FD1P3DX)
		(_port
			((D) (qdataout4_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(4)))
		)
	)
	(_inst FF_3 0 75 (_ent . FD1P3DX)
		(_port
			((D) (qdataout3_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(3)))
		)
	)
	(_inst FF_2 0 79 (_ent . FD1P3DX)
		(_port
			((D) (qdataout2_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(2)))
		)
	)
	(_inst FF_1 0 83 (_ent . FD1P3DX)
		(_port
			((D) (qdataout1_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(1)))
		)
	)
	(_inst FF_0 0 87 (_ent . FD1P3DX)
		(_port
			((D) (qdataout0_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(0)))
		)
	)
	(_inst mem_0_14 0 92 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout14_ffin))
		)
	)
	(_inst mem_0_13 0 97 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout13_ffin))
		)
	)
	(_inst mem_0_12 0 102 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout12_ffin))
		)
	)
	(_inst mem_0_11 0 107 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout11_ffin))
		)
	)
	(_inst mem_0_10 0 112 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout10_ffin))
		)
	)
	(_inst mem_0_9 0 117 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout9_ffin))
		)
	)
	(_inst mem_0_8 0 122 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout8_ffin))
		)
	)
	(_inst mem_0_7 0 127 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout7_ffin))
		)
	)
	(_inst mem_0_6 0 132 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout6_ffin))
		)
	)
	(_inst mem_0_5 0 137 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout5_ffin))
		)
	)
	(_inst mem_0_4 0 142 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout4_ffin))
		)
	)
	(_inst mem_0_3 0 147 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout3_ffin))
		)
	)
	(_inst mem_0_2 0 152 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout2_ffin))
		)
	)
	(_inst mem_0_1 0 157 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout1_ffin))
		)
	)
	(_inst mem_0_0 0 162 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout0_ffin))
		)
	)
	(_model . squares 1 -1)

)
I 000044 55 2480          1492046850567 ste
(_unit VERILOG 6.3365.6.764 (ste 0 1(ste 0 1))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../ste.v\ VERILOG (\./../../ste.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code e7b2b6b5e4b0b6f0e0e6f3bdb3e0e4e0e3e1e2e0e4)
	(_ent
		(_time 1492046850000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 8 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 8 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 9 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[30:0]reg~ 0 5 (_array ~reg ((_dto i 30 i 0)))))
		(_port (_int ste ~[30:0]reg~ 0 5 (_arch (_out)))(_reg)(_flags2))
		(_port (_int ste_valid ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[14:0]wire~ 0 17 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int square ~[14:0]wire~ 0 17 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[6:0]reg~ 0 18 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 19 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int ste_window ~[15:0]reg~[0:window_size-1]~ 0 19 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 20 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 20 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int sum ~[30:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#23,48,60_0@ (_arch 0 0 23 (_prcs 0(_trgt(6)(3)(4)(8)(7)(9))(_read(0)(2)(6)(9)(8)(1)(5))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst sq1 0 58 (_ent . squares)
		(_port
			((Address) (data(d_14_8)))
			((OutClock) (clk))
			((OutClockEn) (\1 \))
			((Reset) (reset))
			((Q) (square))
		)
	)
	(_model . ste 6 -1)

)
I 000044 55 2302          1492046850569 zcr
(_unit VERILOG 6.3365.6.764 (zcr 0 1(zcr 0 1))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../zcr.v\ VERILOG (\./../../zcr.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code f7a2f4a7f3a1a1e0a2a0e4aca4f0a6f1f4f0f5f0a6)
	(_ent
		(_time 1492046850000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[5:0]reg~ 0 6 (_array ~reg ((_dto i 5 i 0)))))
		(_port (_int zcr_count ~[5:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int zcr_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int zcr_count_temp ~[5:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int current ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int not_previous ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 21 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 22 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int zcr_window ~[15:0]reg~[0:window_size-1]~ 0 22 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int clear ~reg 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 24 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 24 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#26,49,61_0@ (_arch 0 0 26 (_prcs 0(_trgt(8)(4)(3)(11)(9)(5)(6)(7))(_read(0)(2)(8)(5)(11)(1)(9)(6)(7))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . zcr 6 -1)

)
I 000050 55 4335          1492046850571 fifo_left
(_unit VERILOG 6.3365.6.764 (fifo_left 0 8(fifo_left 0 8))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../fifo_left.v\ VERILOG (\./../../fifo_left.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code f7a3a3a7f9a0a5e1a2a0b1adf5f1f2f1f1f0f3f1f1)
	(_ent
		(_time 1492046850000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_left_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_left_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_left_0_0.AFPOINTER1 (_string \V"0b00000011010000"\) (_source 0 34))
		(_toward 0 fifo_left_0_0.AFPOINTER (_string \V"0b00000011100000"\) (_source 0 35))
		(_toward 0 fifo_left_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_left_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_left_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_left_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_left_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_left_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_left_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_left_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_left_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_left 3 -1)

)
I 000051 55 4355          1492046850573 fifo_right
(_unit VERILOG 6.3365.6.764 (fifo_right 0 8(fifo_right 0 8))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../fifo_right.v\ VERILOG (\./../../fifo_right.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code f7a3a3a7f9a0a5e1a2a0b1aca4f1fef1f0f1fff0f3)
	(_ent
		(_time 1492046850000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_right_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_right_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_right_0_0.AFPOINTER1 (_string \V"0b00000011110000"\) (_source 0 34))
		(_toward 0 fifo_right_0_0.AFPOINTER (_string \V"0b00000100000000"\) (_source 0 35))
		(_toward 0 fifo_right_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_right_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_right_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_right_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_right_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_right_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_right_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_right_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_right_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_right 3 -1)

)
I 000056 55 4455          1492046850575 fifo_horizontal
(_unit VERILOG 6.3365.6.764 (fifo_horizontal 0 8(fifo_horizontal 0 8))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../fifo_horizontal.v\ VERILOG (\./../../fifo_horizontal.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code f7a3a3a7f9a0a5e1a2a0b1adaef1a1f0f5f1fef0a6)
	(_ent
		(_time 1492046850000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER1 (_string \V"0b00000011100000"\) (_source 0 34))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER (_string \V"0b00000011110000"\) (_source 0 35))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_horizontal_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_horizontal_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_horizontal_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_horizontal_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_horizontal_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_horizontal 3 -1)

)
I 000047 55 4474          1492046850577 i2s_rx
(_unit VERILOG 6.3365.6.764 (i2s_rx 0 9(i2s_rx 0 9))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_code f7a3aca2f2a1a0e2f0a3e5acaef1fef4f5f0f4f2a1)
	(_ent
		(_time 1492046850000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 11 \16\ (_ent -1 (_cnst \16\))))
		(_port (_int i_sys_rst ~wire 0 13 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sck ~wire 0 15 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_ws ~wire 0 16 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int i_sd ~wire 0 17 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 19 (_array ~wire ((_range  14)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 19 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 20 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_left_vld ~wire 0 21 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_vld ~wire 0 22 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int ws_i ~reg 0 39 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 40 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_vld_i ~reg 0 41 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_i ~reg 0 42 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 43 (_array ~reg ((_range  15)))))
		(_sig (_int left_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 43 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 44 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_vld_reg_i ~reg 0 45 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_reg_i ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_pulse_i ~wire 0 48 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_vld ~wire 0 49 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_vld ~wire 0 50 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int d1_right_vld ~reg 0 52 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_right_vld ~reg 0 53 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int d1_left_vld ~reg 0 54 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_left_vld ~reg 0 55 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 56 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 57 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 58 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 59 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_i ~reg 0 60 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#64,82,93,152,161_0@ (_arch 0 0 64 (_prcs 0(_trgt(8)(9)(27)(12)(13)(10)(11)(21)(22)(19)(20))(_read(1)(0)(2)(8)(3)(9)(12(_range 16))(27)(13(_range 17))(16)(10)(11)(17)(21)(18)(19))
				(_need_init)
			)))
			(@ASSIGN#79_1@ (_arch 1 0 79 (_prcs 1(_simple)(_trgt(16))(_sens(8)(9))
			)))
			(@ALWAYS#111_2@ (_arch 2 0 111 (_prcs 4(_trgt(14)(15))(_sens(1)(0)(10)(11))(_dssslclk(1))
			)))
			(@ALWAYS#124_3@ (_arch 3 0 124 (_prcs 5(_trgt(23))(_sens(1)(0)(12))(_dssslclk(1))
			)))
			(@ALWAYS#131_4@ (_arch 4 0 131 (_prcs 6(_trgt(25))(_sens(1)(0)(23))(_dssslclk(1))
			)))
			(@ALWAYS#138_5@ (_arch 5 0 138 (_prcs 7(_trgt(24))(_sens(1)(0)(13))(_dssslclk(1))
			)))
			(@ALWAYS#145_6@ (_arch 6 0 145 (_prcs 8(_trgt(26))(_sens(1)(0)(24))(_dssslclk(1))
			)))
			(@ASSIGN#171_7@ (_arch 7 0 171 (_prcs 11(_simple)(_trgt(4))(_sens(25))
			)))
			(@ASSIGN#172_8@ (_arch 8 0 172 (_prcs 12(_simple)(_trgt(5))(_sens(26))
			)))
			(@ASSIGN#174_9@ (_arch 9 0 174 (_prcs 13(_alias ((o_left_vld)(d2_left_vld)))(_simple)(_trgt(6))(_sens(22))
			)))
			(@ASSIGN#175_10@ (_arch 10 0 175 (_prcs 14(_alias ((o_right_vld)(d2_right_vld)))(_simple)(_trgt(7))(_sens(20))
			)))
			(@ASSIGN#177_11@ (_arch 11 0 177 (_prcs 15(_simple)(_trgt(17))(_sens(10)(14))
			)))
			(@ASSIGN#178_12@ (_arch 12 0 178 (_prcs 16(_simple)(_trgt(18))(_sens(11)(15))
			)))
			(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 17 (_virtual))))
		)
	)
	
	
	(_model . i2s_rx 25 -1)

)
I 000055 55 2091          1492046850579 I2S_Controller
(_unit VERILOG 6.3365.6.764 (I2S_Controller 0 1(I2S_Controller 0 1))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 06505c05025251135501155c010053010201040050)
	(_ent
		(_time 1492046850000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 15 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int o_ws ~reg 0 5 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 6 (_array ~wire ((_range  2)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_left_vld ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_vld ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]reg~ 0 28 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int count ~[4:0]reg~ 0 28 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#48_0@ (_arch 0 0 48 (_prcs 0(_trgt(8)(3))(_read(2)(0)(8)(3))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 1 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst i2s_rx_inst 0 66 (_ent . i2s_rx)
		(_gen
			((DATA_WIDTH) (DATA_WIDTH))
		)
		(_port
			((i_sys_rst) (rst))
			((i_sck) (o_sck))
			((i_ws) (o_ws))
			((i_sd) (i_sd))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_model . I2S_Controller 3 -1)

)
I 000045 55 6123          1492046850581 pll2
(_unit VERILOG 6.3365.6.764 (pll2 0 8(pll2 0 8))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../pll2.v\ VERILOG (\./../../pll2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 06535500535101150200165c040055050401060055)
	(_ent
		(_time 1492046850000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \15\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \95\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \15\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \16\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \96\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \16\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll2 4 -1)

)
I 000048 55 1737          1492046850583 clk_div
(_unit VERILOG 6.3365.6.764 (clk_div 0 1(clk_div 0 1))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../clkdiv.v\ VERILOG (\./../../clkdiv.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 06525600535100135205125c5e0100000500550054)
	(_ent
		(_time 1492046850000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 3 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WIDTH ~vector~0 0 3 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~1 0 5 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N ~vector~1 0 5 \4\ (_ent -1 (_cnst \4\))))
		(_port (_int clk ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int clk_out ~wire 0 6 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[WIDTH-1:0]reg~ 0 12 (_array ~reg ((_range  4)))))
		(_sig (_int r_reg ~[WIDTH-1:0]reg~ 0 12 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[WIDTH-1:0]wire~ 0 13 (_array ~wire ((_range  5)))))
		(_sig (_int r_nxt ~[WIDTH-1:0]wire~ 0 13 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int clk_track ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(3)(5))(_read(0)(1)(4)(5))
				(_need_init)
			)))
			(@ASSIGN#35_1@ (_arch 1 0 35 (_prcs 1(_simple)(_trgt(4))(_sens(3))
			)))
			(@ASSIGN#36_2@ (_arch 2 0 36 (_prcs 2(_alias ((clk_out)(clk_track)))(_simple)(_trgt(2))(_sens(5))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . clk_div 6 -1)

)
I 000045 55 6123          1492046850585 pll1
(_unit VERILOG 6.3365.6.764 (pll1 0 8(pll1 0 8))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../pll1.v\ VERILOG (\./../../pll1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 06535500535101150100165c040055050701060055)
	(_ent
		(_time 1492046850000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \0\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \103\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \12\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \1\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \104\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \13\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll1 4 -1)

)
I 000044 55 11194         1492046850587 top
(_unit VERILOG 6.3365.6.764 (top 0 1(top 0 1))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../top.v\ VERILOG (\./../../top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_code 06535100565052115109405d570102005001060102)
	(_ent
		(_time 1492046850000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 21 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 21 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst_n ~wire 0 1 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mclk ~wire 0 2 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws ~wire 0 5 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 6 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int horizontal_out ~[15:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int vertical_out ~[15:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mclk2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd2 ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck2 ~wire 0 10 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws2 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int SDA ~wire 0 12 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 13 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 15 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int beam_forming_valid ~wire 0 16 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trigger ~wire 0 17 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int subMean_left_out ~[15:0]wire~ 0 40 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[5:0]wire~ 0 42 (_array ~wire ((_dto i 5 i 0)))))
		(_sig (_int zcr_count_right ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_count_left ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int zcr_valid_right ~wire 0 43 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_valid_left ~wire 0 43 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fpga_clk ~wire 0 44 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fifo_in1 ~[15:0]wire~ 0 45 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[31:0]wire~ 0 46 (_array ~wire ((_dto i 31 i 0)))))
		(_sig (_int fifo_in2 ~[31:0]wire~ 0 46 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wr_en ~wire 0 47 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wr_en2 ~wire 0 47 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_right_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_left_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[30:0]wire~ 0 52 (_array ~wire ((_dto i 30 i 0)))))
		(_sig (_int ste_left ~[30:0]wire~ 0 52 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst ~wire 0 53 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sys_rst ~wire 0 54 (_arch (_uni)))(_net implicit)(_flags1))
		(_type (_int ~[7:0]wire~ 0 59 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int DATA ~[7:0]wire~ 0 59 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_right_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_left_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_vld ~wire 0 71 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld ~wire 0 72 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int osc_clk ~wire 0 78 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rvl_clk ~wire 0 86 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock ~wire 0 87 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int compute_clk ~wire 0 98 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock2 ~wire 0 99 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_left_vld2 ~wire 0 108 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld2 ~wire 0 109 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_empty ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_full ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int almost_full ~wire 0 125 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_empty ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_full ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int ste_left_valid ~wire 0 151 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int subMean_left_valid ~wire 0 159 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rd_en1 ~wire 0 184 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int led_pattern ~wire 0 185 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int Clock ~wire 0 192 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int CS_L ~wire 0 194 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int RW_L ~wire 0 195 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int INTR_L ~wire 0 196 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A0 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A1 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A2 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \3 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \4 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \5 \ ~wire -1 184 (_int (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#184_0@ (_int 0 0 184 (_prcs 0(_alias ((\5 \)(i_sys_rst)(rd_en1)))(_simple)(_trgt(70))(_sens(37)(57))
			)))
			(@ASSIGN#54_1@ (_arch 1 0 54 (_prcs 1(_simple)(_trgt(37))(_sens(36)(45)(47))
			)))
			(@ASSIGN#55_2@ (_arch 2 0 55 (_prcs 2(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#113_3@ (_arch 3 0 113 (_prcs 3(_simple)(_trgt(33))(_sens(27))
			)))
			(@ASSIGN#114_4@ (_arch 4 0 114 (_prcs 4(_simple)(_trgt(34))(_sens(28))
			)))
			(@ASSIGN#115_5@ (_arch 5 0 115 (_prcs 5(_simple)(_trgt(23))(_sens(27(d_31_16)))
			)))
			(@ASSIGN#116_6@ (_arch 6 0 116 (_prcs 6(_simple)(_trgt(31))(_sens(29))
			)))
			(@ASSIGN#117_7@ (_arch 7 0 117 (_prcs 7(_simple)(_trgt(32))(_sens(30))
			)))
			(@ASSIGN#120_8@ (_arch 8 0 120 (_prcs 8(_simple)(_trgt(25))(_sens(42))
			)))
			(@ASSIGN#121_9@ (_arch 9 0 121 (_prcs 9(_simple)(_trgt(25))(_sens(48)(49))
			)))
			(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 10 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 OSCH_inst.NOM_FREQ (_string \V"16.63"\) (_source 0 76))
	)
	(_scope
	)
	(_inst port1 0 64 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_inst OSCH_inst 0 77 (_ent . OSCH)
		(_port
			((STDBY) (\1 \))
			((OSC) (osc_clk))
			((SEDSTDBY) (_open))
		)
	)
	(_inst my_pll1 0 81 (_ent . pll1)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (fpga_clk))
			((CLKOS) (mclk))
			((CLKOS2) (rvl_clk))
			((LOCK) (lock))
		)
	)
	(_inst div8 0 90 (_ent . clk_div)
		(_port
			((clk) (mclk))
			((reset) (i_sys_rst))
			((clk_out) (o_sck))
		)
	)
	(_inst my_pll2 0 93 (_ent . pll2)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (mclk2))
			((CLKOS) (o_sck2))
			((CLKOS2) (compute_clk))
			((LOCK) (lock2))
		)
	)
	(_inst port2 0 101 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd2))
			((o_sck) (o_sck2))
			((o_ws) (o_ws2))
			((o_left_data) (o_left_data2))
			((o_right_data) (o_right_data2))
			((o_left_vld) (o_left_vld2))
			((o_right_vld) (o_right_vld2))
		)
	)
	(_inst horizontal_port 0 123 (_ent . fifo_horizontal)
		(_port
			((Data) (fifo_in1))
			((WrClock) (o_sck))
			((RdClock) (o_ws))
			((WrEn) (wr_en))
			((RdEn) (\2 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (horizontal_out))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (almost_full))
		)
	)
	(_inst vertical_right 0 129 (_ent . fifo_right)
		(_port
			((Data) (o_right_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_right_vld2))
			((RdEn) (\3 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_right_data2))
			((Empty) (right_empty))
			((Full) (right_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst vertical_left 0 132 (_ent . fifo_left)
		(_port
			((Data) (o_left_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_left_vld2))
			((RdEn) (\4 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_left_data2))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst zcr1 0 138 (_ent . zcr)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((zcr_count) (zcr_count_left))
			((zcr_valid) (zcr_valid_left))
		)
	)
	(_inst ste1 0 146 (_ent . ste)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((ste) (ste_left))
			((ste_valid) (ste_left_valid))
		)
	)
	(_inst subMean1 0 154 (_ent . submean2)
		(_port
			((clk) (o_ws))
			((data_in) (horizontal_out))
			((reset) (i_sys_rst))
			((subMean_out) (subMean_left_out))
			((subMean_valid) (subMean_left_valid))
		)
	)
	(_inst class1 0 163 (_ent . classification)
		(_port
			((zcr_count_left) (zcr_count_left))
			((zcr_valid_left) (zcr_valid_left))
			((ste_left) (ste_left))
			((ste_left_valid) (ste_left_valid))
			((subMean_left_out) (subMean_left_out))
			((subMean_left_valid) (subMean_left_valid))
			((glass) (glass))
			((shout) (shout))
		)
	)
	(_inst beam_forming 0 178 (_ent . beamforming2)
		(_port
			((trigger) (trigger))
			((compute_clk) (compute_clk))
			((clk) (o_ws2))
			((left_data_in) (out_left_data2))
			((right_data_in) (out_right_data2))
			((reset) (\5 \))
			((led_pattern) (led_pattern))
			((beam_forming_valid) (beam_forming_valid))
		)
	)
	(_inst i2c1 0 189 (_ent . I2C_Top)
		(_port
			((SDA) (SDA))
			((SCL) (SCL))
			((Clock) (Clock))
			((Reset_L) (i_sys_rst))
			((CS_L) (CS_L))
			((RW_L) (RW_L))
			((INTR_L) (INTR_L))
			((A0) (A0))
			((A1) (A1))
			((A2) (A2))
			((DATA) (DATA))
		)
	)
	(_model . top 11 -1)

)
I 000058 55 6378          1492046850589 I2S_Controller_tb
(_unit VERILOG 6.3365.6.764 (I2S_Controller_tb 0 5(I2S_Controller_tb 0 5))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../my_tb.v\ VERILOG (\./../../my_tb.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_code 16404c141242410340131413504c121112111410401045)
	(_ent
		(_time 1492046850000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 12 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 12 \32\ (_ent -1 (_cnst \32\))))
		(_sig (_int rst_n ~reg 0 43 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck ~wire 0 44 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws ~wire 0 45 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck2 ~wire 0 48 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws2 ~wire 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd2 ~reg 0 50 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 54 (_array ~wire ((_range  15)))))
		(_sig (_int horizontal_out ~[DATA_WIDTH-1:0]wire~ 0 54 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:20]~ 0 57 (_array ~reg ((_to i 0 i 20)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem ~[15:0]reg~[0:20]~ 0 57 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:4005]~ 0 58 (_array ~reg ((_to i 0 i 4005)(_dto i 15 i 0)))))
		(_sig (_int input_right_mem ~[15:0]reg~[0:4005]~ 0 58 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:90]~ 0 60 (_array ~reg ((_to i 0 i 90)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem2 ~[15:0]reg~[0:90]~ 0 60 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int input_right_mem2 ~[15:0]reg~[0:90]~ 0 61 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int i_sys_rst ~wire 0 65 (_arch (_uni)))(_net implicit)(_nonbaction)(_noforceassign))
		(_type (_int ~[31:0]reg~ 0 70 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int input_left_data_array ~[31:0]reg~ 0 70 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array ~[31:0]reg~ 0 71 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_left_data_array2 ~[31:0]reg~ 0 72 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array2 ~[31:0]reg~ 0 73 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 74 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int count ~[6:0]reg~ 0 74 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int count2 ~[6:0]reg~ 0 75 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sd_right_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sd_right_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 81 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int count_left ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_left2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int trigger ~reg 0 83 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_downward 0 DUT i_sys_rst)(_flags1))
		(_subprogram
			(_func \$readmemh\)

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#65_0@ (_arch 0 0 65 (_prcs 0(_simple)(_trgt(12))(_sens(38))
			)))
			(@INITIAL#84_1@ (_arch 1 0 84 (_prcs 1(_trgt(9)(8))
			)))
			(@INITIAL#89_2@ (_arch 2 0 89 (_prcs 2(_trgt(11)(10))
			)))
			(@INITIAL#97_3@ (_arch 3 0 97 (_prcs 3(_trgt(0)(31)(32))
			)))
			(@INITIAL#105_4@ (_arch 4 0 105 (_prcs 4(_trgt(33)(34))
			)))
			(@ALWAYS#111_5@ (_arch 5 0 111 (_prcs 5(_trgt(32)(14)(31)(13))(_read(32)(9)(31)(8))(_sens(2))
				(_need_init)
			)))
			(@ALWAYS#142_6@ (_arch 6 0 142 (_prcs 6(_trgt(34)(16)(33)(15))(_read(34)(11)(33)(10))(_sens(5))
				(_need_init)
			)))
			(@INITIAL#176_7@ (_arch 7 0 176 (_prcs 7(_trgt(35))
			)))
			(@ALWAYS#182,210,237_8@ (_arch 8 0 182 (_prcs 8(_trgt(17)(23)(24))(_read(1)(12)(17)(2)(14)(13))
				(_need_init)
			)))
			(@ALWAYS#195,223,250_9@ (_arch 9 0 195 (_prcs 9(_trgt(18)(27)(28))(_read(4)(12)(18)(5)(16)(15))
				(_need_init)
			)))
			(@ALWAYS#263_10@ (_arch 10 0 263 (_prcs 14(_trgt(26))(_read)(_sens(24)(23)(2))
				(_need_init)
			)))
			(@ALWAYS#265_11@ (_arch 11 0 265 (_prcs 15(_trgt(30))(_read)(_sens(27)(5)(28))
				(_need_init)
			)))
			(@ALWAYS#269_12@ (_arch 12 0 269 (_prcs 16(_trgt(3))(_sens(1)(26))(_dssslclk(1))
				(_need_init)
			)))
			(@ALWAYS#272_13@ (_arch 13 0 272 (_prcs 17(_trgt(6))(_sens(4)(30))(_dssslclk(4))
				(_need_init)
			)))
			(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 18 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 DUT.DATA_WIDTH (_code 16) (_source 0 67))
	)
	(_scope
	)
	(_inst DUT 0 22 (_ent . top)
		(_port
			((rst_n) (rst_n))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((i_sd2) (i_sd2))
			((o_sck2) (o_sck2))
			((o_ws2) (o_ws2))
			((horizontal_out) (horizontal_out))
			((trigger) (trigger))
			((mclk) (_open))
			((vertical_out) (_open))
			((mclk2) (_open))
			((SDA) (_open))
			((SCL) (_open))
			((glass) (_open))
			((shout) (_open))
			((beam_forming_valid) (_open))
		)
	)
	(_inst GSR_INST 0 40 (_ent . GSR)
		(_port
			((GSR) (\1 \))
		)
	)
	(_inst PUR_INST 0 41 (_ent . PUR)
		(_port
			((PUR) (\2 \))
		)
	)
	(_model . I2S_Controller_tb 21 -1)

)
I 000051 55 1809          1492046850591 char_cntrl
(_unit VERILOG 6.3365.6.764 (char_cntrl 0 1(char_cntrl 0 1))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../char_cntrl.v\ VERILOG (\./../../char_cntrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 16424611184143011740504c441043111211141045)
	(_ent
		(_time 1492046850000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDLE ~vector~0 0 11 \1'b0\ (_ent -1 (_cnst \1'b0\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE ~vector~1 0 11 \1'b1\ (_ent -1 (_cnst \1'b1\))))
		(_port (_int in ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk ~wire 0 4 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int out ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[8:0]reg~ 0 13 (_array ~reg ((_dto i 8 i 0)))))
		(_sig (_int counter ~[8:0]reg~ 0 13 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int state ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~reg 0 14 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(4)(3))(_read(1)(2)(5)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_COMBO@ (_arch 1 0 33 (_prcs 1(_trgt(6))(_read)(_sens(4)(0)(5))
				(_need_init)
			)))
			(@ALWAYS#FSM_SEQ@ (_arch 2 0 52 (_prcs 2(_trgt(5))(_sens(1)(2)(6))(_dssslclk(1))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit FSM_COMBO begin 0 34)
		(_unit FSM_SEQ begin 0 53)
	)
	(_model . char_cntrl 4 -1)

)
I 000053 55 4297          1492046850593 beam_forming
(_unit VERILOG 6.3365.6.764 (beam_forming 0 1(beam_forming 0 1))
	(_version vd0)
	(_time 1492046850208 2017.04.12 20:27:30)
	(_source (\./../../beamforming.v\ VERILOG (\./../../beamforming.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 267277222571733072227020307c2121242072202f2073)
	(_ent
		(_time 1492046850000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \30\ (_ent -1 (_cnst \30\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  3)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 6 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size*3]~ 0 20 (_array ~reg ((_range  4)(_dto i 15 i 0)))))
		(_sig (_int left_data_storage ~[15:0]reg~[0:window_size*3]~ 0 20 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int right_data_storage ~[15:0]reg~[0:window_size*3]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 22 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 22 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[6:0]reg~ 0 23 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int full ~reg 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~ 0 25 (_array ~reg ((_dto i 21 i 0)))))
		(_sig (_int min_diff ~[21:0]reg~ 0 25 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~[0:59]~ 0 26 (_array ~reg ((_to i 0 i 59)(_dto i 21 i 0)))))
		(_sig (_int current_diff ~[21:0]reg~[0:59]~ 0 26 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int j ~integer~S 0 27 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int shift_index_counter ~integer~S 0 28 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int final_index ~integer~S 0 29 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int diff_done ~integer~S 0 30 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[7:0]reg~[0:window_size*2]~ 0 32 (_array ~reg ((_range  5)(_dto i 7 i 0)))))
		(_sig (_int phase_diff_LUT ~[7:0]reg~[0:window_size*2]~ 0 32 (_arch (_uni ))) (_reg memory )(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#33_0@ (_arch 0 0 33 (_prcs 0(_trgt(17(0))(17(1))(17(2))(17(3))(17(4))(17(5))(17(6))(17(7))(17(8))(17(9))(17(10))(17(11))(17(12))(17(13))(17(14))(17(15))(17(16))(17(17))(17(18))(17(19))(17(20))(17(21))(17(22))(17(23))(17(24))(17(25))(17(26))(17(27))(17(28))(17(29))(17(30))(17(31))(17(32))(17(33))(17(34))(17(35))(17(36))(17(37))(17(38))(17(39))(17(40))(17(41))(17(42))(17(43))(17(44))(17(45))(17(46))(17(47))(17(48))(17(49))(17(50))(17(51))(17(52))(17(53))(17(54))(17(55))(17(56))(17(57))(17(58))(17(59))(17(60))(9)(11)(14)(12(0))(12(1))(12(2))(12(3))(12(4))(12(5))(12(6))(12(7))(12(8))(12(9))(12(10))(12(11))(12(12))(12(13))(12(14))(12(15))(12(16))(12(17))(12(18))(12(19))(12(20))(12(21))(12(22))(12(23))(12(24))(12(25))(12(26))(12(27))(12(28))(12(29))(12(30))(12(31))(12(32))(12(33))(12(34))(12(35))(12(36))(12(37))(12(38))(12(39))(12(40))(12(41))(12(42))(12(43))(12(44))(12(45))(12(46))(12(47))(12(48))(12(49))(12(50))(12(51))(12(52))(12(53))(12(54))(12(55))(12(56))(12(57))(12(58))(12(59))(16)(13))
			)))
			(@ALWAYS#161,164,197,216,234_1@ (_arch 1 0 161 (_prcs 1(_trgt(4)(9)(5)(10)(11)(16)(8)(6)(7)(14)(13)(12)(15))(_read(0)(3)(17)(15)(8)(9)(2)(1)(10)(16)(14)(13)(6)(7)(12)(11))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_model . beam_forming 10 -1)

)
V 000053 55 1861          1492046858157 Start_Behave
(_unit VHDL (start_generator 0 54(start_behave 0 64))
	(_version vd0)
	(_time 1492046858158 2017.04.12 20:27:38)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code c99a9b9dc49e9cdecf9add90cecfcecfcccf9ccfcc)
	(_ent
		(_time 1492043708291)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int Start_Enable -1 0 57(_ent(_in))))
		(_port (_int SCL -2 0 58(_ent(_in))))
		(_port (_int SDA -2 0 59(_ent(_in))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Gen_State 0 0 66(_arch(_uni))))
		(_sig (_int Next_Start_Gen_State 0 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 68(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Gen_State 1 0 68(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_1 2 0 69(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_2 3 0 70(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Gen_State_3 4 0 71(_arch(_string \"11"\))))
		(_prcs
			(I2C_Start_Gen_States(_arch 0 0 76(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Start_Gen_State_Machine(_arch 1 0 85(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(4)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Behave 2 -1)
)
V 000057 55 1625          1492046858163 Start_Det_Behave
(_unit VHDL (start_detect 0 138(start_det_behave 0 147))
	(_version vd0)
	(_time 1492046858164 2017.04.12 20:27:38)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code c99a9b9dc49e9cdecfc9dd90cecfcdcfcccecdcfcc)
	(_ent
		(_time 1492043708311)
	)
	(_object
		(_port (_int MPU_CLK -1 0 139(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 140(_ent(_in)(_event))))
		(_port (_int SCL -2 0 141(_ent(_in)(_event))))
		(_port (_int SDA -2 0 142(_ent(_in)(_event))))
		(_port (_int Start_Det -1 0 143(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 149(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Start_Det_State 0 0 149(_arch(_uni)(_event))))
		(_sig (_int Next_Start_Det_State 0 0 150(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 151(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Start_Det_State 1 0 151(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 152(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Start_Det_State_1 2 0 152(_arch(_string \"01"\))))
		(_prcs
			(I2C_Start_Det_States(_arch 0 0 156(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Start_Det_Reg(_arch 1 0 165(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Start_Det_State_Machine(_arch 2 0 182(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Start_Det_Behave 3 -1)
)
V 000052 55 1867          1492046858169 Stop_Behave
(_unit VHDL (stop_generator 0 213(stop_behave 0 223))
	(_version vd0)
	(_time 1492046858170 2017.04.12 20:27:38)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code d98a8b8ad48edbcedd889f838fdfdcdf8cdfdcdedb)
	(_ent
		(_time 1492043708318)
	)
	(_object
		(_port (_int MPU_CLK -1 0 214(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 215(_ent(_in)(_event))))
		(_port (_int Stop_Enable -1 0 216(_ent(_in))))
		(_port (_int SCL -2 0 217(_ent(_in))))
		(_port (_int SDA -2 0 218(_ent(_in))))
		(_port (_int SDA_EN3 -1 0 219(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 225(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Gen_State 0 0 225(_arch(_uni))))
		(_sig (_int Next_Stop_Gen_State 0 0 226(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 227(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Gen_State 1 0 227(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 228(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_1 2 0 228(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 229(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_2 3 0 229(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 230(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Gen_State_3 4 0 230(_arch(_string \"11"\))))
		(_prcs
			(I2C_Stop_Gen_States(_arch 0 0 234(_prcs (_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(Stop_Gen_State_Machine(_arch 1 0 244(_prcs (_simple)(_trgt(5)(7))(_sens(2)(3)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Behave 2 -1)
)
V 000056 55 1614          1492046858175 Stop_Det_Behave
(_unit VHDL (stop_detect 0 297(stop_det_behave 0 306))
	(_version vd0)
	(_time 1492046858176 2017.04.12 20:27:38)
	(_source (\./../../i2c_ss_blk.vhd\))
	(_parameters tan)
	(_code d98a8b8ad48edbcedddb9f838cdfdcdedddfdcdfda)
	(_ent
		(_time 1492043708324)
	)
	(_object
		(_port (_int MPU_CLK -1 0 298(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 299(_ent(_in)(_event))))
		(_port (_int SCL -2 0 300(_ent(_in)(_event))))
		(_port (_int SDA -2 0 301(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 302(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 308(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_Stop_Det_State 0 0 308(_arch(_uni)(_event))))
		(_sig (_int Next_Stop_Det_State 0 0 309(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 310(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle_Stop_Det_State 1 0 310(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 311(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Stop_Det_State_1 2 0 311(_arch(_string \"01"\))))
		(_prcs
			(I2C_Stop_Det_States(_arch 0 0 315(_prcs (_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(Stop_Det_Reg(_arch 1 0 324(_prcs (_trgt(4))(_sens(0)(1)(2)(3)(5)))))
			(Stop_Det_State_Machine(_arch 2 0 341(_prcs (_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Stop_Det_Behave 3 -1)
)
V 000051 55 1504          1492046858209 Int_Behave
(_unit VHDL (int_ctrl_block 0 52(int_behave 0 66))
	(_version vd0)
	(_time 1492046858210 2017.04.12 20:27:38)
	(_source (\./../../i2c_int_blk.vhd\))
	(_parameters tan)
	(_code f8aaa0a8a5aea8edacaaeba3adfffafeabfdaefefa)
	(_ent
		(_time 1492043708585)
	)
	(_object
		(_port (_int MPU_CLK -1 0 53(_ent(_in)(_event))))
		(_port (_int RST_L -1 0 54(_ent(_in))))
		(_port (_int abort -1 0 55(_ent(_in))))
		(_port (_int Trans_IE -1 0 56(_ent(_in))))
		(_port (_int Recieve_IE -1 0 57(_ent(_in))))
		(_port (_int I2C_RW -1 0 58(_ent(_in))))
		(_port (_int Trans_Buffer_Empty -1 0 59(_ent(_in))))
		(_port (_int Recieve_Buffer_Full -1 0 60(_ent(_in))))
		(_port (_int Iack -1 0 61(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 62(_ent(_out))))
		(_port (_int INTR_L -1 0 63(_ent(_out))))
		(_sig (_int tbe_en -1 0 67(_arch(_uni)(_event))))
		(_sig (_int rbf_en -1 0 68(_arch(_uni)(_event))))
		(_sig (_int reset -1 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment (_trgt(11))(_sens(3)(5)(6)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(12))(_sens(4)(5)(7)))))
			(line__73(_arch 2 0 73(_assignment (_trgt(13))(_sens(1)(2)))))
			(line__75(_arch 3 0 75(_prcs (_trgt(9)(10))(_sens(11)(12)(13)(0)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Int_Behave 4 -1)
)
V 000052 55 2036          1492046858237 Arch_Behave
(_unit VHDL (arbitrator 0 54(arch_behave 0 67))
	(_version vd0)
	(_time 1492046858238 2017.04.12 20:27:38)
	(_source (\./../../i2c_arb_blk.vhd\))
	(_parameters tan)
	(_code 184a4b1e124f4e0e141e0c434b1e191f1c1e4e1f1a)
	(_ent
		(_time 1492043708858)
	)
	(_object
		(_port (_int MPU_CLK -1 0 55(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 56(_ent(_in)(_event))))
		(_port (_int SCL -2 0 57(_ent(_in))))
		(_port (_int SDA -2 0 58(_ent(_in)(_event))))
		(_port (_int SDA_EN1 -1 0 59(_ent(_in)(_event))))
		(_port (_int SDA_EN2 -1 0 60(_ent(_in)(_event))))
		(_port (_int SDA_EN3 -1 0 61(_ent(_in)(_event))))
		(_port (_int WCS_Ack -1 0 62(_ent(_in)(_event))))
		(_port (_int RCS_Ack -1 0 63(_ent(_in))))
		(_port (_int Lost_ARB -1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Current_State 0 0 68(_arch(_uni)(_event))))
		(_sig (_int Next_State 0 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 70(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int Idle 1 0 70(_arch(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 71(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_1 2 0 71(_arch(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 72(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_2 3 0 72(_arch(_string \"10"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 73(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int State_3 4 0 73(_arch(_string \"11"\))))
		(_prcs
			(I2C_Arb_States(_arch 0 0 78(_prcs (_trgt(10))(_sens(0)(1)(11))(_dssslsensitivity 2))))
			(I2C_Arb_Register(_arch 1 0 87(_prcs (_trgt(9))(_sens(0)(1)(3)(4)(5)(6)(7)(10)(8))(_dssslsensitivity 8))))
			(I2C_Arb_Logic(_arch 2 0 107(_prcs (_simple)(_trgt(11))(_sens(2)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Arch_Behave 3 -1)
)
V 000053 55 3058          1492046858262 Count_Behave
(_unit VHDL (counter_block 0 57(count_behave 0 71))
	(_version vd0)
	(_time 1492046858263 2017.04.12 20:27:38)
	(_source (\./../../i2c_cnt_blk.vhd\))
	(_parameters tan)
	(_code 37656632666166213361236d633035326131353164)
	(_ent
		(_time 1492043709145)
	)
	(_object
		(_port (_int MPU_CLK -1 0 58(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 59(_ent(_in))))
		(_port (_int SCL -2 0 60(_ent(_in)(_event))))
		(_port (_int Abort -1 0 61(_ent(_in))))
		(_port (_int Byte_Cnt_EN -1 0 62(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_EN -1 0 63(_ent(_in)(_event))))
		(_port (_int go -1 0 64(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 65(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Byte_Count_Reg 0 0 65(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 66(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 1 0 66(_ent(_out))))
		(_port (_int Bit_Cnt_Flag -1 0 67(_ent(_out))))
		(_port (_int Byte_Cnt_Flag -1 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Bit_Counter 2 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Byte_Counter 3 0 73(_arch(_uni)(_event))))
		(_sig (_int Current_Bit_State -1 0 74(_arch(_uni)(_event))))
		(_sig (_int Next_Bit_State -1 0 75(_arch(_uni))))
		(_cnst (_int Idle_Bit_State -1 0 76(_arch((i 2)))))
		(_cnst (_int Count_Bit_State -1 0 77(_arch((i 3)))))
		(_sig (_int Current_Byte_State -1 0 78(_arch(_uni)(_event))))
		(_sig (_int Next_Byte_State -1 0 79(_arch(_uni))))
		(_cnst (_int Idle_Byte_State -1 0 80(_arch((i 2)))))
		(_cnst (_int Count_Byte_State -1 0 81(_arch((i 3)))))
		(_sig (_int reset -1 0 82(_arch(_uni)(_event))))
		(_sig (_int Byte_Cmpr -1 0 84(_arch(_uni)(_event))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment (_alias((Bit_Count)(Bit_Counter)))(_trgt(8))(_sens(11)))))
			(line__89(_arch 1 0 89(_assignment (_trgt(17))(_sens(1)(3)(6)))))
			(Bit_Count_States(_arch 2 0 91(_prcs (_trgt(13))(_sens(0)(17)(14))(_dssslsensitivity 2))))
			(Bit_Countp(_arch 3 0 100(_prcs (_trgt(9)(11))(_sens(0)(2)(5)(13)(17)(11))(_dssslsensitivity 5))))
			(Bit_Count_State_Machine(_arch 4 0 121(_prcs (_simple)(_trgt(14))(_sens(2)(5)(13)))))
			(Byte_Count_States(_arch 5 0 148(_prcs (_trgt(15))(_sens(0)(17)(16))(_dssslsensitivity 2))))
			(Byte_Countp(_arch 6 0 157(_prcs (_trgt(10)(12))(_sens(0)(2)(4)(15)(17)(18)(12))(_dssslsensitivity 6))))
			(Byte_Comparitor(_arch 7 0 182(_prcs (_trgt(18))(_sens(0)(7)(12)(17)))))
			(Byte_Count_State_Machine(_arch 8 0 195(_prcs (_simple)(_trgt(16))(_sens(2)(4)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197379)
		(33686018 33686018)
	)
	(_model . Count_Behave 9 -1)
)
V 000055 55 1460          1492046858289 Clk_Gen_Behave
(_unit VHDL (i2c_clock_generator 0 54(clk_gen_behave 0 67))
	(_version vd0)
	(_time 1492046858290 2017.04.12 20:27:38)
	(_source (\./../../i2c_clk_blk.vhd\))
	(_parameters tan)
	(_code 56040d50520101430357450c545000505550045300)
	(_ent
		(_time 1492043709415)
	)
	(_object
		(_gen (_int cnt_f_hi -1 0 55 \105\ (_ent((i 105)))))
		(_gen (_int cnt_s_hi -1 0 56 \417\ (_ent((i 417)))))
		(_gen (_int cnt_f_lo -1 0 57 \209\ (_ent gms((i 209)))))
		(_gen (_int cnt_s_lo -1 0 58 \834\ (_ent gms((i 834)))))
		(_port (_int MPU_CLK -2 0 59(_ent(_in)(_event))))
		(_port (_int Rst_L -2 0 60(_ent(_in))))
		(_port (_int Mode -2 0 61(_ent(_in)(_event))))
		(_port (_int Abort -2 0 62(_ent(_in))))
		(_port (_int SCL_CK -2 0 63(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~834~13 0 68(_scalar (_to i 0 i 834))))
		(_sig (_int count 0 0 68(_arch(_uni))))
		(_sig (_int reset -2 0 69(_arch(_uni)(_event))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(6))(_sens(1)(3)))))
			(counter(_arch 1 0 74(_prcs (_trgt(5))(_sens(0)(2)(6)(5))(_dssslsensitivity 3))))
			(std_fast(_arch 2 0 89(_prcs (_simple)(_trgt(4))(_sens(0)(2)(5)(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . Clk_Gen_Behave 3 -1)
)
V 000053 55 1056          1492046858315 Synch_Behave
(_unit VHDL (synch_block 0 62(synch_behave 0 71))
	(_version vd0)
	(_time 1492046858316 2017.04.12 20:27:38)
	(_source (\./../../i2c_sync_blk.vhd\))
	(_parameters tan)
	(_code 663537676931677067647e3f616064603560306065)
	(_ent
		(_time 1492043709587)
	)
	(_object
		(_port (_int MPU_CLK -1 0 63(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 64(_ent(_in)(_event))))
		(_port (_int SCL -2 0 65(_ent(_in)(_event))))
		(_port (_int SDA -2 0 66(_ent(_in)(_event))))
		(_port (_int SCL_synch -2 0 67(_ent(_out))))
		(_port (_int SDA_synch -2 0 68(_ent(_out))))
		(_sig (_int t1 -2 0 72(_arch(_uni))))
		(_sig (_int t2 -2 0 73(_arch(_uni))))
		(_prcs
			(Sync(_arch 0 0 79(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Synch_Behave 1 -1)
)
V 000056 55 8790          1492046858345 I2C_Main_Behave
(_unit VHDL (i2c_main 0 56(i2c_main_behave 0 90))
	(_version vd0)
	(_time 1492046858346 2017.04.12 20:27:38)
	(_source (\./../../i2c_main_blk.vhd\))
	(_parameters tan)
	(_code 85d7de8e82d2d290d381d38394dfdd83d0838c86878386)
	(_ent
		(_time 1492043709789)
	)
	(_object
		(_port (_int MPU_CLK -1 0 57(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 58(_ent(_in))))
		(_port (_int SCL -2 0 59(_ent(_in)(_event))))
		(_port (_int SDA -2 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 61(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Bit_Count 0 0 61(_ent(_in)(_event))))
		(_port (_int Bit_Cnt_Flag -1 0 62(_ent(_in)(_event))))
		(_port (_int Byte_Cnt_Flag -1 0 63(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 64(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Trans_Buffer 1 0 64(_ent(_in))))
		(_port (_int Low_Address_Reg 1 0 65(_ent(_in))))
		(_port (_int Lost_Arb -1 0 66(_ent(_in))))
		(_port (_int Start_Det -1 0 67(_ent(_in)(_event))))
		(_port (_int Stop_Det -1 0 68(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 69(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Command_Reg 2 0 69(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 72(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Status_Reg 3 0 72(_ent(_out))))
		(_port (_int Read_Buffer 1 0 76(_ent(_out))))
		(_port (_int Bit_Cnt_EN -1 0 77(_ent(_out))))
		(_port (_int Byte_Cnt_EN -1 0 78(_ent(_out))))
		(_port (_int Start_EN -1 0 79(_ent(_out))))
		(_port (_int Stop_EN -1 0 80(_ent(_out))))
		(_port (_int SDA_EN1 -1 0 81(_ent(_out))))
		(_port (_int TBE_Set -1 0 82(_ent(_out))))
		(_port (_int RBF_Set -1 0 83(_ent(_out))))
		(_port (_int Go_Clear -1 0 84(_ent(_out))))
		(_port (_int WCS_Ack -1 0 85(_ent(_out))))
		(_port (_int RCS_Ack -1 0 86(_ent(_out))))
		(_sig (_int go -1 0 91(_arch(_uni)(_event))))
		(_sig (_int abort -1 0 92(_arch(_uni))))
		(_sig (_int I2C_Bus_Busy -1 0 93(_arch(_uni))))
		(_sig (_int Error -1 0 94(_arch(_uni))))
		(_sig (_int Abort_Ack -1 0 95(_arch(_uni))))
		(_sig (_int Done -1 0 96(_arch(_uni))))
		(_sig (_int Reset -1 0 97(_arch(_uni)(_event))))
		(_sig (_int I2C_RW_Bit -1 0 99(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 100(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Read_SR 4 0 100(_arch(_uni))))
		(_sig (_int Trans_Buffer_SR 4 0 101(_arch(_uni))))
		(_sig (_int Value -1 0 103(_arch(_uni)(_event))))
		(_sig (_int det_low -1 0 105(_arch(_uni)(_event))))
		(_sig (_int det_high -1 0 106(_arch(_uni)(_event))))
		(_sig (_int MCS_Write_Flag -1 0 107(_arch(_uni))))
		(_sig (_int MCS_Read_Flag -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 109(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int load 5 0 109(_arch(_uni)(_event))))
		(_sig (_int shift -1 0 110(_arch(_uni)(_event))))
		(_sig (_int bit_cnt2 -1 0 111(_arch(_uni)(_event))))
		(_sig (_int b0 -1 0 114(_arch(_uni))))
		(_sig (_int b1 -1 0 115(_arch(_uni))))
		(_sig (_int s -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 120(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int MCS 6 0 120(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 121(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Idle_State 7 0 121(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 122(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Start_EN_State 8 0 122(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 123(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_Slv_Addr_State 9 0 123(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 124(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Write_State 10 0 124(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 125(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Main_Read_State 11 0 125(_arch(_string \"10000"\))))
		(_sig (_int WCS 6 0 129(_arch(_uni)(_event))))
		(_sig (_int Next_WCS 6 0 130(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 131(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Write_State 12 0 131(_arch(_string \"00001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 132(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Write_State 13 0 132(_arch(_string \"00010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 133(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Delay_Ack_Write_State 14 0 133(_arch(_string \"00100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 134(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Ack_Write_State 15 0 134(_arch(_string \"01000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 135(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int Error_Write_State 16 0 135(_arch(_string \"10000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 139(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int RCS 17 0 139(_arch(_uni)(_event))))
		(_sig (_int Next_RCS 17 0 140(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 141(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Read_State 18 0 141(_arch(_string \"000001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 142(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Read_State 19 0 142(_arch(_string \"000010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 143(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State 20 0 143(_arch(_string \"000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1328 0 144(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Delay_Ack_Read_State2 21 0 144(_arch(_string \"001000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 145(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Ack_Read_State 22 0 145(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 146(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int Error_Read_State 23 0 146(_arch(_string \"100000"\))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_alias((go)(Command_Reg(1))))(_simpleassign BUF)(_trgt(25))(_sens(12(1))))))
			(line__150(_arch 1 0 150(_assignment (_alias((abort)(Command_Reg(0))))(_simpleassign BUF)(_trgt(26))(_sens(12(0))))))
			(line__151(_arch 2 0 151(_assignment (_alias((I2C_RW_Bit)(Low_Address_Reg(0))))(_simpleassign BUF)(_trgt(32))(_sens(8(0))))))
			(line__153(_arch 3 0 153(_assignment (_alias((WCS_Ack)(WCS(3))))(_simpleassign BUF)(_trgt(23))(_sens(47(3))))))
			(line__154(_arch 4 0 154(_assignment (_alias((RCS_Ack)(RCS(4))))(_simpleassign BUF)(_trgt(24))(_sens(49(4))))))
			(line__156(_arch 5 0 156(_assignment (_alias((Status_Reg)(I2C_Bus_Busy)(Error)(Abort_Ack)(Done)))(_trgt(13))(_sens(27)(28)(29)(30)))))
			(line__158(_arch 6 0 158(_assignment (_trgt(31))(_sens(1)(26)))))
			(line__160(_arch 7 0 160(_assignment (_trgt(39))(_sens(32)(46(4))))))
			(line__162(_arch 8 0 162(_assignment (_trgt(38))(_sens(32)(46(3))(46(2))))))
			(output_proc(_arch 9 0 164(_prcs (_trgt(14)(15)(16)(17)(18)(20)(21)(22)(27)(28)(29)(30)(42)(43)(44)(45))(_sens(0)(10)(11)(31)(32)(36)(42)(46)(47)(4)(5)(6)(26)(27)(33)(38)(39)(43)(44)(45)(49(2))(49(0))(49(4))(49(5)))(_dssslsensitivity 9))))
			(I2C_Det(_arch 10 0 281(_prcs (_trgt(36)(37))(_sens(0)(2)(31)))))
			(I2C_Load_SR_Process(_arch 11 0 303(_prcs (_trgt(34(d_7_0))(34)(35))(_sens(0)(31)(40)(41)(7(7))(7(d_6_0))(8(7))(8(d_6_0))(34(7))(34(d_6_0))(34(d_7_0))(35))(_dssslsensitivity 4))))
			(I2C_drive_sda_Process(_arch 12 0 334(_prcs (_trgt(19))(_sens(0)(5)(31)(35)(46(0))(46(1))(47(2))(47(3))(47(4))(36)(49(4)))(_dssslsensitivity 9))))
			(I2C_Write_Process(_arch 13 0 357(_prcs (_simple)(_trgt(40)(41))(_sens(0)(4)(31)(36)(46(3))(46(2))(47(0)))(_read(40)))))
			(I2C_Read_Process(_arch 14 0 384(_prcs (_trgt(33))(_sens(0)(3)(4)(31)(37)(49)(33)(46(4)))(_dssslsensitivity 6))))
			(I2C_WSM(_arch 15 0 410(_prcs (_trgt(47))(_sens(0)(31)(48)))))
			(I2C_WSM_Process(_arch 16 0 419(_prcs (_simple)(_trgt(48))(_sens(3)(5)(9)(36)(37)(38)(47)))))
			(I2C_RSM(_arch 17 0 469(_prcs (_trgt(49))(_sens(0)(31)(50)))))
			(I2C_RSM_Process(_arch 18 0 478(_prcs (_simple)(_trgt(50))(_sens(3)(5)(9)(36)(37)(39)(49)))))
			(I2C_MSM_Process(_arch 19 0 539(_prcs (_trgt(46))(_sens(0)(2)(6)(10)(25)(31)(32)(46)(27)(47(3)))(_dssslsensitivity 8))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_part (46(0))(46(1))(47(2))(47(3))(47(4))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018)
		(197122)
		(770)
		(515)
		(771)
		(131586)
		(33686018 131586)
	)
	(_model . I2C_Main_Behave 20 -1)
)
V 000058 55 5338          1492046858387 MPU_to_I2C_Behave
(_unit VHDL (mpu_to_i2c 0 55(mpu_to_i2c_behave 0 83))
	(_version vd0)
	(_time 1492046858388 2017.04.12 20:27:38)
	(_source (\./../../i2c_mpu_blk.vhd\))
	(_parameters tan)
	(_code b4e6b2e1b0e2e5a1b1b7a0eeb3b1e2b2bdb7b6b2b7)
	(_ent
		(_time 1492043709997)
	)
	(_object
		(_port (_int MPU_CLK -1 0 56(_ent(_in)(_event))))
		(_port (_int Rst_L -1 0 57(_ent(_in)(_event))))
		(_port (_int CS_L -1 0 58(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 59(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Addr_Bits 0 0 59(_ent(_in)(_event))))
		(_port (_int RW_L -1 0 60(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 61(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Read_Buffer 1 0 61(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 62(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Status_Reg 2 0 62(_ent(_in))))
		(_port (_int TBE_Set -1 0 66(_ent(_in)(_event))))
		(_port (_int RBF_Set -1 0 67(_ent(_in)(_event))))
		(_port (_int Iack_Clear -1 0 68(_ent(_in)(_event))))
		(_port (_int Go_Clear -1 0 69(_ent(_in)(_event))))
		(_port (_int Low_Address_Reg 1 0 70(_ent(_out))))
		(_port (_int Upper_Address_Reg 0 0 71(_ent(_out))))
		(_port (_int Byte_Count_Reg 1 0 72(_ent(_out))))
		(_port (_int Command_Reg 1 0 73(_ent(_out))))
		(_port (_int Trans_Buffer 1 0 76(_ent(_out))))
		(_port (_int Trans_Buffer_Empty -1 0 77(_ent(_out))))
		(_port (_int Read_Buffer_Full -1 0 78(_ent(_out))))
		(_port (_int Iack -1 0 79(_ent(_out))))
		(_port (_int DATA 1 0 80(_ent(_inout)(_event))))
		(_sig (_int tbe -1 0 84(_arch(_uni))))
		(_sig (_int rbf -1 0 85(_arch(_uni))))
		(_sig (_int write_pulse -1 0 87(_arch(_uni)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ns 3 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int transb 4 0 90(_arch(_uni))))
		(_sig (_int laddr 4 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 92(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int upaddr 5 0 92(_arch(_uni))))
		(_sig (_int bcnt 4 0 93(_arch(_uni))))
		(_sig (_int cmd 4 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 96(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int write 6 0 96(_arch(_string \"000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 97(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int low_addr 7 0 97(_arch(_string \"001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 98(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int up_addr 8 0 98(_arch(_string \"010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 99(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int command 9 0 99(_arch(_string \"100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 100(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int byte_cnt 10 0 100(_arch(_string \"101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 101(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int iack_st 11 0 101(_arch(_string \"110"\))))
		(_sig (_int temp_data 4 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1315 0 171(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int idle 12 0 171(_prcs 10(_string \"00"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1317 0 172(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int one 13 0 172(_prcs 10(_string \"01"\))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1319 0 173(_array -1 ((_dto i 1 i 0)))))
		(_cnst (_int two 14 0 173(_prcs 10(_string \"10"\))))
		(_prcs
			(line__108(_arch 0 0 108(_assignment (_alias((Trans_Buffer_Empty)(tbe)))(_simpleassign BUF)(_trgt(16))(_sens(20)))))
			(line__109(_arch 1 0 109(_assignment (_alias((Read_Buffer_Full)(rbf)))(_simpleassign BUF)(_trgt(17))(_sens(21)))))
			(line__110(_arch 2 0 110(_assignment (_trgt(19))(_sens(29)(2)(4)))))
			(line__111(_arch 3 0 111(_assignment (_alias((Trans_Buffer)(transb)))(_trgt(15))(_sens(24)))))
			(line__112(_arch 4 0 112(_assignment (_alias((Low_Address_Reg)(laddr)))(_trgt(11))(_sens(25)))))
			(line__113(_arch 5 0 113(_assignment (_alias((Upper_Address_Reg)(upaddr)))(_trgt(12))(_sens(26)))))
			(line__114(_arch 6 0 114(_assignment (_alias((Command_Reg)(cmd)))(_trgt(14))(_sens(28)))))
			(line__115(_arch 7 0 115(_assignment (_alias((Byte_Count_Reg)(bcnt)))(_trgt(13))(_sens(27)))))
			(tdata(_arch 8 0 117(_prcs (_simple)(_trgt(29))(_sens(20)(21)(3(2))(5)(6)))))
			(MPU(_arch 9 0 127(_prcs (_trgt(24)(25)(26)(27)(28(7))(28))(_sens(22)(0)(1)(3)(10)(19)(24)(25)(26)(27)(28))(_dssslsensitivity 6))))
			(pulse_write(_arch 10 0 169(_prcs (_trgt(22)(23))(_sens(0)(1)(2)(4)(23))(_dssslsensitivity 4))))
			(iack_set(_arch 11 0 208(_prcs (_trgt(18))(_sens(0)(1)(9)(2)(3)(4))(_dssslsensitivity 3))))
			(trans_buf_empty(_arch 12 0 221(_prcs (_trgt(20))(_sens(0)(1)(7)(2)(3)(4))(_dssslsensitivity 3))))
			(read_buf_full(_arch 13 0 234(_prcs (_trgt(21))(_sens(0)(1)(8)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036)
		(2)
		(131586)
		(33686018 33686018)
		(131843)
	)
	(_model . MPU_to_I2C_Behave 14 -1)
)
V 000062 55 344           1492046859329 $root 0000000000557 3
™U    ™U  @  -  gßó©hÃÇˇ∆k3!¸ï&f€FBŸî8m™WçïôË}z~7§‹ƒÊπ‡ÓFD[í¬‡ËbêÊ◊Ô)÷Ñ“g]´üÜÉêã˘>º¢Ç§ÖFKD∆Y+ÒA(Áçg√ı+l …˘l§·\ìaB €›ù"Ÿ÷Ë#∑W2˝t%˝ù∂X◊ºë«bƒS£†√Æ°Ü≥“ÙŒ ∞Y®)µûçGéƒΩ˛DG#`@Z Êπ-üBÁãiÁh…lÿ´$'rC◊†ı¡Ê]=ã»˘Zß/X!.k√V"o{ﬁMk)
3àîCDä M≤™˜)ÇD$€,ºï°Í‹≤∂íÙ0eg∏!b≈—‡6¢°˝ö®1CÉÄa˜WÊéË⁄ıÂ⁄/!≥jÖ∂¥;sÕa_‚Ú¡OÊ«rPIƒ≥£ÆBÙU™U™V 000048 55 10339         1492046859331 I2C_Top
(_unit VERILOG 6.3365.6.764 (I2C_Top 0 55(I2C_Top 0 55))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../i2c_top.v\ VERILOG (\./../../i2c_top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_code 540408525201034102505106120f05505d575650575102)
	(_ent
		(_time 1492046859000)
	)
	(_parameters        accs         )
	(_object
		(_port (_int SDA ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 56 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int Clock ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset_L ~wire 0 57 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CS_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RW_L ~wire 0 58 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int INTR_L ~wire 0 58 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int A0 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A1 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int A2 ~wire 0 59 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 60 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int DATA ~[7:0]wire~ 0 60 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int Start_Enable ~wire 0 78 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Enable ~wire 0 79 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Start_Det_Bit ~wire 0 80 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Stop_Det_Bit ~wire 0 81 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1 ~wire 0 83 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_2 ~wire 0 84 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_3 ~wire 0 85 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_EN_1_out ~wire 0 87 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_2_out ~wire 0 88 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_EN_3_out ~wire 0 89 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SCL_CK ~wire 0 91 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL_synch ~wire 0 93 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA_synch ~wire 0 94 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[2:0]wire~ 0 95 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int Bit_Count ~[2:0]wire~ 0 95 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Enable ~wire 0 96 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Enable ~wire 0 97 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bit_Count_Flag ~wire 0 98 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Flag ~wire 0 99 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buf_Empty_Set ~wire 0 100 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buf_Full_Set ~wire 0 101 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Iack_Clear ~wire 0 102 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Go_Clear ~wire 0 103 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer_Empty ~wire 0 104 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer_Full ~wire 0 105 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int abits ~[2:0]wire~ 0 106 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SDA1 ~wire 0 108 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SCL1 ~wire 0 109 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wcsack ~wire 0 110 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rcsack ~wire 0 111 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Command_Reg ~[7:0]wire~ 0 113 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Status_Reg ~[7:0]wire~ 0 116 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Read_Buffer ~[7:0]wire~ 0 121 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Trans_Buffer ~[7:0]wire~ 0 122 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Low_Address_Reg ~[7:0]wire~ 0 123 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Byte_Count_Reg ~[7:0]wire~ 0 125 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_GO ~wire 0 128 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort ~wire 0 129 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Iack ~wire 0 130 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Mode ~wire 0 131 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Addr_Size ~wire 0 132 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int I2C_Recieve_IE ~wire 0 133 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Trans_IE ~wire 0 134 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Bus_Busy ~wire 0 137 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Abort_Ack ~wire 0 138 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Error ~wire 0 139 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Lost_Arb ~wire 0 140 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_Done ~wire 0 141 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_RW_Bit ~wire 0 144 (_arch (_uni)))(_net)(_flags1))
		(_sig (_virtual \3 \ 0 223 (_uni ((41(d_7_5))(41(3))))))
		(_sig (_virtual \2 \ 0 220 (_uni ((46)(47)))))
		(_sig (_virtual \1 \ 0 187 (_uni ((53)(55)(54)(56)(57)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#151_0@ (_arch 0 0 151 (_prcs 0(_simple)(_trgt(46))(_sens(40(7)))
			)))
			(@ASSIGN#152_1@ (_arch 1 0 152 (_prcs 1(_simple)(_trgt(47))(_sens(40(6)))
			)))
			(@ASSIGN#153_2@ (_arch 2 0 153 (_prcs 2(_simple)(_trgt(49))(_sens(40(4)))
			)))
			(@ASSIGN#154_3@ (_arch 3 0 154 (_prcs 3(_simple)(_trgt(50))(_sens(40(2)))
			)))
			(@ASSIGN#155_4@ (_arch 4 0 155 (_prcs 4(_simple)(_trgt(52))(_sens(40(1)))
			)))
			(@ASSIGN#156_5@ (_arch 5 0 156 (_prcs 5(_simple)(_trgt(51))(_sens(40(0)))
			)))
			(@ASSIGN#157_6@ (_arch 6 0 157 (_prcs 6(_simple)(_trgt(58))(_sens(44(0)))
			)))
			(@ASSIGN#160_7@ (_arch 7 0 160 (_prcs 7(_simple)(_trgt(53))(_sens(41(7)))
			)))
			(@ASSIGN#161_8@ (_arch 8 0 161 (_prcs 8(_simple)(_trgt(54))(_sens(41(6)))
			)))
			(@ASSIGN#162_9@ (_arch 9 0 162 (_prcs 9(_simple)(_trgt(55))(_sens(41(5)))
			)))
			(@ASSIGN#163_10@ (_arch 10 0 163 (_prcs 10(_simple)(_trgt(56))(_sens(41(4)))
			)))
			(@ASSIGN#164_11@ (_arch 11 0 164 (_prcs 11(_simple)(_trgt(57))(_sens(41(3)))
			)))
			(@ASSIGN#167_12@ (_arch 12 0 167 (_prcs 12(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#168_13@ (_arch 13 0 168 (_prcs 13(_simple)(_trgt(37))(_sens(1))
			)))
			(@ASSIGN#174_14@ (_arch 14 0 174 (_prcs 14(_simple)(_trgt(1))(_sens(21))
			)))
			(@ASSIGN#176_15@ (_arch 15 0 176 (_prcs 15(_simple)(_trgt(0))(_sens(15)(16)(17))
			)))
			(@ASSIGN#178_16@ (_arch 16 0 178 (_prcs 16(_simple)(_trgt(35))(_sens(9)(8)(7))
			)))
		)
	)
	
	
	(_scope
	)
	(_inst MPU_to_I2C_1 0 180 (_ent . MPU_to_I2C)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((CS_L) (CS_L))
			((Addr_Bits) (abits))
			((RW_L) (RW_L))
			((Read_Buffer) (Read_Buffer))
			((Status_Reg) (\1 \))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Iack_Clear) (Iack_Clear))
			((Go_Clear) (Go_Clear))
			((Low_Address_Reg) (Low_Address_Reg))
			((Upper_Address_Reg) (_open))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Command_Reg) (Command_Reg))
			((Trans_Buffer) (Trans_Buffer))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Read_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((DATA) (DATA))
		)
	)
	(_inst I2C_Main_1 0 207 (_ent . I2C_Main)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
			((Trans_Buffer) (Trans_Buffer))
			((Low_Address_Reg) (Low_Address_Reg))
			((Lost_Arb) (I2C_Lost_Arb))
			((Start_Det) (Start_Det_Bit))
			((Stop_Det) (Stop_Det_Bit))
			((Command_Reg) (\2 \))
			((Status_Reg) (\3 \))
			((Read_Buffer) (Read_Buffer))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Start_EN) (Start_Enable))
			((Stop_EN) (Stop_Enable))
			((SDA_EN1) (SDA_EN_1))
			((TBE_Set) (Trans_Buf_Empty_Set))
			((RBF_Set) (Read_Buf_Full_Set))
			((Go_Clear) (Go_Clear))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
		)
	)
	(_inst Synch_1 0 240 (_ent . Synch_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL1))
			((SDA) (SDA1))
			((SCL_synch) (SCL_synch))
			((SDA_synch) (SDA_synch))
		)
	)
	(_inst I2C_Clock_Gen_1 0 250 (_ent . I2C_Clock_Generator)
		(_gen
			((_cnst \7\))
			((_cnst \162\))
			((_cnst \14\))
			((_cnst \325\))
		)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Mode) (I2C_Mode))
			((Abort) (I2C_Abort))
			((SCL_CK) (SCL_CK))
		)
		(_delay (7.000000)(162.000000))
	)
	(_inst Counter_Blk_1 0 263 (_ent . Counter_Block)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((Abort) (Command_Reg(6)))
			((Byte_Cnt_EN) (Byte_Count_Enable))
			((Bit_Cnt_EN) (Bit_Count_Enable))
			((Go) (I2C_GO))
			((Byte_Count_Reg) (Byte_Count_Reg))
			((Bit_Count) (Bit_Count))
			((Bit_Cnt_Flag) (Bit_Count_Flag))
			((Byte_Cnt_Flag) (Byte_Count_Flag))
		)
	)
	(_inst Arb_1 0 277 (_ent . Arbitrator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN1) (SDA_EN_1))
			((SDA_EN2) (SDA_EN_2))
			((SDA_EN3) (SDA_EN_3))
			((WCS_Ack) (wcsack))
			((RCS_Ack) (rcsack))
			((Lost_ARB) (Status_Reg(4)))
		)
	)
	(_inst Int_Ctrl_1 0 290 (_ent . Int_Ctrl_Block)
		(_port
			((MPU_CLK) (Clock))
			((RST_L) (Reset_L))
			((abort) (I2C_Abort))
			((Trans_IE) (I2C_Trans_IE))
			((Recieve_IE) (I2C_Recieve_IE))
			((I2C_RW) (I2C_RW_Bit))
			((Trans_Buffer_Empty) (Trans_Buffer_Empty))
			((Recieve_Buffer_Full) (Read_Buffer_Full))
			((Iack) (I2C_Iack))
			((Iack_Clear) (Iack_Clear))
			((INTR_L) (INTR_L))
		)
	)
	(_inst Start_Gen_1 0 304 (_ent . Start_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Start_Enable) (Start_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN2) (SDA_EN_2))
		)
	)
	(_inst Start_Det_1 0 313 (_ent . Start_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Start_Det) (Start_Det_Bit))
		)
	)
	(_inst Stop_Gen_1 0 321 (_ent . Stop_Generator)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((Stop_Enable) (Stop_Enable))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((SDA_EN3) (SDA_EN_3))
		)
	)
	(_inst Stop_Det_1 0 330 (_ent . Stop_Detect)
		(_port
			((MPU_CLK) (Clock))
			((Rst_L) (Reset_L))
			((SCL) (SCL_synch))
			((SDA) (SDA_synch))
			((Stop_Det) (Stop_Det_Bit))
		)
	)
	(_model . I2C_Top 18 -1)

)
V 000053 55 5045          1492046859333 beamforming2
(_unit VERILOG 6.3365.6.764 (beamforming2 0 1(beamforming2 0 1))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../beamforming2.v\ VERILOG (\./../../beamforming2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code 54060357550301425456420e5353565200525d5201)
	(_ent
		(_time 1492046859000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 13 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 13 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 14 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 14 \30\ (_ent -1 (_cnst \30\))))
		(_type (_int ~vector~2 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int idle ~vector~2 0 15 \3'd000\ (_ent -1 (_cnst \3'd0\))))
		(_type (_int ~vector~3 0 16 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int fill ~vector~3 0 16 \3'd1\ (_ent -1 (_cnst \3'd1\))))
		(_type (_int ~vector~4 0 17 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_diff ~vector~4 0 17 \3'd2\ (_ent -1 (_cnst \3'd2\))))
		(_type (_int ~vector~5 0 18 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int compute_add ~vector~5 0 18 \3'd3\ (_ent -1 (_cnst \3'd3\))))
		(_type (_int ~vector~6 0 19 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int done_state ~vector~6 0 19 \3'd4\ (_ent -1 (_cnst \3'd4\))))
		(_port (_int compute_clk ~wire 0 2 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  6)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trigger ~wire 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 7 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 8 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 8 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 9 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[3:0]reg~ 0 31 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int state ~[3:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~[3:0]reg~ 0 31 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 32 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int index ~[5:0]reg~ 0 32 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[15:0]reg~[0:89]~ 0 34 (_array ~reg ((_to i 0 i 89)(_dto i 15 i 0)))))
		(_sig (_int right_data_storage ~[15:0]reg~[0:89]~ 0 34 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int left_data_storage ~[15:0]reg~[0:89]~ 0 35 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[30:0]reg~[0:29]~ 0 36 (_array ~reg ((_to i 0 i 29)(_dto i 30 i 0)))))
		(_sig (_int difference ~[30:0]reg~[0:29]~ 0 36 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[31:0]reg~ 0 37 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int sum ~[31:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sum_temp ~[31:0]reg~ 0 37 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[7:0]reg~[0:59]~ 0 38 (_array ~reg ((_to i 0 i 59)(_dto i 7 i 0)))))
		(_sig (_int phase_diff_LUT ~[7:0]reg~[0:59]~ 0 38 (_arch (_uni ))) (_reg memory )(_flags1))
		(_type (_int ~integer~S 0 108 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int inner_loop ~integer~S 0 108 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int inner_loop2 ~integer~S 0 108 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int outer_loop ~integer~S 0 108 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int i ~integer~S 0 109 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int j ~integer~S 0 109 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#41_0@ (_arch 0 0 41 (_prcs 0(_trgt(16(0))(16(1))(16(2))(16(3))(16(4))(16(5))(16(6))(16(7))(16(8))(16(9))(16(10))(16(11))(16(12))(16(13))(16(14))(16(15))(16(16))(16(17))(16(18))(16(19))(16(20))(16(21))(16(22))(16(23))(16(24))(16(25))(16(26))(16(27))(16(28))(16(29))(16(30))(16(31))(16(32))(16(33))(16(34))(16(35))(16(36))(16(37))(16(38))(16(39))(16(40))(16(41))(16(42))(16(43))(16(44))(16(45))(16(46))(16(47))(16(48))(16(49))(16(50))(16(51))(16(52))(16(53))(16(54))(16(55))(16(56))(16(57))(16(58))(16(59)))
			)))
			(@ALWAYS#105_1@ (_arch 1 0 105 (_prcs 1(_trgt(6))(_read)(_sens(16)(10))
				(_need_init)
			)))
			(@ALWAYS#111_2@ (_arch 2 0 111 (_prcs 2(_trgt(9))(_read)(_sens(4)(8)(7))
				(_need_init)
			)))
			(@ALWAYS#136_3@ (_arch 3 0 136 (_prcs 3(_trgt(8))(_read(1)(5)(9))
				(_need_init)
			)))
			(@ALWAYS#146,174_4@ (_arch 4 0 146 (_prcs 4(_trgt(6)(20)(12)(11)(12(0))(11(0))(7)(10)(17)(19)(13)(14)(15)(18))(_read(1)(5)(8)(20)(2)(3)(12)(11)(17)(19)(18)(13)(15)(14))
				(_need_init)
			)))
			(@INTERNAL#0_5@ (_int 5 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_model . beamforming2 7 -1)

)
V 000055 55 2047          1492046859335 classification
(_unit VERILOG 6.3365.6.764 (classification 0 1(classification 0 1))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../clasification.v\ VERILOG (\./../../clasification.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code 54060257030301435602470e0c5252525d52575255)
	(_ent
		(_time 1492046859000)
	)
	(_parameters        accs         )
	(_object
		(_type (_int ~[5:0]wire~ 0 3 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int zcr_count_left ~[5:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int zcr_valid_left ~wire 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[30:0]wire~ 0 6 (_array ~wire ((_dto i 30 i 0)))))
		(_port (_int ste_left ~[30:0]wire~ 0 6 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ste_left_valid ~wire 0 7 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 9 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int subMean_left_out ~[15:0]wire~ 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int subMean_left_valid ~wire 0 10 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 12 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 13 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int zcr_active ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ste_active ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int submean_active ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#20_0@ (_arch 0 0 20 (_prcs 0(_simple)(_trgt(8))(_sens(0)(1))
			)))
			(@ASSIGN#21_1@ (_arch 1 0 21 (_prcs 1(_simple)(_trgt(9))(_sens(2)(3))
			)))
			(@ASSIGN#22_2@ (_arch 2 0 22 (_prcs 2(_simple)(_trgt(10))(_sens(4)(5))
			)))
			(@ASSIGN#23_3@ (_arch 3 0 23 (_prcs 3(_alias ((glass)(zcr_active)(ste_active)(submean_active)))(_simple)(_trgt(6))(_sens(8)(9)(10))
			)))
			(@ASSIGN#24_4@ (_arch 4 0 24 (_prcs 4(_alias ((shout)(glass)))(_simple)(_trgt(7))(_sens(6))
			)))
		)
	)
	
	
	(_model . classification 6 -1)

)
V 000056 55 1179          1492046859337 rising_edge_det
(_unit VERILOG 6.3365.6.764 (rising_edge_det 0 1(rising_edge_det 0 1))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../rising_edge_det.v\ VERILOG (\./../../rising_edge_det.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 54070357590203425c57110e025102525152505253)
	(_ent
		(_time 1492046859000)
	)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_port (_int clk ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int reset ~wire 0 1 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int din ~wire 0 1 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pe ~reg 0 1 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int temp ~reg 0 6 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#8_0@ (_arch 0 0 8 (_prcs 0(_trgt(4))(_sens(0)(1)(2))(_dssslclk(0))
			)))
			(@ALWAYS#15_1@ (_arch 1 0 15 (_prcs 1(_trgt(3))(_sens(0)(1)(4)(2))(_dssslclk(0))
			)))
		)
	)
	
	
	(_model . rising_edge_det 3 -1)

)
V 000053 55 4397          1492046859339 fifo_submean
(_unit VERILOG 6.3365.6.764 (fifo_submean 0 8(fifo_submean 0 8))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../fifo_submean.v\ VERILOG (\./../../fifo_submean.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 54060757590306420103120f065351525652005251)
	(_ent
		(_time 1492046859000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Data ~[14:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[14:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_submean_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_submean_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_submean_0_0.AFPOINTER1 (_string \V"0b00000010010000"\) (_source 0 34))
		(_toward 0 fifo_submean_0_0.AFPOINTER (_string \V"0b00000010100000"\) (_source 0 35))
		(_toward 0 fifo_submean_0_0.AEPOINTER1 (_string \V"0b00000010110000"\) (_source 0 36))
		(_toward 0 fifo_submean_0_0.AEPOINTER (_string \V"0b00000010100000"\) (_source 0 37))
		(_toward 0 fifo_submean_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_submean_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_submean_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_submean_0_0.REGMODE (_string \V"OUTREG"\) (_source 0 41))
		(_toward 0 fifo_submean_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_submean_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_submean_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_submean_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (scuba_vlo))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (_open))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_submean 3 -1)

)
V 000049 55 3373          1492046859341 submean2
(_unit VERILOG 6.3365.6.764 (submean2 0 1(submean2 0 1))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../submean2.v\ VERILOG (\./../../submean2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 54070256550302420355410e045201575653575351)
	(_ent
		(_time 1492046859000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 10 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 11 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  3)))))
		(_port (_int data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 6 (_array ~reg ((_range  4)))))
		(_port (_int subMean_out ~[DATA_WIDTH-1:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int subMean_valid ~wire 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int Full ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Rd_En ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 21 (_array ~reg ((_range  5)(_dto i 15 i 0)))))
		(_sig (_int subMean_window ~[15:0]reg~[0:window_size-1]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[19:0]reg~ 0 22 (_array ~reg ((_dto i 19 i 0)))))
		(_sig (_int sum ~[19:0]reg~ 0 22 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~ 0 23 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int avg ~[15:0]reg~ 0 23 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_type (_int ~[4:0]reg~ 0 24 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int window_init_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int window_count ~[4:0]reg~ 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 25 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 25 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[14:0]wire~ 0 26 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int fifo_out ~[14:0]wire~ 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#33_0@ (_arch 0 0 33 (_prcs 0(_alias ((subMean_valid)(Rd_En)))(_simple)(_trgt(4))(_sens(6))
			)))
			(@ALWAYS#35_1@ (_arch 1 0 35 (_prcs 1(_trgt(8)(9)(3))(_read(0)(2)(6)(8)(1(d_14_0))(13)(9))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst f1 0 28 (_ent . fifo_submean)
		(_port
			((Data) (data_in(d_14_0)))
			((WrClock) (clk))
			((RdClock) (clk))
			((WrEn) (\1 \))
			((RdEn) (Rd_En))
			((Reset) (reset))
			((RPReset) (_open))
			((Q) (fifo_out))
			((Empty) (_open))
			((Full) (Full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst r1 0 31 (_ent . rising_edge_det)
		(_port
			((clk) (clk))
			((reset) (reset))
			((din) (Full))
			((pe) (Rd_En))
		)
	)
	(_model . submean2 6 -1)

)
V 000048 55 9625          1492046859343 squares
(_unit VERILOG 6.3365.6.764 (squares 0 8(squares 0 8))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../squares.v\ VERILOG (\./../../squares.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 633035626135327530677139376460646064626466)
	(_ent
		(_time 1492046859000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[6:0]wire~ 0 8 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int Address ~[6:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OutClockEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[14:0]wire~ 0 8 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int Q ~[14:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int qdataout14_ffin ~wire 0 15 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout13_ffin ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout12_ffin ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout11_ffin ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout10_ffin ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout9_ffin ~wire 0 20 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout8_ffin ~wire 0 21 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout7_ffin ~wire 0 22 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout6_ffin ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout5_ffin ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout4_ffin ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout3_ffin ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout2_ffin ~wire 0 27 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout1_ffin ~wire 0 28 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdataout0_ffin ~wire 0 29 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
	)
	
	
	(_defparam
		(_toward 0 mem_0_14.initval (_cnst \128'h80000000000000000000000000000000\) (_source 0 91))
		(_toward 0 mem_0_13.initval (_cnst \128'h7FFFFFFFFC0000000000000000000000\) (_source 0 96))
		(_toward 0 mem_0_12.initval (_cnst \128'h7FFFC00003FFFFFF8000000000000000\) (_source 0 101))
		(_toward 0 mem_0_11.initval (_cnst \128'h7F803FE003FFC0007FFFE00000000000\) (_source 0 106))
		(_toward 0 mem_0_10.initval (_cnst \128'h78783C1F83F03F807F801FFF80000000\) (_source 0 111))
		(_toward 0 mem_0_9.initval (_cnst \128'h6666339C638E3878787C1F807FC00000\) (_source 0 116))
		(_toward 0 mem_0_8.initval (_cnst \128'h5555AB5A5A49B66666639C78783F8000\) (_source 0 121))
		(_toward 0 mem_0_7.initval (_cnst \128'h0F0E33336D2D55555A5B6666387800\) (_source 0 126))
		(_toward 0 mem_0_6.initval (_cnst \128'h0F332D555A6678000F332D555A66780\) (_source 0 131))
		(_toward 0 mem_0_5.initval (_cnst \128'h03355660033556600335566003355660\) (_source 0 136))
		(_toward 0 mem_0_4.initval (_cnst \128'h0D580D580D580D580D580D580D580D58\) (_source 0 141))
		(_toward 0 mem_0_3.initval (_cnst \128'h14141414141414141414141414141414\) (_source 0 146))
		(_toward 0 mem_0_2.initval (_cnst \128'h22222222222222222222222222222222\) (_source 0 151))
		(_toward 0 mem_0_1.initval (_cnst \128'h0\) (_source 0 156))
		(_toward 0 mem_0_0.initval (_cnst \128'h55555555555555555555555555555555\) (_source 0 161))
	)
	(_scope
	)
	(_inst FF_14 0 31 (_ent . FD1P3DX)
		(_port
			((D) (qdataout14_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(14)))
		)
	)
	(_inst FF_13 0 35 (_ent . FD1P3DX)
		(_port
			((D) (qdataout13_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(13)))
		)
	)
	(_inst FF_12 0 39 (_ent . FD1P3DX)
		(_port
			((D) (qdataout12_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(12)))
		)
	)
	(_inst FF_11 0 43 (_ent . FD1P3DX)
		(_port
			((D) (qdataout11_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(11)))
		)
	)
	(_inst FF_10 0 47 (_ent . FD1P3DX)
		(_port
			((D) (qdataout10_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(10)))
		)
	)
	(_inst FF_9 0 51 (_ent . FD1P3DX)
		(_port
			((D) (qdataout9_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(9)))
		)
	)
	(_inst FF_8 0 55 (_ent . FD1P3DX)
		(_port
			((D) (qdataout8_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(8)))
		)
	)
	(_inst FF_7 0 59 (_ent . FD1P3DX)
		(_port
			((D) (qdataout7_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(7)))
		)
	)
	(_inst FF_6 0 63 (_ent . FD1P3DX)
		(_port
			((D) (qdataout6_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(6)))
		)
	)
	(_inst FF_5 0 67 (_ent . FD1P3DX)
		(_port
			((D) (qdataout5_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(5)))
		)
	)
	(_inst FF_4 0 71 (_ent . FD1P3DX)
		(_port
			((D) (qdataout4_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(4)))
		)
	)
	(_inst FF_3 0 75 (_ent . FD1P3DX)
		(_port
			((D) (qdataout3_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(3)))
		)
	)
	(_inst FF_2 0 79 (_ent . FD1P3DX)
		(_port
			((D) (qdataout2_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(2)))
		)
	)
	(_inst FF_1 0 83 (_ent . FD1P3DX)
		(_port
			((D) (qdataout1_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(1)))
		)
	)
	(_inst FF_0 0 87 (_ent . FD1P3DX)
		(_port
			((D) (qdataout0_ffin))
			((SP) (OutClockEn))
			((CK) (OutClock))
			((CD) (Reset))
			((Q) (Q(0)))
		)
	)
	(_inst mem_0_14 0 92 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout14_ffin))
		)
	)
	(_inst mem_0_13 0 97 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout13_ffin))
		)
	)
	(_inst mem_0_12 0 102 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout12_ffin))
		)
	)
	(_inst mem_0_11 0 107 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout11_ffin))
		)
	)
	(_inst mem_0_10 0 112 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout10_ffin))
		)
	)
	(_inst mem_0_9 0 117 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout9_ffin))
		)
	)
	(_inst mem_0_8 0 122 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout8_ffin))
		)
	)
	(_inst mem_0_7 0 127 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout7_ffin))
		)
	)
	(_inst mem_0_6 0 132 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout6_ffin))
		)
	)
	(_inst mem_0_5 0 137 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout5_ffin))
		)
	)
	(_inst mem_0_4 0 142 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout4_ffin))
		)
	)
	(_inst mem_0_3 0 147 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout3_ffin))
		)
	)
	(_inst mem_0_2 0 152 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout2_ffin))
		)
	)
	(_inst mem_0_1 0 157 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout1_ffin))
		)
	)
	(_inst mem_0_0 0 162 (_ent . ROM128X1A)
		(_port
			((AD6) (Address(6)))
			((AD5) (Address(5)))
			((AD4) (Address(4)))
			((AD3) (Address(3)))
			((AD2) (Address(2)))
			((AD1) (Address(1)))
			((AD0) (Address(0)))
			((DO0) (qdataout0_ffin))
		)
	)
	(_model . squares 1 -1)

)
V 000044 55 2480          1492046859345 ste
(_unit VERILOG 6.3365.6.764 (ste 0 1(ste 0 1))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../ste.v\ VERILOG (\./../../ste.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 633035626434327464627739376460646765666460)
	(_ent
		(_time 1492046859000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 8 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 8 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 9 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[30:0]reg~ 0 5 (_array ~reg ((_dto i 30 i 0)))))
		(_port (_int ste ~[30:0]reg~ 0 5 (_arch (_out)))(_reg)(_flags2))
		(_port (_int ste_valid ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[14:0]wire~ 0 17 (_array ~wire ((_dto i 14 i 0)))))
		(_sig (_int square ~[14:0]wire~ 0 17 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[6:0]reg~ 0 18 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 19 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int ste_window ~[15:0]reg~[0:window_size-1]~ 0 19 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 20 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 20 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int sum ~[30:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#23,48,60_0@ (_arch 0 0 23 (_prcs 0(_trgt(6)(3)(4)(8)(7)(9))(_read(0)(2)(6)(9)(8)(1)(5))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst sq1 0 58 (_ent . squares)
		(_port
			((Address) (data(d_14_8)))
			((OutClock) (clk))
			((OutClockEn) (\1 \))
			((Reset) (reset))
			((Q) (square))
		)
	)
	(_model . ste 6 -1)

)
V 000044 55 2302          1492046859347 zcr
(_unit VERILOG 6.3365.6.764 (zcr 0 1(zcr 0 1))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../zcr.v\ VERILOG (\./../../zcr.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 633067636335357436347038306432656064616432)
	(_ent
		(_time 1492046859000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \8\ (_ent -1 (_cnst \8\))))
		(_port (_int clk ~wire 0 3 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 4 (_array ~wire ((_range  2)))))
		(_port (_int data ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[5:0]reg~ 0 6 (_array ~reg ((_dto i 5 i 0)))))
		(_port (_int zcr_count ~[5:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int zcr_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int zcr_count_temp ~[5:0]reg~ 0 18 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int current ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int not_previous ~reg 0 20 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 21 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 21 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size-1]~ 0 22 (_array ~reg ((_range  3)(_dto i 15 i 0)))))
		(_sig (_int zcr_window ~[15:0]reg~[0:window_size-1]~ 0 22 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int clear ~reg 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 24 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 24 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#26,49,61_0@ (_arch 0 0 26 (_prcs 0(_trgt(8)(4)(3)(11)(9)(5)(6)(7))(_read(0)(2)(8)(5)(11)(1)(9)(6)(7))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . zcr 6 -1)

)
V 000050 55 4335          1492046859349 fifo_left
(_unit VERILOG 6.3365.6.764 (fifo_left 0 8(fifo_left 0 8))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../fifo_left.v\ VERILOG (\./../../fifo_left.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 633130636934317536342539616566656564676565)
	(_ent
		(_time 1492046859000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_left_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_left_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_left_0_0.AFPOINTER1 (_string \V"0b00000011010000"\) (_source 0 34))
		(_toward 0 fifo_left_0_0.AFPOINTER (_string \V"0b00000011100000"\) (_source 0 35))
		(_toward 0 fifo_left_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_left_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_left_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_left_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_left_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_left_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_left_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_left_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_left_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_left_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_left 3 -1)

)
V 000051 55 4355          1492046859351 fifo_right
(_unit VERILOG 6.3365.6.764 (fifo_right 0 8(fifo_right 0 8))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../fifo_right.v\ VERILOG (\./../../fifo_right.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 63313063693431753634253830656a6564656b6467)
	(_ent
		(_time 1492046859000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_right_0_0.FULLPOINTER1 (_string \V"0b00111111110000"\) (_source 0 32))
		(_toward 0 fifo_right_0_0.FULLPOINTER (_string \V"0b01000000000000"\) (_source 0 33))
		(_toward 0 fifo_right_0_0.AFPOINTER1 (_string \V"0b00000011110000"\) (_source 0 34))
		(_toward 0 fifo_right_0_0.AFPOINTER (_string \V"0b00000100000000"\) (_source 0 35))
		(_toward 0 fifo_right_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_right_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_right_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_right_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_right_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_right_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_right_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_right_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_right_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_right_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_right 3 -1)

)
V 000056 55 4455          1492046859353 fifo_horizontal
(_unit VERILOG 6.3365.6.764 (fifo_horizontal 0 8(fifo_horizontal 0 8))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../fifo_horizontal.v\ VERILOG (\./../../fifo_horizontal.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 6331306369343175363425393a65356461656a6432)
	(_ent
		(_time 1492046859000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~[15:0]wire~ 0 8 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int Data ~[15:0]wire~ 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdClock ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int WrEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RdEn ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Reset ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RPReset ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[15:0]wire~ 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Empty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Full ~wire 0 9 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int AlmostEmpty ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int AlmostFull ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int scuba_vhi ~wire 0 23 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Empty_int ~wire 0 24 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Full_int ~wire 0 25 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 26 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#59_0@ (_arch 0 0 59 (_prcs 0(_simple)(_trgt(8))(_sens(13))
			)))
			(@ASSIGN#60_1@ (_arch 1 0 60 (_prcs 1(_simple)(_trgt(9))(_sens(14))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER1 (_string \V"0b00000011110000"\) (_source 0 32))
		(_toward 0 fifo_horizontal_0_0.FULLPOINTER (_string \V"0b00000100000000"\) (_source 0 33))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER1 (_string \V"0b00000011100000"\) (_source 0 34))
		(_toward 0 fifo_horizontal_0_0.AFPOINTER (_string \V"0b00000011110000"\) (_source 0 35))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER1 (_string \V"0b00000001010000"\) (_source 0 36))
		(_toward 0 fifo_horizontal_0_0.AEPOINTER (_string \V"0b00000001000000"\) (_source 0 37))
		(_toward 0 fifo_horizontal_0_0.ASYNC_RESET_RELEASE (_string \V"SYNC"\) (_source 0 38))
		(_toward 0 fifo_horizontal_0_0.GSR (_string \V"DISABLED"\) (_source 0 39))
		(_toward 0 fifo_horizontal_0_0.RESETMODE (_string \V"ASYNC"\) (_source 0 40))
		(_toward 0 fifo_horizontal_0_0.REGMODE (_string \V"NOREG"\) (_source 0 41))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_R (_string \V"0b11"\) (_source 0 42))
		(_toward 0 fifo_horizontal_0_0.CSDECODE_W (_string \V"0b11"\) (_source 0 43))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_R (_cnst \18\) (_source 0 44))
		(_toward 0 fifo_horizontal_0_0.DATA_WIDTH_W (_cnst \18\) (_source 0 45))
	)
	(_scope
	)
	(_inst scuba_vhi_inst 0 28 (_ent . VHI)
		(_port
			((Z) (scuba_vhi))
		)
	)
	(_inst scuba_vlo_inst 0 30 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst fifo_horizontal_0_0 0 46 (_ent . FIFO8KB)
		(_port
			((DI0) (Data(0)))
			((DI1) (Data(1)))
			((DI2) (Data(2)))
			((DI3) (Data(3)))
			((DI4) (Data(4)))
			((DI5) (Data(5)))
			((DI6) (Data(6)))
			((DI7) (Data(7)))
			((DI8) (Data(8)))
			((DI9) (Data(9)))
			((DI10) (Data(10)))
			((DI11) (Data(11)))
			((DI12) (Data(12)))
			((DI13) (Data(13)))
			((DI14) (Data(14)))
			((DI15) (Data(15)))
			((DI16) (scuba_vlo))
			((DI17) (scuba_vlo))
			((CSW0) (scuba_vhi))
			((CSW1) (scuba_vhi))
			((CSR0) (scuba_vhi))
			((CSR1) (scuba_vhi))
			((FULLI) (Full_int))
			((EMPTYI) (Empty_int))
			((WE) (WrEn))
			((RE) (RdEn))
			((ORE) (RdEn))
			((CLKW) (WrClock))
			((CLKR) (RdClock))
			((RST) (Reset))
			((RPRST) (RPReset))
			((DO0) (Q(9)))
			((DO1) (Q(10)))
			((DO2) (Q(11)))
			((DO3) (Q(12)))
			((DO4) (Q(13)))
			((DO5) (Q(14)))
			((DO6) (Q(15)))
			((DO7) (_open))
			((DO8) (_open))
			((DO9) (Q(0)))
			((DO10) (Q(1)))
			((DO11) (Q(2)))
			((DO12) (Q(3)))
			((DO13) (Q(4)))
			((DO14) (Q(5)))
			((DO15) (Q(6)))
			((DO16) (Q(7)))
			((DO17) (Q(8)))
			((EF) (Empty_int))
			((AEF) (AlmostEmpty))
			((AFF) (AlmostFull))
			((FF) (Full_int))
		)
	)
	(_model . fifo_horizontal 3 -1)

)
V 000047 55 4474          1492046859355 i2s_rx
(_unit VERILOG 6.3365.6.764 (i2s_rx 0 9(i2s_rx 0 9))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG (\./../../RD1171/source/Verilog/i2s_rx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_code 63313f6662353476643771383a656a606164606635)
	(_ent
		(_time 1492046859000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 11 \16\ (_ent -1 (_cnst \16\))))
		(_port (_int i_sys_rst ~wire 0 13 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sck ~wire 0 15 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_ws ~wire 0 16 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int i_sd ~wire 0 17 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 19 (_array ~wire ((_range  14)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 19 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 20 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_left_vld ~wire 0 21 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_right_vld ~wire 0 22 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int ws_i ~reg 0 39 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 40 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_vld_i ~reg 0 41 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_i ~reg 0 42 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]reg~ 0 43 (_array ~reg ((_range  15)))))
		(_sig (_int left_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 43 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_reg_i ~[DATA_WIDTH-1:0]reg~ 0 44 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_vld_reg_i ~reg 0 45 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_vld_reg_i ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_pulse_i ~wire 0 48 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_vld ~wire 0 49 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_vld ~wire 0 50 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int d1_right_vld ~reg 0 52 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_right_vld ~reg 0 53 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int d1_left_vld ~reg 0 54 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int d2_left_vld ~reg 0 55 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int left_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 56 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int right_data_ones_compl_i ~[DATA_WIDTH-1:0]reg~ 0 57 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 58 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int right_data_twos_compl_i ~[DATA_WIDTH-1:0]reg~ 0 59 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_i ~reg 0 60 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#64,82,93,152,161_0@ (_arch 0 0 64 (_prcs 0(_trgt(8)(9)(27)(12)(13)(10)(11)(21)(22)(19)(20))(_read(1)(0)(2)(8)(3)(9)(12(_range 16))(27)(13(_range 17))(16)(10)(11)(17)(21)(18)(19))
				(_need_init)
			)))
			(@ASSIGN#79_1@ (_arch 1 0 79 (_prcs 1(_simple)(_trgt(16))(_sens(8)(9))
			)))
			(@ALWAYS#111_2@ (_arch 2 0 111 (_prcs 4(_trgt(14)(15))(_sens(1)(0)(10)(11))(_dssslclk(1))
			)))
			(@ALWAYS#124_3@ (_arch 3 0 124 (_prcs 5(_trgt(23))(_sens(1)(0)(12))(_dssslclk(1))
			)))
			(@ALWAYS#131_4@ (_arch 4 0 131 (_prcs 6(_trgt(25))(_sens(1)(0)(23))(_dssslclk(1))
			)))
			(@ALWAYS#138_5@ (_arch 5 0 138 (_prcs 7(_trgt(24))(_sens(1)(0)(13))(_dssslclk(1))
			)))
			(@ALWAYS#145_6@ (_arch 6 0 145 (_prcs 8(_trgt(26))(_sens(1)(0)(24))(_dssslclk(1))
			)))
			(@ASSIGN#171_7@ (_arch 7 0 171 (_prcs 11(_simple)(_trgt(4))(_sens(25))
			)))
			(@ASSIGN#172_8@ (_arch 8 0 172 (_prcs 12(_simple)(_trgt(5))(_sens(26))
			)))
			(@ASSIGN#174_9@ (_arch 9 0 174 (_prcs 13(_alias ((o_left_vld)(d2_left_vld)))(_simple)(_trgt(6))(_sens(22))
			)))
			(@ASSIGN#175_10@ (_arch 10 0 175 (_prcs 14(_alias ((o_right_vld)(d2_right_vld)))(_simple)(_trgt(7))(_sens(20))
			)))
			(@ASSIGN#177_11@ (_arch 11 0 177 (_prcs 15(_simple)(_trgt(17))(_sens(10)(14))
			)))
			(@ASSIGN#178_12@ (_arch 12 0 178 (_prcs 16(_simple)(_trgt(18))(_sens(11)(15))
			)))
			(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 17 (_virtual))))
		)
	)
	
	
	(_model . i2s_rx 25 -1)

)
V 000055 55 2091          1492046859357 I2S_Controller
(_unit VERILOG 6.3365.6.764 (I2S_Controller 0 1(I2S_Controller 0 1))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG (\./../../RD1171/source/Verilog/I2S_Controller.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 63333f666237347630647039646536646764616535)
	(_ent
		(_time 1492046859000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 15 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 15 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int o_ws ~reg 0 5 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 6 (_array ~wire ((_range  2)))))
		(_port (_int o_left_data ~[DATA_WIDTH-1:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_data ~[DATA_WIDTH-1:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_left_vld ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_right_vld ~wire 0 9 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]reg~ 0 28 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int count ~[4:0]reg~ 0 28 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#48_0@ (_arch 0 0 48 (_prcs 0(_trgt(8)(3))(_read(2)(0)(8)(3))
				(_need_init)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 1 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst i2s_rx_inst 0 66 (_ent . i2s_rx)
		(_gen
			((DATA_WIDTH) (DATA_WIDTH))
		)
		(_port
			((i_sys_rst) (rst))
			((i_sck) (o_sck))
			((i_ws) (o_ws))
			((i_sd) (i_sd))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_model . I2S_Controller 3 -1)

)
V 000045 55 6123          1492046859359 pll2
(_unit VERILOG 6.3365.6.764 (pll2 0 8(pll2 0 8))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../pll2.v\ VERILOG (\./../../pll2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 633036633334647067657339616530606164636530)
	(_ent
		(_time 1492046859000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \15\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \95\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \15\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \16\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \96\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \16\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll2 4 -1)

)
V 000048 55 1737          1492046859361 clk_div
(_unit VERILOG 6.3365.6.764 (clk_div 0 1(clk_div 0 1))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../clkdiv.v\ VERILOG (\./../../clkdiv.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 6331356333346576376077393b6465656065306531)
	(_ent
		(_time 1492046859000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 3 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WIDTH ~vector~0 0 3 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~1 0 5 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N ~vector~1 0 5 \4\ (_ent -1 (_cnst \4\))))
		(_port (_int clk ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 6 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int clk_out ~wire 0 6 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[WIDTH-1:0]reg~ 0 12 (_array ~reg ((_range  4)))))
		(_sig (_int r_reg ~[WIDTH-1:0]reg~ 0 12 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[WIDTH-1:0]wire~ 0 13 (_array ~wire ((_range  5)))))
		(_sig (_int r_nxt ~[WIDTH-1:0]wire~ 0 13 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int clk_track ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(3)(5))(_read(0)(1)(4)(5))
				(_need_init)
			)))
			(@ASSIGN#35_1@ (_arch 1 0 35 (_prcs 1(_simple)(_trgt(4))(_sens(3))
			)))
			(@ASSIGN#36_2@ (_arch 2 0 36 (_prcs 2(_alias ((clk_out)(clk_track)))(_simple)(_trgt(2))(_sens(5))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . clk_div 6 -1)

)
V 000045 55 6123          1492046859363 pll1
(_unit VERILOG 6.3365.6.764 (pll1 0 8(pll1 0 8))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../pll1.v\ VERILOG (\./../../pll1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 633036633334647064657339616530606264636530)
	(_ent
		(_time 1492046859000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_port (_int CLKI ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RST ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLKOP ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLKOS2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int LOCK ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CLKOS2_t ~wire 0 16 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOS_t ~wire 0 17 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLKOP_t ~wire 0 18 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int scuba_vlo ~wire 0 19 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_prcs
			(@ASSIGN#90_0@ (_arch 0 0 90 (_prcs 0(_simple)(_trgt(4))(_sens(6))
			)))
			(@ASSIGN#91_1@ (_arch 1 0 91 (_prcs 1(_simple)(_trgt(3))(_sens(7))
			)))
			(@ASSIGN#92_2@ (_arch 2 0 92 (_prcs 2(_simple)(_trgt(2))(_sens(8))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 PLLInst_0.DDRST_ENA (_string \V"DISABLED"\) (_source 0 23))
		(_toward 0 PLLInst_0.DCRST_ENA (_string \V"DISABLED"\) (_source 0 24))
		(_toward 0 PLLInst_0.MRST_ENA (_string \V"DISABLED"\) (_source 0 25))
		(_toward 0 PLLInst_0.PLLRST_ENA (_string \V"ENABLED"\) (_source 0 26))
		(_toward 0 PLLInst_0.INTFB_WAKE (_string \V"DISABLED"\) (_source 0 27))
		(_toward 0 PLLInst_0.STDBY_ENABLE (_string \V"DISABLED"\) (_source 0 28))
		(_toward 0 PLLInst_0.DPHASE_SOURCE (_string \V"DISABLED"\) (_source 0 29))
		(_toward 0 PLLInst_0.PLL_USE_WB (_string \V"DISABLED"\) (_source 0 30))
		(_toward 0 PLLInst_0.CLKOS3_FPHASE (_cnst \0\) (_source 0 31))
		(_toward 0 PLLInst_0.CLKOS3_CPHASE (_cnst \0\) (_source 0 32))
		(_toward 0 PLLInst_0.CLKOS2_FPHASE (_cnst \0\) (_source 0 33))
		(_toward 0 PLLInst_0.CLKOS2_CPHASE (_cnst \0\) (_source 0 34))
		(_toward 0 PLLInst_0.CLKOS_FPHASE (_cnst \0\) (_source 0 35))
		(_toward 0 PLLInst_0.CLKOS_CPHASE (_cnst \103\) (_source 0 36))
		(_toward 0 PLLInst_0.CLKOP_FPHASE (_cnst \0\) (_source 0 37))
		(_toward 0 PLLInst_0.CLKOP_CPHASE (_cnst \12\) (_source 0 38))
		(_toward 0 PLLInst_0.PLL_LOCK_MODE (_cnst \0\) (_source 0 39))
		(_toward 0 PLLInst_0.CLKOS_TRIM_DELAY (_cnst \0\) (_source 0 40))
		(_toward 0 PLLInst_0.CLKOS_TRIM_POL (_string \V"RISING"\) (_source 0 41))
		(_toward 0 PLLInst_0.CLKOP_TRIM_DELAY (_cnst \0\) (_source 0 42))
		(_toward 0 PLLInst_0.CLKOP_TRIM_POL (_string \V"RISING"\) (_source 0 43))
		(_toward 0 PLLInst_0.FRACN_DIV (_cnst \0\) (_source 0 44))
		(_toward 0 PLLInst_0.FRACN_ENABLE (_string \V"DISABLED"\) (_source 0 45))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXD2 (_string \V"DIVD"\) (_source 0 46))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXD1 (_cnst \0\) (_source 0 47))
		(_toward 0 PLLInst_0.VCO_BYPASS_D0 (_string \V"DISABLED"\) (_source 0 48))
		(_toward 0 PLLInst_0.CLKOS3_ENABLE (_string \V"DISABLED"\) (_source 0 49))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXC2 (_string \V"DIVC"\) (_source 0 50))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXC1 (_cnst \0\) (_source 0 51))
		(_toward 0 PLLInst_0.VCO_BYPASS_C0 (_string \V"DISABLED"\) (_source 0 52))
		(_toward 0 PLLInst_0.CLKOS2_ENABLE (_string \V"ENABLED"\) (_source 0 53))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXB2 (_string \V"DIVB"\) (_source 0 54))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXB1 (_cnst \0\) (_source 0 55))
		(_toward 0 PLLInst_0.VCO_BYPASS_B0 (_string \V"DISABLED"\) (_source 0 56))
		(_toward 0 PLLInst_0.CLKOS_ENABLE (_string \V"ENABLED"\) (_source 0 57))
		(_toward 0 PLLInst_0.OUTDIVIDER_MUXA2 (_string \V"DIVA"\) (_source 0 58))
		(_toward 0 PLLInst_0.PREDIVIDER_MUXA1 (_cnst \0\) (_source 0 59))
		(_toward 0 PLLInst_0.VCO_BYPASS_A0 (_string \V"DISABLED"\) (_source 0 60))
		(_toward 0 PLLInst_0.CLKOP_ENABLE (_string \V"ENABLED"\) (_source 0 61))
		(_toward 0 PLLInst_0.CLKOS3_DIV (_cnst \1\) (_source 0 62))
		(_toward 0 PLLInst_0.CLKOS2_DIV (_cnst \1\) (_source 0 63))
		(_toward 0 PLLInst_0.CLKOS_DIV (_cnst \104\) (_source 0 64))
		(_toward 0 PLLInst_0.CLKOP_DIV (_cnst \13\) (_source 0 65))
		(_toward 0 PLLInst_0.CLKFB_DIV (_cnst \2\) (_source 0 66))
		(_toward 0 PLLInst_0.CLKI_DIV (_cnst \1\) (_source 0 67))
		(_toward 0 PLLInst_0.FEEDBK_PATH (_string \V"CLKOP"\) (_source 0 68))
	)
	(_scope
	)
	(_inst scuba_vlo_inst 0 21 (_ent . VLO)
		(_port
			((Z) (scuba_vlo))
		)
	)
	(_inst PLLInst_0 0 69 (_ent . EHXPLLJ)
		(_port
			((CLKI) (CLKI))
			((CLKFB) (CLKOP_t))
			((PHASESEL1) (scuba_vlo))
			((PHASESEL0) (scuba_vlo))
			((PHASEDIR) (scuba_vlo))
			((PHASESTEP) (scuba_vlo))
			((LOADREG) (scuba_vlo))
			((STDBY) (scuba_vlo))
			((PLLWAKESYNC) (scuba_vlo))
			((RST) (RST))
			((RESETM) (scuba_vlo))
			((RESETC) (scuba_vlo))
			((RESETD) (scuba_vlo))
			((ENCLKOP) (scuba_vlo))
			((ENCLKOS) (scuba_vlo))
			((ENCLKOS2) (scuba_vlo))
			((ENCLKOS3) (scuba_vlo))
			((PLLCLK) (scuba_vlo))
			((PLLRST) (scuba_vlo))
			((PLLSTB) (scuba_vlo))
			((PLLWE) (scuba_vlo))
			((PLLADDR4) (scuba_vlo))
			((PLLADDR3) (scuba_vlo))
			((PLLADDR2) (scuba_vlo))
			((PLLADDR1) (scuba_vlo))
			((PLLADDR0) (scuba_vlo))
			((PLLDATI7) (scuba_vlo))
			((PLLDATI6) (scuba_vlo))
			((PLLDATI5) (scuba_vlo))
			((PLLDATI4) (scuba_vlo))
			((PLLDATI3) (scuba_vlo))
			((PLLDATI2) (scuba_vlo))
			((PLLDATI1) (scuba_vlo))
			((PLLDATI0) (scuba_vlo))
			((CLKOP) (CLKOP_t))
			((CLKOS) (CLKOS_t))
			((CLKOS2) (CLKOS2_t))
			((CLKOS3) (_open))
			((LOCK) (LOCK))
			((INTLOCK) (_open))
			((REFCLK) (_open))
			((CLKINTFB) (_open))
			((DPHSRC) (_open))
			((PLLACK) (_open))
			((PLLDATO7) (_open))
			((PLLDATO6) (_open))
			((PLLDATO5) (_open))
			((PLLDATO4) (_open))
			((PLLDATO3) (_open))
			((PLLDATO2) (_open))
			((PLLDATO1) (_open))
			((PLLDATO0) (_open))
		)
	)
	(_model . pll1 4 -1)

)
V 000044 55 11194         1492046859365 top
(_unit VERILOG 6.3365.6.764 (top 0 1(top 0 1))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../top.v\ VERILOG (\./../../top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_code 7320227226252764247c3528227477752574737477)
	(_ent
		(_time 1492046859000)
	)
	(_timescale 1ns 1ps)
	(_parameters        accs         )
	(_object
		(_type (_int ~vector~0 0 21 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 21 \32\ (_ent -1 (_cnst \32\))))
		(_port (_int rst_n ~wire 0 1 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mclk ~wire 0 2 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck ~wire 0 4 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws ~wire 0 5 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 6 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int horizontal_out ~[15:0]wire~ 0 6 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int vertical_out ~[15:0]wire~ 0 7 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mclk2 ~wire 0 8 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int i_sd2 ~wire 0 9 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int o_sck2 ~wire 0 10 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int o_ws2 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int SDA ~wire 0 12 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int SCL ~wire 0 13 (_arch (_inout)))(_net scalared)(_flags1))
		(_port (_int glass ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int shout ~wire 0 15 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int beam_forming_valid ~wire 0 16 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trigger ~wire 0 17 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int subMean_left_out ~[15:0]wire~ 0 40 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[5:0]wire~ 0 42 (_array ~wire ((_dto i 5 i 0)))))
		(_sig (_int zcr_count_right ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_count_left ~[5:0]wire~ 0 42 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int zcr_valid_right ~wire 0 43 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int zcr_valid_left ~wire 0 43 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fpga_clk ~wire 0 44 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fifo_in1 ~[15:0]wire~ 0 45 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[31:0]wire~ 0 46 (_array ~wire ((_dto i 31 i 0)))))
		(_sig (_int fifo_in2 ~[31:0]wire~ 0 46 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wr_en ~wire 0 47 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wr_en2 ~wire 0 47 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_right_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data ~[31:0]wire~ 0 48 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2 ~[31:0]wire~ 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_data2_final ~[31:0]wire~ 0 50 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_right_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int o_left_data_final ~[31:0]wire~ 0 51 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[30:0]wire~ 0 52 (_array ~wire ((_dto i 30 i 0)))))
		(_sig (_int ste_left ~[30:0]wire~ 0 52 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst ~wire 0 53 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sys_rst ~wire 0 54 (_arch (_uni)))(_net implicit)(_flags1))
		(_type (_int ~[7:0]wire~ 0 59 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int DATA ~[7:0]wire~ 0 59 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_right_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_left_data2 ~[15:0]wire~ 0 61 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int o_left_vld ~wire 0 71 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld ~wire 0 72 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int osc_clk ~wire 0 78 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rvl_clk ~wire 0 86 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock ~wire 0 87 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int compute_clk ~wire 0 98 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int lock2 ~wire 0 99 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_left_vld2 ~wire 0 108 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int o_right_vld2 ~wire 0 109 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_empty ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int left_full ~wire 0 124 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int almost_full ~wire 0 125 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_empty ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int right_full ~wire 0 130 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int ste_left_valid ~wire 0 151 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int subMean_left_valid ~wire 0 159 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int rd_en1 ~wire 0 184 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int led_pattern ~wire 0 185 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int Clock ~wire 0 192 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int CS_L ~wire 0 194 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int RW_L ~wire 0 195 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int INTR_L ~wire 0 196 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A0 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A1 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int A2 ~wire 0 197 (_arch (_uni)))(_net implicit)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \3 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \4 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \5 \ ~wire -1 184 (_int (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#184_0@ (_int 0 0 184 (_prcs 0(_alias ((\5 \)(i_sys_rst)(rd_en1)))(_simple)(_trgt(70))(_sens(37)(57))
			)))
			(@ASSIGN#54_1@ (_arch 1 0 54 (_prcs 1(_simple)(_trgt(37))(_sens(36)(45)(47))
			)))
			(@ASSIGN#55_2@ (_arch 2 0 55 (_prcs 2(_simple)(_trgt(36))(_sens(0))
			)))
			(@ASSIGN#113_3@ (_arch 3 0 113 (_prcs 3(_simple)(_trgt(33))(_sens(27))
			)))
			(@ASSIGN#114_4@ (_arch 4 0 114 (_prcs 4(_simple)(_trgt(34))(_sens(28))
			)))
			(@ASSIGN#115_5@ (_arch 5 0 115 (_prcs 5(_simple)(_trgt(23))(_sens(27(d_31_16)))
			)))
			(@ASSIGN#116_6@ (_arch 6 0 116 (_prcs 6(_simple)(_trgt(31))(_sens(29))
			)))
			(@ASSIGN#117_7@ (_arch 7 0 117 (_prcs 7(_simple)(_trgt(32))(_sens(30))
			)))
			(@ASSIGN#120_8@ (_arch 8 0 120 (_prcs 8(_simple)(_trgt(25))(_sens(42))
			)))
			(@ASSIGN#121_9@ (_arch 9 0 121 (_prcs 9(_simple)(_trgt(25))(_sens(48)(49))
			)))
			(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 10 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 OSCH_inst.NOM_FREQ (_string \V"16.63"\) (_source 0 76))
	)
	(_scope
	)
	(_inst port1 0 64 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((o_left_data) (o_left_data))
			((o_right_data) (o_right_data))
			((o_left_vld) (o_left_vld))
			((o_right_vld) (o_right_vld))
		)
	)
	(_inst OSCH_inst 0 77 (_ent . OSCH)
		(_port
			((STDBY) (\1 \))
			((OSC) (osc_clk))
			((SEDSTDBY) (_open))
		)
	)
	(_inst my_pll1 0 81 (_ent . pll1)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (fpga_clk))
			((CLKOS) (mclk))
			((CLKOS2) (rvl_clk))
			((LOCK) (lock))
		)
	)
	(_inst div8 0 90 (_ent . clk_div)
		(_port
			((clk) (mclk))
			((reset) (i_sys_rst))
			((clk_out) (o_sck))
		)
	)
	(_inst my_pll2 0 93 (_ent . pll2)
		(_port
			((CLKI) (osc_clk))
			((RST) (rst))
			((CLKOP) (mclk2))
			((CLKOS) (o_sck2))
			((CLKOS2) (compute_clk))
			((LOCK) (lock2))
		)
	)
	(_inst port2 0 101 (_ent . I2S_Controller)
		(_port
			((rst) (i_sys_rst))
			((i_sd) (i_sd2))
			((o_sck) (o_sck2))
			((o_ws) (o_ws2))
			((o_left_data) (o_left_data2))
			((o_right_data) (o_right_data2))
			((o_left_vld) (o_left_vld2))
			((o_right_vld) (o_right_vld2))
		)
	)
	(_inst horizontal_port 0 123 (_ent . fifo_horizontal)
		(_port
			((Data) (fifo_in1))
			((WrClock) (o_sck))
			((RdClock) (o_ws))
			((WrEn) (wr_en))
			((RdEn) (\2 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (horizontal_out))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (almost_full))
		)
	)
	(_inst vertical_right 0 129 (_ent . fifo_right)
		(_port
			((Data) (o_right_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_right_vld2))
			((RdEn) (\3 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_right_data2))
			((Empty) (right_empty))
			((Full) (right_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst vertical_left 0 132 (_ent . fifo_left)
		(_port
			((Data) (o_left_data2_final(d_31_16)))
			((WrClock) (o_sck2))
			((RdClock) (o_ws2))
			((WrEn) (o_left_vld2))
			((RdEn) (\4 \))
			((Reset) (i_sys_rst))
			((RPReset) (_open))
			((Q) (out_left_data2))
			((Empty) (left_empty))
			((Full) (left_full))
			((AlmostEmpty) (_open))
			((AlmostFull) (_open))
		)
	)
	(_inst zcr1 0 138 (_ent . zcr)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((zcr_count) (zcr_count_left))
			((zcr_valid) (zcr_valid_left))
		)
	)
	(_inst ste1 0 146 (_ent . ste)
		(_port
			((clk) (o_ws))
			((data) (horizontal_out))
			((reset) (i_sys_rst))
			((ste) (ste_left))
			((ste_valid) (ste_left_valid))
		)
	)
	(_inst subMean1 0 154 (_ent . submean2)
		(_port
			((clk) (o_ws))
			((data_in) (horizontal_out))
			((reset) (i_sys_rst))
			((subMean_out) (subMean_left_out))
			((subMean_valid) (subMean_left_valid))
		)
	)
	(_inst class1 0 163 (_ent . classification)
		(_port
			((zcr_count_left) (zcr_count_left))
			((zcr_valid_left) (zcr_valid_left))
			((ste_left) (ste_left))
			((ste_left_valid) (ste_left_valid))
			((subMean_left_out) (subMean_left_out))
			((subMean_left_valid) (subMean_left_valid))
			((glass) (glass))
			((shout) (shout))
		)
	)
	(_inst beam_forming 0 178 (_ent . beamforming2)
		(_port
			((trigger) (trigger))
			((compute_clk) (compute_clk))
			((clk) (o_ws2))
			((left_data_in) (out_left_data2))
			((right_data_in) (out_right_data2))
			((reset) (\5 \))
			((led_pattern) (led_pattern))
			((beam_forming_valid) (beam_forming_valid))
		)
	)
	(_inst i2c1 0 189 (_ent . I2C_Top)
		(_port
			((SDA) (SDA))
			((SCL) (SCL))
			((Clock) (Clock))
			((Reset_L) (i_sys_rst))
			((CS_L) (CS_L))
			((RW_L) (RW_L))
			((INTR_L) (INTR_L))
			((A0) (A0))
			((A1) (A1))
			((A2) (A2))
			((DATA) (DATA))
		)
	)
	(_model . top 11 -1)

)
V 000058 55 6378          1492046859367 I2S_Controller_tb
(_unit VERILOG 6.3365.6.764 (I2S_Controller_tb 0 5(I2S_Controller_tb 0 5))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../my_tb.v\ VERILOG (\./../../my_tb.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_code 73232f7772272466257671763529777477747175257520)
	(_ent
		(_time 1492046859000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 12 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 12 \32\ (_ent -1 (_cnst \32\))))
		(_sig (_int rst_n ~reg 0 43 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck ~wire 0 44 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws ~wire 0 45 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd ~reg 0 46 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int o_sck2 ~wire 0 48 (_arch (_uni))(_event))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int o_ws2 ~wire 0 49 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int i_sd2 ~reg 0 50 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 54 (_array ~wire ((_range  15)))))
		(_sig (_int horizontal_out ~[DATA_WIDTH-1:0]wire~ 0 54 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]reg~[0:20]~ 0 57 (_array ~reg ((_to i 0 i 20)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem ~[15:0]reg~[0:20]~ 0 57 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:4005]~ 0 58 (_array ~reg ((_to i 0 i 4005)(_dto i 15 i 0)))))
		(_sig (_int input_right_mem ~[15:0]reg~[0:4005]~ 0 58 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~[15:0]reg~[0:90]~ 0 60 (_array ~reg ((_to i 0 i 90)(_dto i 15 i 0)))))
		(_sig (_int input_left_mem2 ~[15:0]reg~[0:90]~ 0 60 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int input_right_mem2 ~[15:0]reg~[0:90]~ 0 61 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int i_sys_rst ~wire 0 65 (_arch (_uni)))(_net implicit)(_nonbaction)(_noforceassign))
		(_type (_int ~[31:0]reg~ 0 70 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int input_left_data_array ~[31:0]reg~ 0 70 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array ~[31:0]reg~ 0 71 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_left_data_array2 ~[31:0]reg~ 0 72 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int input_right_data_array2 ~[31:0]reg~ 0 73 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[6:0]reg~ 0 74 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int count ~[6:0]reg~ 0 74 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int count2 ~[6:0]reg~ 0 75 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int left_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final ~[DATA_WIDTH-1:0]wire~ 0 76 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int left_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int right_final2 ~[DATA_WIDTH-1:0]wire~ 0 77 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sd_right_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp ~reg 0 79 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int sd_right_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sd_left_rx_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ws_reg_i2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int i_sd_temp2 ~reg 0 80 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 81 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int count_left ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right ~integer~S 0 81 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_left2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int count_right2 ~integer~S 0 82 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int trigger ~reg 0 83 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int \1 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_int \2 \ ~integer~S -1 0 (_int (_uni(_cnst \1\))))(_reg integer)(_flags2))
		(_sig (_downward 0 DUT i_sys_rst)(_flags1))
		(_subprogram
			(_func \$readmemh\)

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#65_0@ (_arch 0 0 65 (_prcs 0(_simple)(_trgt(12))(_sens(38))
			)))
			(@INITIAL#84_1@ (_arch 1 0 84 (_prcs 1(_trgt(9)(8))
			)))
			(@INITIAL#89_2@ (_arch 2 0 89 (_prcs 2(_trgt(11)(10))
			)))
			(@INITIAL#97_3@ (_arch 3 0 97 (_prcs 3(_trgt(0)(31)(32))
			)))
			(@INITIAL#105_4@ (_arch 4 0 105 (_prcs 4(_trgt(33)(34))
			)))
			(@ALWAYS#111_5@ (_arch 5 0 111 (_prcs 5(_trgt(32)(14)(31)(13))(_read(32)(9)(31)(8))(_sens(2))
				(_need_init)
			)))
			(@ALWAYS#142_6@ (_arch 6 0 142 (_prcs 6(_trgt(34)(16)(33)(15))(_read(34)(11)(33)(10))(_sens(5))
				(_need_init)
			)))
			(@INITIAL#176_7@ (_arch 7 0 176 (_prcs 7(_trgt(35))
			)))
			(@ALWAYS#182,210,237_8@ (_arch 8 0 182 (_prcs 8(_trgt(17)(23)(24))(_read(1)(12)(17)(2)(14)(13))
				(_need_init)
			)))
			(@ALWAYS#195,223,250_9@ (_arch 9 0 195 (_prcs 9(_trgt(18)(27)(28))(_read(4)(12)(18)(5)(16)(15))
				(_need_init)
			)))
			(@ALWAYS#263_10@ (_arch 10 0 263 (_prcs 14(_trgt(26))(_read)(_sens(2)(24)(23))
				(_need_init)
			)))
			(@ALWAYS#265_11@ (_arch 11 0 265 (_prcs 15(_trgt(30))(_read)(_sens(5)(28)(27))
				(_need_init)
			)))
			(@ALWAYS#269_12@ (_arch 12 0 269 (_prcs 16(_trgt(3))(_sens(1)(26))(_dssslclk(1))
				(_need_init)
			)))
			(@ALWAYS#272_13@ (_arch 13 0 272 (_prcs 17(_trgt(6))(_sens(4)(30))(_dssslclk(4))
				(_need_init)
			)))
			(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 18 (_virtual))))
		)
	)
	
	
	(_defparam
		(_toward 0 DUT.DATA_WIDTH (_code 16) (_source 0 67))
	)
	(_scope
	)
	(_inst DUT 0 22 (_ent . top)
		(_port
			((rst_n) (rst_n))
			((i_sd) (i_sd))
			((o_sck) (o_sck))
			((o_ws) (o_ws))
			((i_sd2) (i_sd2))
			((o_sck2) (o_sck2))
			((o_ws2) (o_ws2))
			((horizontal_out) (horizontal_out))
			((trigger) (trigger))
			((mclk) (_open))
			((vertical_out) (_open))
			((mclk2) (_open))
			((SDA) (_open))
			((SCL) (_open))
			((glass) (_open))
			((shout) (_open))
			((beam_forming_valid) (_open))
		)
	)
	(_inst GSR_INST 0 40 (_ent . GSR)
		(_port
			((GSR) (\1 \))
		)
	)
	(_inst PUR_INST 0 41 (_ent . PUR)
		(_port
			((PUR) (\2 \))
		)
	)
	(_model . I2S_Controller_tb 21 -1)

)
V 000051 55 1809          1492046859369 char_cntrl
(_unit VERILOG 6.3365.6.764 (char_cntrl 0 1(char_cntrl 0 1))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../char_cntrl.v\ VERILOG (\./../../char_cntrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 732125727824266472253529217526747774717520)
	(_ent
		(_time 1492046859000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDLE ~vector~0 0 11 \1'b0\ (_ent -1 (_cnst \1'b0\))))
		(_type (_int ~vector~1 0 11 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE ~vector~1 0 11 \1'b1\ (_ent -1 (_cnst \1'b1\))))
		(_port (_int in ~wire 0 3 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk ~wire 0 4 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int out ~reg 0 6 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[8:0]reg~ 0 13 (_array ~reg ((_dto i 8 i 0)))))
		(_sig (_int counter ~[8:0]reg~ 0 13 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int state ~reg 0 14 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~reg 0 14 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#16_0@ (_arch 0 0 16 (_prcs 0(_trgt(4)(3))(_read(1)(2)(5)(4))
				(_need_init)
			)))
			(@ALWAYS#FSM_COMBO@ (_arch 1 0 33 (_prcs 1(_trgt(6))(_read)(_sens(5)(4)(0))
				(_need_init)
			)))
			(@ALWAYS#FSM_SEQ@ (_arch 2 0 52 (_prcs 2(_trgt(5))(_sens(1)(2)(6))(_dssslclk(1))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit FSM_COMBO begin 0 34)
		(_unit FSM_SEQ begin 0 53)
	)
	(_model . char_cntrl 4 -1)

)
V 000053 55 4297          1492046859371 beam_forming
(_unit VERILOG 6.3365.6.764 (beam_forming 0 1(beam_forming 0 1))
	(_version vd0)
	(_time 1492046859055 2017.04.12 20:27:39)
	(_source (\./../../beamforming.v\ VERILOG (\./../../beamforming.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 73212472752426652777257565297474717527757a7526)
	(_ent
		(_time 1492046859000)
	)
	(_timescale 1us 1ns)
	(_parameters        accs         )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA_WIDTH ~vector~0 0 9 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~1 0 10 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int window_size ~vector~1 0 10 \30\ (_ent -1 (_cnst \30\))))
		(_port (_int clk ~wire 0 2 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[DATA_WIDTH-1:0]wire~ 0 3 (_array ~wire ((_range  3)))))
		(_port (_int left_data_in ~[DATA_WIDTH-1:0]wire~ 0 3 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int right_data_in ~[DATA_WIDTH-1:0]wire~ 0 4 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 5 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[7:0]reg~ 0 6 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int led_pattern ~[7:0]reg~ 0 6 (_arch (_out)))(_reg)(_flags2))
		(_port (_int beam_forming_valid ~reg 0 7 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~[0:window_size*3]~ 0 20 (_array ~reg ((_range  4)(_dto i 15 i 0)))))
		(_sig (_int left_data_storage ~[15:0]reg~[0:window_size*3]~ 0 20 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int right_data_storage ~[15:0]reg~[0:window_size*3]~ 0 21 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 22 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 22 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[6:0]reg~ 0 23 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int window_count ~[6:0]reg~ 0 23 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int full ~reg 0 24 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~ 0 25 (_array ~reg ((_dto i 21 i 0)))))
		(_sig (_int min_diff ~[21:0]reg~ 0 25 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~[0:59]~ 0 26 (_array ~reg ((_to i 0 i 59)(_dto i 21 i 0)))))
		(_sig (_int current_diff ~[21:0]reg~[0:59]~ 0 26 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int j ~integer~S 0 27 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int shift_index_counter ~integer~S 0 28 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int final_index ~integer~S 0 29 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int diff_done ~integer~S 0 30 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[7:0]reg~[0:window_size*2]~ 0 32 (_array ~reg ((_range  5)(_dto i 7 i 0)))))
		(_sig (_int phase_diff_LUT ~[7:0]reg~[0:window_size*2]~ 0 32 (_arch (_uni ))) (_reg memory )(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#33_0@ (_arch 0 0 33 (_prcs 0(_trgt(17(0))(17(1))(17(2))(17(3))(17(4))(17(5))(17(6))(17(7))(17(8))(17(9))(17(10))(17(11))(17(12))(17(13))(17(14))(17(15))(17(16))(17(17))(17(18))(17(19))(17(20))(17(21))(17(22))(17(23))(17(24))(17(25))(17(26))(17(27))(17(28))(17(29))(17(30))(17(31))(17(32))(17(33))(17(34))(17(35))(17(36))(17(37))(17(38))(17(39))(17(40))(17(41))(17(42))(17(43))(17(44))(17(45))(17(46))(17(47))(17(48))(17(49))(17(50))(17(51))(17(52))(17(53))(17(54))(17(55))(17(56))(17(57))(17(58))(17(59))(17(60))(9)(11)(14)(12(0))(12(1))(12(2))(12(3))(12(4))(12(5))(12(6))(12(7))(12(8))(12(9))(12(10))(12(11))(12(12))(12(13))(12(14))(12(15))(12(16))(12(17))(12(18))(12(19))(12(20))(12(21))(12(22))(12(23))(12(24))(12(25))(12(26))(12(27))(12(28))(12(29))(12(30))(12(31))(12(32))(12(33))(12(34))(12(35))(12(36))(12(37))(12(38))(12(39))(12(40))(12(41))(12(42))(12(43))(12(44))(12(45))(12(46))(12(47))(12(48))(12(49))(12(50))(12(51))(12(52))(12(53))(12(54))(12(55))(12(56))(12(57))(12(58))(12(59))(16)(13))
			)))
			(@ALWAYS#161,164,197,216,234_1@ (_arch 1 0 161 (_prcs 1(_trgt(4)(9)(5)(10)(11)(16)(8)(6)(7)(14)(13)(12)(15))(_read(0)(3)(17)(15)(8)(9)(2)(1)(10)(16)(14)(13)(6)(7)(12)(11))
				(_need_init)
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_model . beam_forming 10 -1)

)
