// Seed: 754977111
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    id_1 = id_1;
  end
  tri id_4;
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(*);
  wire id_8;
  assign id_2 = (1);
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6
  );
  wire id_9;
endmodule
