Analysis & Synthesis report for mips_single
Thu Oct 29 07:03:22 2015
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated
 13. Source assignments for data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated
 14. Source assignments for data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated
 15. Source assignments for data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated
 16. Source assignments for data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |mips_single
 18. Parameter Settings for User Entity Instance: instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: mux2:U_JUMP_ADDRESS_MUX
 20. Parameter Settings for User Entity Instance: program_counter:U_PC
 21. Parameter Settings for User Entity Instance: program_counter:U_PC|reg_bit:U_DELAY_CYCLE
 22. Parameter Settings for User Entity Instance: program_counter:U_PC|reg:U_REG
 23. Parameter Settings for User Entity Instance: program_counter:U_PC|add:U_PC_ADD_1
 24. Parameter Settings for User Entity Instance: program_counter:U_PC|add:U_PC_ADD_IMM
 25. Parameter Settings for User Entity Instance: program_counter:U_PC|mux2:U_BRANCH_MUX
 26. Parameter Settings for User Entity Instance: program_counter:U_PC|mux2:U_JUMP_MUX
 27. Parameter Settings for User Entity Instance: mux2:U_DEST_MUX
 28. Parameter Settings for User Entity Instance: mux2:U_JAL_MUX
 29. Parameter Settings for User Entity Instance: reg_file:U_REG_FILE
 30. Parameter Settings for User Entity Instance: extender:U_EXTENDER
 31. Parameter Settings for User Entity Instance: mux2:U_ALU_INPUT_MUX
 32. Parameter Settings for User Entity Instance: alu:U_ALU
 33. Parameter Settings for User Entity Instance: alu:U_ALU|mux4:U_MUX4
 34. Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY
 35. Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|mux4:U_BYTE_MUX
 36. Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|mux4:U_HALF_MUX
 37. Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|mux4:U_WORD_MUX
 38. Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|mux4:U_DATA_MUX
 39. Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|mux4:U_BYTE_MUX_RD
 44. Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|mux4:U_HALF_MUX_RD
 45. Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|mux4:U_WORD_MUX_RD
 46. Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|mux4:U_DATA_MUX_RD
 47. Parameter Settings for User Entity Instance: mux2:U_LUI_MUX
 48. Parameter Settings for User Entity Instance: mux2:U_PC2REG31_MUX
 49. Parameter Settings for User Entity Instance: mux2:U_MEM2REG_MUX
 50. altsyncram Parameter Settings by Entity Instance
 51. Port Connectivity Checks: "data_memory_wrapper:U_DATA_MEMORY|mux4:U_DATA_MUX_RD"
 52. Port Connectivity Checks: "data_memory_wrapper:U_DATA_MEMORY|mux4:U_DATA_MUX"
 53. Port Connectivity Checks: "data_memory_wrapper:U_DATA_MEMORY|mux4:U_HALF_MUX"
 54. Port Connectivity Checks: "data_memory_wrapper:U_DATA_MEMORY|mux4:U_BYTE_MUX"
 55. Port Connectivity Checks: "alu:U_ALU|mux4:U_MUX4"
 56. Port Connectivity Checks: "alu:U_ALU"
 57. Port Connectivity Checks: "mux2:U_JAL_MUX"
 58. Port Connectivity Checks: "program_counter:U_PC|add:U_PC_ADD_IMM"
 59. Port Connectivity Checks: "program_counter:U_PC|add:U_PC_ADD_1"
 60. Port Connectivity Checks: "program_counter:U_PC|reg:U_REG"
 61. Port Connectivity Checks: "program_counter:U_PC|reg_bit:U_DELAY_CYCLE"
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 29 07:03:22 2015      ;
; Quartus II 64-Bit Version          ; 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name                      ; mips_single                                ;
; Top-level Entity Name              ; mips_single                                ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 0                                          ;
;     Total combinational functions  ; 0                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 3                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31I7    ;                    ;
; Top-level entity name                                                      ; mips_single        ; mips_single        ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                             ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; ../data_memory_wrapper.vhd       ; yes             ; User VHDL File                         ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd        ;         ;
; data_memory.vhd                  ; yes             ; User Wizard-Generated File             ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd        ;         ;
; ../reg_bit.vhd                   ; yes             ; User VHDL File                         ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/reg_bit.vhd                    ;         ;
; ../control.vhd                   ; yes             ; User VHDL File                         ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/control.vhd                    ;         ;
; ../program_counter.vhd           ; yes             ; User VHDL File                         ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/program_counter.vhd            ;         ;
; ../mux2.vhd                      ; yes             ; User VHDL File                         ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mux2.vhd                       ;         ;
; ../lib.vhd                       ; yes             ; User VHDL File                         ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/lib.vhd                        ;         ;
; ../reg_file.vhd                  ; yes             ; User VHDL File                         ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/reg_file.vhd                   ;         ;
; ../reg.vhd                       ; yes             ; User VHDL File                         ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/reg.vhd                        ;         ;
; ../mux4.vhd                      ; yes             ; User VHDL File                         ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mux4.vhd                       ;         ;
; ../mips_single.vhd               ; yes             ; User VHDL File                         ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd                ;         ;
; ../extender.vhd                  ; yes             ; User VHDL File                         ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/extender.vhd                   ;         ;
; ../cla4.vhd                      ; yes             ; User VHDL File                         ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/cla4.vhd                       ;         ;
; ../alu_control.vhd               ; yes             ; User VHDL File                         ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/alu_control.vhd                ;         ;
; ../alu.vhd                       ; yes             ; User VHDL File                         ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/alu.vhd                        ;         ;
; ../add.vhd                       ; yes             ; User VHDL File                         ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/add.vhd                        ;         ;
; instr_memory.vhd                 ; yes             ; User Wizard-Generated File             ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                              ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                 ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                              ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                              ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                               ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                  ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/altram.inc                                  ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                ;         ;
; db/altsyncram_ogs3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf ;         ;
; test.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/test.mif               ;         ;
; db/altsyncram_dgp3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 3                ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clk              ;
; Maximum fan-out          ; 1                ;
; Total fan-out            ; 3                ;
; Average fan-out          ; 0.50             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |mips_single               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 3    ; 0            ; |mips_single        ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                           ; IP Include File                                                                                    ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0 ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd  ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1 ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd  ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2 ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd  ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3 ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd  ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |mips_single|instr_memory:U_INSTR_MEMORY                                  ; C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                           ;
+---------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                           ; Reason for Removal ;
+---------------------------------------------------------------------------------------------------------+--------------------+
; reg_file:U_REG_FILE|q0[0..31]                                                                           ; Lost fanout        ;
; reg_file:U_REG_FILE|q1[0..31]                                                                           ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][0]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[31][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[30][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[29][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[28][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[27][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[26][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[25][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[24][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[23][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[22][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[21][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[20][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[19][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[18][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[17][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[16][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[15][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[14][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[13][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[12][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[11][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][31]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][30]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][29]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][28]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][27]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][26]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][25]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][24]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][23]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][22]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][21]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][20]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][19]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][18]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][17]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][16]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][15]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][14]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][13]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][12]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][11]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][10]                                                                   ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][9]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][8]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][7]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][6]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][5]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][4]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][3]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][2]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][1]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[10][0]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][31]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][30]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][29]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][28]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][27]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][26]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][25]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][24]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][23]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][22]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][21]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][20]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][19]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][18]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][17]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][16]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][15]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][14]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][13]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][12]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][11]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][10]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][9]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][8]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][7]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][6]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][5]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][4]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][3]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][2]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][1]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[9][0]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][31]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][30]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][29]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][28]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][27]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][26]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][25]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][24]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][23]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][22]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][21]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][20]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][19]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][18]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][17]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][16]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][15]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][14]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][13]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][12]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][11]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][10]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][9]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][8]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][7]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][6]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][5]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][4]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][3]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][2]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][1]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[8][0]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][31]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][30]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][29]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][28]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][27]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][26]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][25]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][24]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][23]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][22]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][21]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][20]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][19]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][18]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][17]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][16]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][15]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][14]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][13]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][12]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][11]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][10]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][9]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][8]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][7]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][6]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][5]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][4]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][3]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][2]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][1]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[7][0]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][31]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][30]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][29]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][28]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][27]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][26]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][25]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][24]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][23]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][22]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][21]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][20]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][19]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][18]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][17]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][16]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][15]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][14]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][13]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][12]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][11]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][10]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][9]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][8]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][7]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][6]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][5]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][4]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][3]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][2]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][1]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[6][0]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][31]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][30]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][29]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][28]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][27]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][26]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][25]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][24]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][23]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][22]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][21]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][20]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][19]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][18]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][17]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][16]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][15]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][14]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][13]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][12]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][11]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][10]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][9]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][8]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][7]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][6]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][5]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][4]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][3]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][2]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][1]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[5][0]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][31]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][30]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][29]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][28]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][27]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][26]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][25]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][24]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][23]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][22]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][21]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][20]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][19]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][18]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][17]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][16]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][15]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][14]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][13]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][12]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][11]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][10]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][9]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][8]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][7]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][6]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][5]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][4]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][3]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][2]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][1]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[4][0]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][31]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][30]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][29]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][28]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][27]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][26]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][25]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][24]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][23]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][22]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][21]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][20]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][19]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][18]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][17]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][16]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][15]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][14]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][13]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][12]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][11]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][10]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][9]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][8]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][7]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][6]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][5]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][4]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][3]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][2]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][1]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[3][0]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][31]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][30]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][29]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][28]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][27]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][26]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][25]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][24]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][23]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][22]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][21]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][20]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][19]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][18]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][17]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][16]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][15]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][14]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][13]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][12]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][11]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][10]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][9]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][8]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][7]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][6]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][5]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][4]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][3]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][2]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][1]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[2][0]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][31]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][30]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][29]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][28]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][27]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][26]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][25]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][24]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][23]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][22]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][21]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][20]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][19]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][18]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][17]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][16]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][15]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][14]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][13]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][12]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][11]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][10]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][9]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][8]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][7]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][6]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][5]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][4]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][3]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][2]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][1]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[1][0]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][31]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][30]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][29]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][28]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][27]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][26]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][25]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][24]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][23]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][22]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][21]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][20]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][19]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][18]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][17]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][16]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][15]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][14]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][13]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][12]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][11]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][10]                                                                    ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][9]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][8]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][7]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][6]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][5]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][4]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][3]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][2]                                                                     ; Lost fanout        ;
; reg_file:U_REG_FILE|reg_array[0][1]                                                                     ; Lost fanout        ;
; program_counter:U_PC|reg:U_REG|Q[0..31]                                                                 ; Lost fanout        ;
; program_counter:U_PC|reg_bit:U_DELAY_CYCLE|Q                                                            ; Lost fanout        ;
; instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|rden_a_store ; Lost fanout        ;
; Total Number of Removed Registers = 1122                                                                ;                    ;
+---------------------------------------------------------------------------------------------------------+--------------------+


+----------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                              ;
+--------------------------------------+--------------------+----------------------------------------------+
; Register name                        ; Reason for Removal ; Registers Removed due to This Register       ;
+--------------------------------------+--------------------+----------------------------------------------+
; program_counter:U_PC|reg:U_REG|Q[31] ; Lost Fanouts       ; program_counter:U_PC|reg_bit:U_DELAY_CYCLE|Q ;
+--------------------------------------+--------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |mips_single ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Signed Integer                               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; TEST.mif             ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                               ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_ogs3      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:U_JUMP_ADDRESS_MUX ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 26    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: program_counter:U_PC ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; width          ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: program_counter:U_PC|reg_bit:U_DELAY_CYCLE ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: program_counter:U_PC|reg:U_REG ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: program_counter:U_PC|add:U_PC_ADD_1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; width          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: program_counter:U_PC|add:U_PC_ADD_IMM ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: program_counter:U_PC|mux2:U_BRANCH_MUX ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: program_counter:U_PC|mux2:U_JUMP_MUX ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:U_DEST_MUX ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; width          ; 5     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:U_JAL_MUX ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 5     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:U_REG_FILE ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; width          ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: extender:U_EXTENDER ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; width_in       ; 16    ; Signed Integer                          ;
; width_out      ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:U_ALU_INPUT_MUX ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; width          ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:U_ALU ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; width          ; 32    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:U_ALU|mux4:U_MUX4 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; width          ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|mux4:U_BYTE_MUX ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|mux4:U_HALF_MUX ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|mux4:U_WORD_MUX ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|mux4:U_DATA_MUX ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_dgp3      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_dgp3      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_dgp3      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_dgp3      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|mux4:U_BYTE_MUX_RD ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|mux4:U_HALF_MUX_RD ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|mux4:U_WORD_MUX_RD ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory_wrapper:U_DATA_MEMORY|mux4:U_DATA_MUX_RD ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:U_LUI_MUX ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:U_PC2REG31_MUX ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; width          ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:U_MEM2REG_MUX ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; width          ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                            ;
; Entity Instance                           ; instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 0                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 0                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 0                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 0                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 0                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_memory_wrapper:U_DATA_MEMORY|mux4:U_DATA_MUX_RD" ;
+-------------+-------+----------+-------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                         ;
+-------------+-------+----------+-------------------------------------------------+
; in1[31..16] ; Input ; Info     ; Stuck at GND                                    ;
; in2[31..8]  ; Input ; Info     ; Stuck at GND                                    ;
; in3         ; Input ; Info     ; Stuck at GND                                    ;
+-------------+-------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_memory_wrapper:U_DATA_MEMORY|mux4:U_DATA_MUX" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; in3  ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_memory_wrapper:U_DATA_MEMORY|mux4:U_HALF_MUX" ;
+-------------+-------+----------+----------------------------------------------+
; Port        ; Type  ; Severity ; Details                                      ;
+-------------+-------+----------+----------------------------------------------+
; in0[15..0]  ; Input ; Info     ; Stuck at GND                                 ;
; in1[31..24] ; Input ; Info     ; Stuck at GND                                 ;
; in1[7..0]   ; Input ; Info     ; Stuck at GND                                 ;
; in2[31..16] ; Input ; Info     ; Stuck at GND                                 ;
; in3[23..8]  ; Input ; Info     ; Stuck at GND                                 ;
+-------------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_memory_wrapper:U_DATA_MEMORY|mux4:U_BYTE_MUX" ;
+-------------+-------+----------+----------------------------------------------+
; Port        ; Type  ; Severity ; Details                                      ;
+-------------+-------+----------+----------------------------------------------+
; in0[23..0]  ; Input ; Info     ; Stuck at GND                                 ;
; in1[31..24] ; Input ; Info     ; Stuck at GND                                 ;
; in1[15..0]  ; Input ; Info     ; Stuck at GND                                 ;
; in2[31..16] ; Input ; Info     ; Stuck at GND                                 ;
; in2[7..0]   ; Input ; Info     ; Stuck at GND                                 ;
; in3[31..8]  ; Input ; Info     ; Stuck at GND                                 ;
+-------------+-------+----------+----------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "alu:U_ALU|mux4:U_MUX4" ;
+------------+-------+----------+-------------------+
; Port       ; Type  ; Severity ; Details           ;
+------------+-------+----------+-------------------+
; in3[31..1] ; Input ; Info     ; Stuck at GND      ;
+------------+-------+----------+-------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:U_ALU"                                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carry    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sign     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "mux2:U_JAL_MUX" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; in1  ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "program_counter:U_PC|add:U_PC_ADD_IMM"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "program_counter:U_PC|add:U_PC_ADD_1"                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; in1[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; in1[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cin        ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "program_counter:U_PC|reg:U_REG" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "program_counter:U_PC|reg_bit:U_DELAY_CYCLE" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; d    ; Input ; Info     ; Stuck at VCC                                 ;
; wr   ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Processing started: Thu Oct 29 07:03:20 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips_single -c mips_single
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/data_memory_wrapper.vhd
    Info (12022): Found design unit 1: data_memory_wrapper-arch
    Info (12023): Found entity 1: data_memory_wrapper
Info (12021): Found 2 design units, including 1 entities, in source file data_memory.vhd
    Info (12022): Found design unit 1: data_memory-SYN
    Info (12023): Found entity 1: data_memory
Info (12021): Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/reg_bit.vhd
    Info (12022): Found design unit 1: reg_bit-arch
    Info (12023): Found entity 1: reg_bit
Info (12021): Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/control.vhd
    Info (12022): Found design unit 1: control-arch
    Info (12023): Found entity 1: control
Info (12021): Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/program_counter.vhd
    Info (12022): Found design unit 1: program_counter-arch
    Info (12023): Found entity 1: program_counter
Info (12021): Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/mux2.vhd
    Info (12022): Found design unit 1: mux2-arch
    Info (12023): Found entity 1: mux2
Info (12021): Found 2 design units, including 0 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/lib.vhd
    Info (12022): Found design unit 1: lib
    Info (12022): Found design unit 2: lib-body
Info (12021): Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/reg_file.vhd
    Info (12022): Found design unit 1: reg_file-arch
    Info (12023): Found entity 1: reg_file
Info (12021): Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/reg.vhd
    Info (12022): Found design unit 1: reg-arch
    Info (12023): Found entity 1: reg
Info (12021): Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/mux4.vhd
    Info (12022): Found design unit 1: mux4-arch
    Info (12023): Found entity 1: mux4
Info (12021): Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/mips_single.vhd
    Info (12022): Found design unit 1: mips_single-arch
    Info (12023): Found entity 1: mips_single
Info (12021): Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/extender.vhd
    Info (12022): Found design unit 1: extender-arch
    Info (12023): Found entity 1: extender
Info (12021): Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/cla4.vhd
    Info (12022): Found design unit 1: cla4-arch
    Info (12023): Found entity 1: cla4
Info (12021): Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/alu_control.vhd
    Info (12022): Found design unit 1: alu_control-arch
    Info (12023): Found entity 1: alu_control
Info (12021): Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/alu.vhd
    Info (12022): Found design unit 1: alu-arch
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/add.vhd
    Info (12022): Found design unit 1: add-arch
    Info (12023): Found entity 1: add
Info (12021): Found 2 design units, including 1 entities, in source file instr_memory.vhd
    Info (12022): Found design unit 1: instr_memory-SYN
    Info (12023): Found entity 1: instr_memory
Info (12127): Elaborating entity "mips_single" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at mips_single.vhd(43): object "alu_carry" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mips_single.vhd(45): object "alu_sign" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mips_single.vhd(46): object "alu_overflow" assigned a value but never read
Info (12128): Elaborating entity "instr_memory" for hierarchy "instr_memory:U_INSTR_MEMORY"
Info (12128): Elaborating entity "altsyncram" for hierarchy "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "TEST.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ogs3.tdf
    Info (12023): Found entity 1: altsyncram_ogs3
Info (12128): Elaborating entity "altsyncram_ogs3" for hierarchy "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated"
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:U_JUMP_ADDRESS_MUX"
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:U_PC"
Info (12128): Elaborating entity "reg_bit" for hierarchy "program_counter:U_PC|reg_bit:U_DELAY_CYCLE"
Info (12128): Elaborating entity "reg" for hierarchy "program_counter:U_PC|reg:U_REG"
Info (12128): Elaborating entity "add" for hierarchy "program_counter:U_PC|add:U_PC_ADD_1"
Info (12128): Elaborating entity "cla4" for hierarchy "program_counter:U_PC|add:U_PC_ADD_1|cla4:\U_ADD:1:U_CLA4"
Info (12128): Elaborating entity "mux2" for hierarchy "program_counter:U_PC|mux2:U_BRANCH_MUX"
Info (12128): Elaborating entity "control" for hierarchy "control:U_CONTROL"
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:U_DEST_MUX"
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:U_REG_FILE"
Info (12128): Elaborating entity "extender" for hierarchy "extender:U_EXTENDER"
Info (12128): Elaborating entity "alu_control" for hierarchy "alu_control:U_ALU_CONTROL"
Info (12128): Elaborating entity "alu" for hierarchy "alu:U_ALU"
Info (12128): Elaborating entity "mux4" for hierarchy "alu:U_ALU|mux4:U_MUX4"
Info (12128): Elaborating entity "data_memory_wrapper" for hierarchy "data_memory_wrapper:U_DATA_MEMORY"
Warning (10036): Verilog HDL or VHDL warning at data_memory_wrapper.vhd(32): object "byte_addr_wr" assigned a value but never read
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dgp3.tdf
    Info (12023): Found entity 1: altsyncram_dgp3
Info (12128): Elaborating entity "altsyncram_dgp3" for hierarchy "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated"
Info (12128): Elaborating entity "mux4" for hierarchy "data_memory_wrapper:U_DATA_MEMORY|mux4:U_BYTE_MUX_RD"
Info (12128): Elaborating entity "mux4" for hierarchy "data_memory_wrapper:U_DATA_MEMORY|mux4:U_HALF_MUX_RD"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|q_a[31]"
Info (17049): 1122 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "mem_clk"
    Warning (15610): No output dependent on input pin "rst"
Info (21057): Implemented 3 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 627 megabytes
    Info: Processing ended: Thu Oct 29 07:03:22 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


