Loading plugins phase: Elapsed time ==> 0s.545ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\rens_\Documents\platooning\PSoC\Platooning\AngleMeasurement.cydsn\AngleMeasurement.cyprj -d CY8C5888LTI-LP097 -s C:\Users\rens_\Documents\platooning\PSoC\Platooning\AngleMeasurement.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0061: information: Info from component: Maximum_Peak_Detector_A_Sample_Hold. Frequency of the LO input is not known to the design. Please set valid frequency in the text box provided in the configure window for mixer to operate properly.
 * C:\Users\rens_\Documents\platooning\PSoC\Platooning\Peak_Detector_Component.cylib\Maximum_Peak_Detector_v1_2\Maximum_Peak_Detector_v1_2.cysch (Instance:Sample_Hold)

ADD: sdb.M0061: information: Info from component: Maximum_Peak_Detector_B_Sample_Hold. Frequency of the LO input is not known to the design. Please set valid frequency in the text box provided in the configure window for mixer to operate properly.
 * C:\Users\rens_\Documents\platooning\PSoC\Platooning\Peak_Detector_Component.cylib\Maximum_Peak_Detector_v1_2\Maximum_Peak_Detector_v1_2.cysch (Instance:Sample_Hold)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 8s.906ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.406ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  AngleMeasurement.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\rens_\Documents\platooning\PSoC\Platooning\AngleMeasurement.cydsn\AngleMeasurement.cyprj -dcpsoc3 AngleMeasurement.v -verilog
======================================================================

======================================================================
Compiling:  AngleMeasurement.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\rens_\Documents\platooning\PSoC\Platooning\AngleMeasurement.cydsn\AngleMeasurement.cyprj -dcpsoc3 AngleMeasurement.v -verilog
======================================================================

======================================================================
Compiling:  AngleMeasurement.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\rens_\Documents\platooning\PSoC\Platooning\AngleMeasurement.cydsn\AngleMeasurement.cyprj -dcpsoc3 -verilog AngleMeasurement.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Dec 05 10:42:58 2018


======================================================================
Compiling:  AngleMeasurement.v
Program  :   vpp
Options  :    -yv2 -q10 AngleMeasurement.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Dec 05 10:42:58 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'AngleMeasurement.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  AngleMeasurement.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\rens_\Documents\platooning\PSoC\Platooning\AngleMeasurement.cydsn\AngleMeasurement.cyprj -dcpsoc3 -verilog AngleMeasurement.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Dec 05 10:43:00 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\rens_\Documents\platooning\PSoC\Platooning\AngleMeasurement.cydsn\codegentemp\AngleMeasurement.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\rens_\Documents\platooning\PSoC\Platooning\AngleMeasurement.cydsn\codegentemp\AngleMeasurement.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  AngleMeasurement.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\rens_\Documents\platooning\PSoC\Platooning\AngleMeasurement.cydsn\AngleMeasurement.cyprj -dcpsoc3 -verilog AngleMeasurement.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Dec 05 10:43:03 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\rens_\Documents\platooning\PSoC\Platooning\AngleMeasurement.cydsn\codegentemp\AngleMeasurement.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\rens_\Documents\platooning\PSoC\Platooning\AngleMeasurement.cydsn\codegentemp\AngleMeasurement.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Maximum_Peak_Detector_A:Comp_1:Net_9\
	\Maximum_Peak_Detector_B:Comp_1:Net_9\
	\UART:BUART:reset_sr\
	Net_84
	Net_85
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_79
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\SPI:BSPIM:mosi_after_ld\
	\SPI:BSPIM:so_send\
	\SPI:BSPIM:mosi_fin\
	\SPI:BSPIM:mosi_cpha_0\
	\SPI:BSPIM:mosi_cpha_1\
	\SPI:BSPIM:pre_mosi\
	\SPI:BSPIM:dpcounter_zero\
	\SPI:BSPIM:control_7\
	\SPI:BSPIM:control_6\
	\SPI:BSPIM:control_5\
	\SPI:BSPIM:control_4\
	\SPI:BSPIM:control_3\
	\SPI:BSPIM:control_2\
	\SPI:BSPIM:control_1\
	\SPI:BSPIM:control_0\
	\SPI:Net_294\
	\PWM_H_BRIDGE:PWMUDB:km_run\
	\PWM_H_BRIDGE:PWMUDB:ctrl_cmpmode2_2\
	\PWM_H_BRIDGE:PWMUDB:ctrl_cmpmode2_1\
	\PWM_H_BRIDGE:PWMUDB:ctrl_cmpmode2_0\
	\PWM_H_BRIDGE:PWMUDB:ctrl_cmpmode1_2\
	\PWM_H_BRIDGE:PWMUDB:ctrl_cmpmode1_1\
	\PWM_H_BRIDGE:PWMUDB:ctrl_cmpmode1_0\
	\PWM_H_BRIDGE:PWMUDB:capt_rising\
	\PWM_H_BRIDGE:PWMUDB:capt_falling\
	\PWM_H_BRIDGE:PWMUDB:trig_rise\
	\PWM_H_BRIDGE:PWMUDB:trig_fall\
	\PWM_H_BRIDGE:PWMUDB:sc_kill\
	\PWM_H_BRIDGE:PWMUDB:min_kill\
	\PWM_H_BRIDGE:PWMUDB:km_tc\
	\PWM_H_BRIDGE:PWMUDB:db_tc\
	\PWM_H_BRIDGE:PWMUDB:dith_sel\
	\PWM_H_BRIDGE:PWMUDB:compare2\
	\PWM_H_BRIDGE:Net_101\
	Net_729
	Net_730
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_31\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_30\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_29\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_28\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_27\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_26\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_25\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_24\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_23\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_22\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_21\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_20\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_19\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_18\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_17\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_16\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_15\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_14\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_13\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_12\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_11\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_10\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_9\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_8\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_7\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_6\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_5\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_4\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_3\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_2\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_1\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:b_0\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_731
	Net_728
	\PWM_H_BRIDGE:Net_113\
	\PWM_H_BRIDGE:Net_107\
	\PWM_H_BRIDGE:Net_114\
	Net_763
	Net_760
	\PWM_SERVO:Net_114\

    Synthesized names
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_2\

Deleted 182 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Maximum_Peak_Detector_A:Sample_Hold:Net_145\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing zero to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing one to tmpOE__Signal_A_net_0
Aliasing \ADC_SAR_A:vp_ctl_0\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_A:vp_ctl_2\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_A:vn_ctl_1\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_A:vn_ctl_3\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_A:vp_ctl_1\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_A:vp_ctl_3\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_A:vn_ctl_0\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_A:vn_ctl_2\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_A:soc\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_A:tmpOE__Bypass_net_0\ to tmpOE__Signal_A_net_0
Aliasing \ADC_SAR_A:Net_383\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing tmpOE__Signal_B_net_0 to tmpOE__Signal_A_net_0
Aliasing \Maximum_Peak_Detector_B:Sample_Hold:Net_134\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \Maximum_Peak_Detector_B:Sample_Hold:Net_145\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_B:vp_ctl_0\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_B:vp_ctl_2\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_B:vn_ctl_1\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_B:vn_ctl_3\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_B:vp_ctl_1\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_B:vp_ctl_3\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_B:vn_ctl_0\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_B:vn_ctl_2\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_B:soc\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_B:tmpOE__Bypass_net_0\ to tmpOE__Signal_A_net_0
Aliasing \ADC_SAR_B:Net_383\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:tx_hd_send_break\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:HalfDuplexSend\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:FinalParityType_1\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:FinalParityType_0\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:FinalAddrMode_2\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:FinalAddrMode_1\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:FinalAddrMode_0\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:tx_ctrl_mark\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:tx_status_6\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:tx_status_5\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:tx_status_4\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Signal_A_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Signal_A_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Signal_A_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:rx_status_1\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Signal_A_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Signal_A_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Signal_A_net_0
Aliasing tmpOE__Rx_net_0 to tmpOE__Signal_A_net_0
Aliasing tmpOE__Tx_net_0 to tmpOE__Signal_A_net_0
Aliasing tmpOE__IRQ_net_0 to tmpOE__Signal_A_net_0
Aliasing tmpOE__SS_net_0 to tmpOE__Signal_A_net_0
Aliasing tmpOE__CE_net_0 to tmpOE__Signal_A_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__Signal_A_net_0
Aliasing tmpOE__MISO_net_0 to tmpOE__Signal_A_net_0
Aliasing tmpOE__MOSI_net_0 to tmpOE__Signal_A_net_0
Aliasing tmpOE__SCLK_net_0 to tmpOE__Signal_A_net_0
Aliasing \SPI:BSPIM:pol_supprt\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \SPI:BSPIM:tx_status_3\ to \SPI:BSPIM:load_rx_data\
Aliasing \SPI:BSPIM:tx_status_6\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \SPI:BSPIM:tx_status_5\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \SPI:BSPIM:rx_status_3\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \SPI:BSPIM:rx_status_2\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \SPI:BSPIM:rx_status_1\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \SPI:BSPIM:rx_status_0\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \SPI:Net_289\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing Net_765 to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:hwCapture\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:trig_out\ to tmpOE__Signal_A_net_0
Aliasing \PWM_H_BRIDGE:PWMUDB:runmode_enable\\R\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:runmode_enable\\S\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:ltch_kill_reg\\R\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:ltch_kill_reg\\S\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:min_kill_reg\\R\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:min_kill_reg\\S\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:final_kill\ to tmpOE__Signal_A_net_0
Aliasing \PWM_H_BRIDGE:PWMUDB:dith_count_1\\R\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:dith_count_1\\S\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:dith_count_0\\R\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:dith_count_0\\S\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:reset\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:status_6\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:status_4\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:cmp2\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:cmp1_status_reg\\R\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:cmp1_status_reg\\S\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:cmp2_status_reg\\R\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:cmp2_status_reg\\S\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:final_kill_reg\\R\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:final_kill_reg\\S\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:cs_addr_0\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:pwm1_i\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:pwm2_i\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_23\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_22\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_21\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_20\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_19\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_18\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_17\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_16\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_15\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_14\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_13\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_12\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_11\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_10\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_9\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_8\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_7\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_6\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_5\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_4\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_3\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_2\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Signal_A_net_0
Aliasing tmpOE__N2_net_0 to tmpOE__Signal_A_net_0
Aliasing tmpOE__N1_net_0 to tmpOE__Signal_A_net_0
Aliasing \PWM_SERVO:Net_113\ to tmpOE__Signal_A_net_0
Aliasing tmpOE__Pin_servo_net_0 to tmpOE__Signal_A_net_0
Aliasing tmpOE__killswitchP_net_0 to tmpOE__Signal_A_net_0
Aliasing tmpOE__P1_net_0 to tmpOE__Signal_A_net_0
Aliasing tmpOE__P2_net_0 to tmpOE__Signal_A_net_0
Aliasing tmpOE__killswitchS_net_0 to tmpOE__Signal_A_net_0
Aliasing tmpOE__Pin_1_net_0 to tmpOE__Signal_A_net_0
Aliasing tmpOE__Pin_2_net_0 to tmpOE__Signal_A_net_0
Aliasing \Filter:Net_1\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \Filter:Net_4\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \Filter:Net_5\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:reset_reg\\D\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:rx_break_status\\D\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \SPI:BSPIM:so_send_reg\\D\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \SPI:BSPIM:mosi_pre_reg\\D\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \SPI:BSPIM:dpcounter_one_reg\\D\ to \SPI:BSPIM:load_rx_data\
Aliasing \PWM_H_BRIDGE:PWMUDB:min_kill_reg\\D\ to tmpOE__Signal_A_net_0
Aliasing \PWM_H_BRIDGE:PWMUDB:prevCapture\\D\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:trig_last\\D\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \PWM_H_BRIDGE:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Signal_A_net_0
Aliasing \PWM_H_BRIDGE:PWMUDB:prevCompare1\\D\ to \PWM_H_BRIDGE:PWMUDB:pwm_temp\
Aliasing \PWM_H_BRIDGE:PWMUDB:tc_i_reg\\D\ to \PWM_H_BRIDGE:PWMUDB:status_2\
Removing Lhs of wire \Maximum_Peak_Detector_A:Sample_Hold:Net_110\[3] = \Maximum_Peak_Detector_A:Net_143\[8]
Removing Lhs of wire \Maximum_Peak_Detector_A:Sample_Hold:Net_145\[5] = \Maximum_Peak_Detector_A:Sample_Hold:Net_134\[4]
Removing Rhs of wire \Maximum_Peak_Detector_A:Net_145\[14] = \Maximum_Peak_Detector_A:Comp_1:Net_1\[13]
Removing Rhs of wire zero[23] = \Maximum_Peak_Detector_A:Sample_Hold:Net_134\[4]
Removing Lhs of wire one[27] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \ADC_SAR_A:vp_ctl_0\[34] = zero[23]
Removing Lhs of wire \ADC_SAR_A:vp_ctl_2\[35] = zero[23]
Removing Lhs of wire \ADC_SAR_A:vn_ctl_1\[36] = zero[23]
Removing Lhs of wire \ADC_SAR_A:vn_ctl_3\[37] = zero[23]
Removing Lhs of wire \ADC_SAR_A:vp_ctl_1\[38] = zero[23]
Removing Lhs of wire \ADC_SAR_A:vp_ctl_3\[39] = zero[23]
Removing Lhs of wire \ADC_SAR_A:vn_ctl_0\[40] = zero[23]
Removing Lhs of wire \ADC_SAR_A:vn_ctl_2\[41] = zero[23]
Removing Rhs of wire \ADC_SAR_A:Net_188\[45] = \ADC_SAR_A:Net_221\[46]
Removing Lhs of wire \ADC_SAR_A:soc\[51] = zero[23]
Removing Lhs of wire \ADC_SAR_A:tmpOE__Bypass_net_0\[69] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \ADC_SAR_A:Net_383\[84] = zero[23]
Removing Lhs of wire tmpOE__Signal_B_net_0[86] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \Maximum_Peak_Detector_B:Sample_Hold:Net_110\[94] = \Maximum_Peak_Detector_B:Net_143\[99]
Removing Lhs of wire \Maximum_Peak_Detector_B:Sample_Hold:Net_134\[95] = zero[23]
Removing Lhs of wire \Maximum_Peak_Detector_B:Sample_Hold:Net_145\[96] = zero[23]
Removing Rhs of wire \Maximum_Peak_Detector_B:Net_145\[104] = \Maximum_Peak_Detector_B:Comp_1:Net_1\[103]
Removing Lhs of wire \ADC_SAR_B:vp_ctl_0\[114] = zero[23]
Removing Lhs of wire \ADC_SAR_B:vp_ctl_2\[115] = zero[23]
Removing Lhs of wire \ADC_SAR_B:vn_ctl_1\[116] = zero[23]
Removing Lhs of wire \ADC_SAR_B:vn_ctl_3\[117] = zero[23]
Removing Lhs of wire \ADC_SAR_B:vp_ctl_1\[118] = zero[23]
Removing Lhs of wire \ADC_SAR_B:vp_ctl_3\[119] = zero[23]
Removing Lhs of wire \ADC_SAR_B:vn_ctl_0\[120] = zero[23]
Removing Lhs of wire \ADC_SAR_B:vn_ctl_2\[121] = zero[23]
Removing Rhs of wire \ADC_SAR_B:Net_188\[125] = \ADC_SAR_B:Net_221\[126]
Removing Lhs of wire \ADC_SAR_B:soc\[131] = zero[23]
Removing Lhs of wire \ADC_SAR_B:tmpOE__Bypass_net_0\[149] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \ADC_SAR_B:Net_383\[164] = zero[23]
Removing Lhs of wire \UART:Net_61\[175] = \UART:Net_9\[174]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[179] = zero[23]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[180] = zero[23]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[181] = zero[23]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[182] = zero[23]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[183] = zero[23]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[184] = zero[23]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[185] = zero[23]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[186] = zero[23]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[198] = \UART:BUART:tx_bitclk_dp\[234]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[244] = \UART:BUART:tx_counter_dp\[235]
Removing Lhs of wire \UART:BUART:tx_status_6\[245] = zero[23]
Removing Lhs of wire \UART:BUART:tx_status_5\[246] = zero[23]
Removing Lhs of wire \UART:BUART:tx_status_4\[247] = zero[23]
Removing Lhs of wire \UART:BUART:tx_status_1\[249] = \UART:BUART:tx_fifo_empty\[212]
Removing Lhs of wire \UART:BUART:tx_status_3\[251] = \UART:BUART:tx_fifo_notfull\[211]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[311] = zero[23]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[319] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[330]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[321] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[331]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[322] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[347]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[323] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[361]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[324] = \UART:BUART:sRX:s23Poll:MODIN1_1\[325]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[325] = \UART:BUART:pollcount_1\[317]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[326] = \UART:BUART:sRX:s23Poll:MODIN1_0\[327]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[327] = \UART:BUART:pollcount_0\[320]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[333] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[334] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[335] = \UART:BUART:pollcount_1\[317]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[336] = \UART:BUART:pollcount_1\[317]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[337] = \UART:BUART:pollcount_0\[320]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[338] = \UART:BUART:pollcount_0\[320]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[339] = zero[23]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[340] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[341] = \UART:BUART:pollcount_1\[317]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[342] = \UART:BUART:pollcount_0\[320]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[343] = zero[23]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[344] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[349] = \UART:BUART:pollcount_1\[317]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[350] = \UART:BUART:pollcount_1\[317]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[351] = \UART:BUART:pollcount_0\[320]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[352] = \UART:BUART:pollcount_0\[320]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[353] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[354] = zero[23]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[355] = \UART:BUART:pollcount_1\[317]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[356] = \UART:BUART:pollcount_0\[320]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[357] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[358] = zero[23]
Removing Lhs of wire \UART:BUART:rx_status_1\[365] = zero[23]
Removing Rhs of wire \UART:BUART:rx_status_2\[366] = \UART:BUART:rx_parity_error_status\[367]
Removing Rhs of wire \UART:BUART:rx_status_3\[368] = \UART:BUART:rx_stop_bit_error\[369]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[379] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[428]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[383] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[450]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[384] = zero[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[385] = zero[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[386] = zero[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[387] = \UART:BUART:sRX:MODIN4_6\[388]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[388] = \UART:BUART:rx_count_6\[306]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[389] = \UART:BUART:sRX:MODIN4_5\[390]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[390] = \UART:BUART:rx_count_5\[307]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[391] = \UART:BUART:sRX:MODIN4_4\[392]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[392] = \UART:BUART:rx_count_4\[308]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[393] = \UART:BUART:sRX:MODIN4_3\[394]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[394] = \UART:BUART:rx_count_3\[309]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[395] = zero[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[396] = zero[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[397] = zero[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[398] = zero[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[399] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[400] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[401] = zero[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[402] = zero[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[403] = zero[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[404] = zero[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[405] = \UART:BUART:rx_count_6\[306]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[406] = \UART:BUART:rx_count_5\[307]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[407] = \UART:BUART:rx_count_4\[308]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[408] = \UART:BUART:rx_count_3\[309]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[409] = zero[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[410] = zero[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[411] = zero[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[412] = zero[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[413] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[414] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[415] = zero[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[430] = \UART:BUART:rx_postpoll\[265]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[431] = \UART:BUART:rx_parity_bit\[382]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[432] = \UART:BUART:rx_postpoll\[265]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[433] = \UART:BUART:rx_parity_bit\[382]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[434] = \UART:BUART:rx_postpoll\[265]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[435] = \UART:BUART:rx_parity_bit\[382]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[437] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[438] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[436]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[439] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[436]
Removing Lhs of wire tmpOE__Rx_net_0[461] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire tmpOE__Tx_net_0[466] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire tmpOE__IRQ_net_0[472] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire tmpOE__SS_net_0[479] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire tmpOE__CE_net_0[485] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire tmpOE__LED_net_0[491] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire tmpOE__MISO_net_0[498] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire tmpOE__MOSI_net_0[504] = tmpOE__Signal_A_net_0[22]
Removing Rhs of wire Net_37[505] = \SPI:BSPIM:mosi_reg\[530]
Removing Lhs of wire tmpOE__SCLK_net_0[511] = tmpOE__Signal_A_net_0[22]
Removing Rhs of wire \SPI:Net_276\[517] = \SPI:Net_288\[518]
Removing Rhs of wire \SPI:BSPIM:load_rx_data\[522] = \SPI:BSPIM:dpcounter_one\[523]
Removing Lhs of wire \SPI:BSPIM:pol_supprt\[524] = zero[23]
Removing Lhs of wire \SPI:BSPIM:miso_to_dp\[525] = \SPI:Net_244\[526]
Removing Lhs of wire \SPI:Net_244\[526] = Net_36[499]
Removing Rhs of wire \SPI:BSPIM:tx_status_1\[552] = \SPI:BSPIM:dpMOSI_fifo_empty\[553]
Removing Rhs of wire \SPI:BSPIM:tx_status_2\[554] = \SPI:BSPIM:dpMOSI_fifo_not_full\[555]
Removing Lhs of wire \SPI:BSPIM:tx_status_3\[556] = \SPI:BSPIM:load_rx_data\[522]
Removing Rhs of wire \SPI:BSPIM:rx_status_4\[558] = \SPI:BSPIM:dpMISO_fifo_full\[559]
Removing Rhs of wire \SPI:BSPIM:rx_status_5\[560] = \SPI:BSPIM:dpMISO_fifo_not_empty\[561]
Removing Lhs of wire \SPI:BSPIM:tx_status_6\[563] = zero[23]
Removing Lhs of wire \SPI:BSPIM:tx_status_5\[564] = zero[23]
Removing Lhs of wire \SPI:BSPIM:rx_status_3\[565] = zero[23]
Removing Lhs of wire \SPI:BSPIM:rx_status_2\[566] = zero[23]
Removing Lhs of wire \SPI:BSPIM:rx_status_1\[567] = zero[23]
Removing Lhs of wire \SPI:BSPIM:rx_status_0\[568] = zero[23]
Removing Lhs of wire \SPI:Net_273\[578] = zero[23]
Removing Lhs of wire \SPI:Net_289\[617] = zero[23]
Removing Lhs of wire Net_765[619] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:ctrl_enable\[634] = \PWM_H_BRIDGE:PWMUDB:control_7\[626]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:hwCapture\[644] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:hwEnable\[645] = \PWM_H_BRIDGE:PWMUDB:control_7\[626]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:trig_out\[649] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:runmode_enable\\R\[651] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:runmode_enable\\S\[652] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:final_enable\[653] = \PWM_H_BRIDGE:PWMUDB:runmode_enable\[650]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:ltch_kill_reg\\R\[657] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:ltch_kill_reg\\S\[658] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:min_kill_reg\\R\[659] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:min_kill_reg\\S\[660] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:final_kill\[663] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_1\[667] = \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_1\[907]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:add_vi_vv_MODGEN_6_0\[669] = \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_0\[908]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:dith_count_1\\R\[670] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:dith_count_1\\S\[671] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:dith_count_0\\R\[672] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:dith_count_0\\S\[673] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:reset\[676] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:status_6\[677] = zero[23]
Removing Rhs of wire \PWM_H_BRIDGE:PWMUDB:status_5\[678] = \PWM_H_BRIDGE:PWMUDB:final_kill_reg\[692]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:status_4\[679] = zero[23]
Removing Rhs of wire \PWM_H_BRIDGE:PWMUDB:status_3\[680] = \PWM_H_BRIDGE:PWMUDB:fifo_full\[699]
Removing Rhs of wire \PWM_H_BRIDGE:PWMUDB:status_1\[682] = \PWM_H_BRIDGE:PWMUDB:cmp2_status_reg\[691]
Removing Rhs of wire \PWM_H_BRIDGE:PWMUDB:status_0\[683] = \PWM_H_BRIDGE:PWMUDB:cmp1_status_reg\[690]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:cmp2_status\[688] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:cmp2\[689] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:cmp1_status_reg\\R\[693] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:cmp1_status_reg\\S\[694] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:cmp2_status_reg\\R\[695] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:cmp2_status_reg\\S\[696] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:final_kill_reg\\R\[697] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:final_kill_reg\\S\[698] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:cs_addr_2\[700] = \PWM_H_BRIDGE:PWMUDB:tc_i\[655]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:cs_addr_1\[701] = \PWM_H_BRIDGE:PWMUDB:runmode_enable\[650]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:cs_addr_0\[702] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:compare1\[735] = \PWM_H_BRIDGE:PWMUDB:cmp1_less\[706]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:pwm1_i\[740] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:pwm2_i\[742] = zero[23]
Removing Rhs of wire \PWM_H_BRIDGE:Net_96\[745] = \PWM_H_BRIDGE:PWMUDB:pwm_i_reg\[737]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:pwm_temp\[748] = \PWM_H_BRIDGE:PWMUDB:cmp1\[686]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_23\[789] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_22\[790] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_21\[791] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_20\[792] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_19\[793] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_18\[794] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_17\[795] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_16\[796] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_15\[797] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_14\[798] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_13\[799] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_12\[800] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_11\[801] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_10\[802] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_9\[803] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_8\[804] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_7\[805] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_6\[806] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_5\[807] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_4\[808] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_3\[809] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_2\[810] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_1\[811] = \PWM_H_BRIDGE:PWMUDB:MODIN5_1\[812]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODIN5_1\[812] = \PWM_H_BRIDGE:PWMUDB:dith_count_1\[666]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:a_0\[813] = \PWM_H_BRIDGE:PWMUDB:MODIN5_0\[814]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODIN5_0\[814] = \PWM_H_BRIDGE:PWMUDB:dith_count_0\[668]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[946] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[947] = tmpOE__Signal_A_net_0[22]
Removing Rhs of wire Net_737[948] = \PWM_H_BRIDGE:Net_96\[745]
Removing Lhs of wire tmpOE__N2_net_0[955] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire tmpOE__N1_net_0[961] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \PWM_SERVO:Net_107\[969] = zero[23]
Removing Lhs of wire \PWM_SERVO:Net_113\[970] = tmpOE__Signal_A_net_0[22]
Removing Rhs of wire Net_769[974] = \PWM_SERVO:Net_57\[972]
Removing Lhs of wire tmpOE__Pin_servo_net_0[980] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire tmpOE__killswitchP_net_0[986] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire tmpOE__P1_net_0[992] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire tmpOE__P2_net_0[998] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire tmpOE__killswitchS_net_0[1004] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire tmpOE__Pin_1_net_0[1009] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire tmpOE__Pin_2_net_0[1015] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \Filter:Net_1\[1020] = zero[23]
Removing Lhs of wire \Filter:Net_4\[1022] = zero[23]
Removing Lhs of wire \Filter:Net_5\[1023] = zero[23]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1031] = zero[23]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1046] = \UART:BUART:rx_bitclk_pre\[300]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1055] = \UART:BUART:rx_parity_error_pre\[377]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1056] = zero[23]
Removing Lhs of wire \SPI:BSPIM:so_send_reg\\D\[1061] = zero[23]
Removing Lhs of wire \SPI:BSPIM:mosi_pre_reg\\D\[1067] = zero[23]
Removing Lhs of wire \SPI:BSPIM:dpcounter_one_reg\\D\[1069] = \SPI:BSPIM:load_rx_data\[522]
Removing Lhs of wire \SPI:BSPIM:mosi_from_dp_reg\\D\[1070] = \SPI:BSPIM:mosi_from_dp\[536]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:min_kill_reg\\D\[1073] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:prevCapture\\D\[1074] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:trig_last\\D\[1075] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:ltch_kill_reg\\D\[1078] = tmpOE__Signal_A_net_0[22]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:prevCompare1\\D\[1081] = \PWM_H_BRIDGE:PWMUDB:cmp1\[686]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:cmp1_status_reg\\D\[1082] = \PWM_H_BRIDGE:PWMUDB:cmp1_status\[687]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:cmp2_status_reg\\D\[1083] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:pwm_i_reg\\D\[1085] = \PWM_H_BRIDGE:PWMUDB:pwm_i\[738]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:pwm1_i_reg\\D\[1086] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:pwm2_i_reg\\D\[1087] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:tc_i_reg\\D\[1088] = \PWM_H_BRIDGE:PWMUDB:status_2\[681]

------------------------------------------------------
Aliased 0 equations, 260 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Signal_A_net_0' (cost = 0):
tmpOE__Signal_A_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\SPI:BSPIM:load_rx_data\' (cost = 1):
\SPI:BSPIM:load_rx_data\ <= ((not \SPI:BSPIM:count_4\ and not \SPI:BSPIM:count_3\ and not \SPI:BSPIM:count_2\ and not \SPI:BSPIM:count_1\ and \SPI:BSPIM:count_0\));

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:cmp1\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:cmp1\ <= (\PWM_H_BRIDGE:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_H_BRIDGE:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_H_BRIDGE:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_H_BRIDGE:PWMUDB:dith_count_1\ and \PWM_H_BRIDGE:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_H_BRIDGE:PWMUDB:dith_count_0\ and \PWM_H_BRIDGE:PWMUDB:dith_count_1\)
	OR (not \PWM_H_BRIDGE:PWMUDB:dith_count_1\ and \PWM_H_BRIDGE:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_83 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_83 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_83 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_83 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_83 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 58 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \PWM_H_BRIDGE:PWMUDB:final_capture\ to zero
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_H_BRIDGE:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \ADC_SAR_A:Net_188\[45] = \ADC_SAR_A:Net_385\[43]
Removing Lhs of wire \ADC_SAR_B:Net_188\[125] = \ADC_SAR_B:Net_385\[123]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[264] = \UART:BUART:rx_bitclk\[312]
Removing Lhs of wire \UART:BUART:rx_status_0\[363] = zero[23]
Removing Lhs of wire \UART:BUART:rx_status_6\[372] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:final_capture\[704] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[917] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[927] = zero[23]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[937] = zero[23]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1038] = \UART:BUART:tx_ctrl_mark_last\[255]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1050] = zero[23]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1051] = zero[23]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1053] = zero[23]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1054] = \UART:BUART:rx_markspace_pre\[376]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1059] = \UART:BUART:rx_parity_bit\[382]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:runmode_enable\\D\[1076] = \PWM_H_BRIDGE:PWMUDB:control_7\[626]
Removing Lhs of wire \PWM_H_BRIDGE:PWMUDB:final_kill_reg\\D\[1084] = zero[23]

------------------------------------------------------
Aliased 0 equations, 17 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_83 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_83 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\rens_\Documents\platooning\PSoC\Platooning\AngleMeasurement.cydsn\AngleMeasurement.cyprj -dcpsoc3 AngleMeasurement.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 6s.885ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 05 December 2018 10:43:04
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\rens_\Documents\platooning\PSoC\Platooning\AngleMeasurement.cydsn\AngleMeasurement.cyprj -d CY8C5888LTI-LP097 AngleMeasurement.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_H_BRIDGE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \SPI:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPI:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_H_BRIDGE:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_H_BRIDGE:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_H_BRIDGE:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_H_BRIDGE:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_H_BRIDGE:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_H_BRIDGE:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_In'. Fanout=2, Signal=Net_552
    Digital Clock 1: Automatic-assigning  clock 'Clock_In_1'. Fanout=2, Signal=Net_554
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_B_theACLK'. Fanout=2, Signal=\ADC_SAR_B:Net_385\
    Analog  Clock 1: Automatic-assigning  clock 'ADC_SAR_A_theACLK'. Fanout=2, Signal=\ADC_SAR_A:Net_385\
    Digital Clock 2: Automatic-assigning  clock 'SPI_IntClock'. Fanout=1, Signal=\SPI:Net_276\
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_727
    Digital Clock 4: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_757
    Digital Clock 5: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPI:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPI_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPI_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_H_BRIDGE:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \ADC_SAR_A:Bypass(0)\, \ADC_SAR_B:Bypass(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Signal_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_A(0)__PA ,
            analog_term => Net_553 ,
            pad => Signal_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_A:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_A:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_A:Net_210\ ,
            pad => \ADC_SAR_A:Bypass(0)_PAD\ );

    Pin : Name = Signal_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_B(0)__PA ,
            analog_term => Net_548 ,
            pad => Signal_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_B:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_B:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_B:Net_210\ ,
            pad => \ADC_SAR_B:Bypass(0)_PAD\ );

    Pin : Name = Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx(0)__PA ,
            fb => Net_83 ,
            pad => Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx(0)__PA ,
            pin_input => Net_78 ,
            pad => Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IRQ(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IRQ(0)__PA ,
            pad => IRQ(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SS(0)__PA ,
            pad => SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CE(0)__PA ,
            pad => CE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pin_input => Net_777 ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            fb => Net_36 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            pin_input => Net_37 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            pin_input => Net_38 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = N2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => N2(0)__PA ,
            pad => N2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = N1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => N1(0)__PA ,
            pin_input => Net_737 ,
            pad => N1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_servo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_servo(0)__PA ,
            pin_input => Net_769 ,
            pad => Pin_servo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = killswitchP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => killswitchP(0)__PA ,
            pad => killswitchP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1(0)__PA ,
            pad => P1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2(0)__PA ,
            pad => P2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = killswitchS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => killswitchS(0)__PA ,
            fb => Net_777 ,
            pad => killswitchS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            analog_term => Net_576 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            analog_term => Net_575 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Maximum_Peak_Detector_A:Net_143\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Maximum_Peak_Detector_A:Net_145\ * Net_554_local
        );
        Output = \Maximum_Peak_Detector_A:Net_143\ (fanout=1)

    MacroCell: Name=\Maximum_Peak_Detector_B:Net_143\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Maximum_Peak_Detector_B:Net_145\ * Net_552_local
        );
        Output = \Maximum_Peak_Detector_B:Net_143\ (fanout=1)

    MacroCell: Name=Net_78, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_78 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_83 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\SPI:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\
        );
        Output = \SPI:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPI:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
        );
        Output = \SPI:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPI:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
        );
        Output = \SPI:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPI:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * \SPI:BSPIM:rx_status_4\
        );
        Output = \SPI:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\PWM_H_BRIDGE:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_H_BRIDGE:PWMUDB:runmode_enable\ * 
              \PWM_H_BRIDGE:PWMUDB:tc_i\
        );
        Output = \PWM_H_BRIDGE:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_83
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_83 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_83 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_83
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_83 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_83 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_83
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_83
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_38, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_38 * \SPI:BSPIM:state_1\ * \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
        );
        Output = Net_38 (fanout=2)

    MacroCell: Name=Net_37, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_37 * !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * !\SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:mosi_from_dp\
            + !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:mosi_from_dp\
        );
        Output = Net_37 (fanout=2)

    MacroCell: Name=\SPI:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              \SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              !\SPI:BSPIM:ld_ident\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              \SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * !\SPI:BSPIM:tx_status_1\
        );
        Output = \SPI:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPI:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              \SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * !\SPI:BSPIM:tx_status_1\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * !\SPI:BSPIM:ld_ident\
        );
        Output = \SPI:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPI:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\
            + !\SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:tx_status_1\
        );
        Output = \SPI:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_466, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * !Net_466
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !Net_466
            + \SPI:BSPIM:state_1\ * \SPI:BSPIM:state_0\ * !Net_466
        );
        Output = Net_466 (fanout=1)

    MacroCell: Name=\SPI:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_0\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
        );
        Output = \SPI:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPI:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * \SPI:BSPIM:ld_ident\
        );
        Output = \SPI:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPI:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\ * !\SPI:BSPIM:cnt_enable\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
        );
        Output = \SPI:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\PWM_H_BRIDGE:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_727) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_H_BRIDGE:PWMUDB:control_7\
        );
        Output = \PWM_H_BRIDGE:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_H_BRIDGE:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_727) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_H_BRIDGE:PWMUDB:cmp1_less\
        );
        Output = \PWM_H_BRIDGE:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_H_BRIDGE:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_727) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_H_BRIDGE:PWMUDB:prevCompare1\ * 
              \PWM_H_BRIDGE:PWMUDB:cmp1_less\
        );
        Output = \PWM_H_BRIDGE:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_737, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_727) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_H_BRIDGE:PWMUDB:runmode_enable\ * 
              \PWM_H_BRIDGE:PWMUDB:cmp1_less\
        );
        Output = Net_737 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPI:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            cs_addr_2 => \SPI:BSPIM:state_2\ ,
            cs_addr_1 => \SPI:BSPIM:state_1\ ,
            cs_addr_0 => \SPI:BSPIM:state_0\ ,
            route_si => Net_36 ,
            f1_load => \SPI:BSPIM:load_rx_data\ ,
            so_comb => \SPI:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPI:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPI:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPI:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_H_BRIDGE:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_727 ,
            cs_addr_2 => \PWM_H_BRIDGE:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_H_BRIDGE:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_H_BRIDGE:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_H_BRIDGE:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_H_BRIDGE:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            status_4 => \SPI:BSPIM:tx_status_4\ ,
            status_3 => \SPI:BSPIM:load_rx_data\ ,
            status_2 => \SPI:BSPIM:tx_status_2\ ,
            status_1 => \SPI:BSPIM:tx_status_1\ ,
            status_0 => \SPI:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            status_6 => \SPI:BSPIM:rx_status_6\ ,
            status_5 => \SPI:BSPIM:rx_status_5\ ,
            status_4 => \SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_H_BRIDGE:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_727 ,
            status_3 => \PWM_H_BRIDGE:PWMUDB:status_3\ ,
            status_2 => \PWM_H_BRIDGE:PWMUDB:status_2\ ,
            status_0 => \PWM_H_BRIDGE:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_H_BRIDGE:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_727 ,
            control_7 => \PWM_H_BRIDGE:PWMUDB:control_7\ ,
            control_6 => \PWM_H_BRIDGE:PWMUDB:control_6\ ,
            control_5 => \PWM_H_BRIDGE:PWMUDB:control_5\ ,
            control_4 => \PWM_H_BRIDGE:PWMUDB:control_4\ ,
            control_3 => \PWM_H_BRIDGE:PWMUDB:control_3\ ,
            control_2 => \PWM_H_BRIDGE:PWMUDB:control_2\ ,
            control_1 => \PWM_H_BRIDGE:PWMUDB:control_1\ ,
            control_0 => \PWM_H_BRIDGE:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPI:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            enable => \SPI:BSPIM:cnt_enable\ ,
            count_6 => \SPI:BSPIM:count_6\ ,
            count_5 => \SPI:BSPIM:count_5\ ,
            count_4 => \SPI:BSPIM:count_4\ ,
            count_3 => \SPI:BSPIM:count_3\ ,
            count_2 => \SPI:BSPIM:count_2\ ,
            count_1 => \SPI:BSPIM:count_1\ ,
            count_0 => \SPI:BSPIM:count_0\ ,
            tc => \SPI:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_A
        PORT MAP (
            dmareq => Net_338 ,
            termin => zero ,
            termout => Net_343 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =DMA_B
        PORT MAP (
            dmareq => Net_156 ,
            termin => zero ,
            termout => Net_334 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =DMA_A_Filter
        PORT MAP (
            dmareq => Net_786 ,
            termin => zero ,
            termout => Net_784 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =DMA_B_Filter
        PORT MAP (
            dmareq => Net_789 ,
            termin => zero ,
            termout => Net_791 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_A:IRQ\
        PORT MAP (
            interrupt => Net_338 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_B:IRQ\
        PORT MAP (
            interrupt => Net_156 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_A
        PORT MAP (
            interrupt => Net_784 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_B
        PORT MAP (
            interrupt => Net_791 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_IRQ
        PORT MAP (
            interrupt => Net_11 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    2 :    2 :    4 : 50.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    1 :    0 :    1 : 100.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   25 :   23 :   48 : 52.08 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    4 :   20 :   24 : 16.67 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   45 :  147 :  192 : 23.44 %
  Unique P-terms              :   84 :  300 :  384 : 21.88 %
  Total P-terms               :   98 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    5 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    2 :    2 :    4 : 50.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    2 :    2 :    4 : 50.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.517ms
Tech Mapping phase: Elapsed time ==> 0s.876ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\Maximum_Peak_Detector_A:Net_11\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_0@[IOP=(12)][IoId=(0)] : CE(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : IRQ(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : MISO(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : MOSI(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : N1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : N2(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : P1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : P2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin_1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_2(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Pin_servo(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCLK(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SS(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Signal_A(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Signal_B(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : killswitchP(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : killswitchS(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_A:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_A:Bypass(0)\ (SAR-ExtVref)
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_A:vRef_1024\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_B:ADC_SAR\ (SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_B:Bypass(0)\ (SAR-ExtVref)
Comparator[1]@[FFB(Comparator,1)] : \Maximum_Peak_Detector_A:Comp_1:ctComp\
SC[1]@[FFB(SC,1)] : \Maximum_Peak_Detector_A:Sample_Hold:SC\
Vref[0]@[FFB(Vref,0)] : \Maximum_Peak_Detector_A:vRef_1\
Vref[6]@[FFB(Vref,6)] : \Maximum_Peak_Detector_A:vRef_6\
Comparator[0]@[FFB(Comparator,0)] : \Maximum_Peak_Detector_B:Comp_1:ctComp\
SC[0]@[FFB(SC,0)] : \Maximum_Peak_Detector_B:Sample_Hold:SC\
Log: apr.M0058: The analog placement iterative improvement is 31% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 66% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(12)][IoId=(0)] : CE(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : IRQ(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : MISO(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : MOSI(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : N1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : N2(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : P1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : P2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin_1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_2(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Pin_servo(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCLK(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SS(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Signal_A(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Signal_B(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : killswitchP(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : killswitchS(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_A:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_A:Bypass(0)\ (SAR-ExtVref)
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_A:vRef_1024\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_B:ADC_SAR\ (SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_B:Bypass(0)\ (SAR-ExtVref)
Comparator[3]@[FFB(Comparator,3)] : \Maximum_Peak_Detector_A:Comp_1:ctComp\
SC[1]@[FFB(SC,1)] : \Maximum_Peak_Detector_A:Sample_Hold:SC\
Vref[0]@[FFB(Vref,0)] : \Maximum_Peak_Detector_A:vRef_1\
Vref[6]@[FFB(Vref,6)] : \Maximum_Peak_Detector_A:vRef_6\
Comparator[0]@[FFB(Comparator,0)] : \Maximum_Peak_Detector_B:Comp_1:ctComp\
SC[2]@[FFB(SC,2)] : \Maximum_Peak_Detector_B:Sample_Hold:SC\

Analog Placement phase: Elapsed time ==> 14s.667ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_576" overuses wire "AGL[5]"
Net "Net_548" overuses wire "AGL[5]"
Net "\ADC_SAR_A:Net_233\" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_A:Net_233\" overuses wire "1.024v_vref Wire"
Net "\Maximum_Peak_Detector_A:Net_1\" overuses wire "1.024v_vref Wire"
Net "Net_576" overuses wire "AGL[5]"
Net "Net_548" overuses wire "AGL[5]"
Net "Net_548" overuses wire "AGL[5]"
Net "\ADC_SAR_A:Net_233\" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_A:Net_233\" overuses wire "1.024v_vref Wire"
Net "\Maximum_Peak_Detector_A:Net_1\" overuses wire "1.024v_vref Wire"
Net "Net_575" overuses wire "AGL[6]"
Net "Net_575" overuses wire "AGL[6]"
Net "Net_575" overuses wire "AGL[6]"
Net "Net_548" overuses wire "AGL[6]"
Net "Net_548" overuses wire "AGL[6]"
Net "\ADC_SAR_A:Net_233\" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_A:Net_233\" overuses wire "1.024v_vref Wire"
Net "\Maximum_Peak_Detector_A:Net_1\" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_A:Net_233\" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_A:Net_233\" overuses wire "1.024v_vref Wire"
Net "\Maximum_Peak_Detector_A:Net_1\" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_A:Net_233\" overuses wire "SAR vref sw R__2b"
Net "\ADC_SAR_A:Net_233\" overuses wire "SAR vref sw R__1b"
Net "\ADC_SAR_A:Net_233\" overuses wire "1.024v_vref Wire"
Net "\Maximum_Peak_Detector_A:Net_1\" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_A:Net_233\" overuses wire "SAR vref sw L__2b"
Net "\ADC_SAR_A:Net_233\" overuses wire "SAR vref sw L__1b"
Net "\ADC_SAR_A:Net_233\" overuses wire "1.024v_vref Wire"
Net "\Maximum_Peak_Detector_A:Net_1\" overuses wire "1.024v_vref Wire"
Analog Routing phase: Elapsed time ==> 0s.357ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_576 {
    sc_1_vout
    agr5_x_sc_1_vout
    agr5
    agl5_x_agr5
    agl5
    agl5_x_p0_5
    p0_5
    agr5_x_comp_3_vminus
    comp_3_vminus
    agr5_x_sar_1_vplus
    sar_1_vplus
  }
  Net: Net_575 {
    sc_2_vout
    agl0_x_sc_2_vout
    agl0
    agl0_x_vidac_0_iout
    vidac_0_iout
    p0_6_x_vidac_0_iout
    p0_6
    agl0_x_comp_0_vminus
    comp_0_vminus
    agl0_x_sar_0_vplus
    sar_0_vplus
  }
  Net: Net_553 {
    sc_1_vin
    agr4_x_sc_1_vin
    agr4
    agl4_x_agr4
    agl4
    agl4_x_p0_0
    p0_0
    agr4_x_comp_3_vplus
    comp_3_vplus
  }
  Net: Net_548 {
    sc_2_vin
    agl2_x_sc_2_vin
    agl2
    agl2_x_comp_0_vplus
    comp_0_vplus
    amuxbusl_x_comp_0_vplus
    amuxbusl
    amuxbusl_x_p0_1
    p0_1
  }
  Net: \ADC_SAR_A:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_A:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: \ADC_SAR_A:Net_233\ {
    sar_0_vref
    sar_0_vref_x_sar_0_vref_1024
    sar_0_vref_1024
    common_vref_1024
    sar_1_vref_1024
    sar_1_vref_x_sar_1_vref_1024
    sar_1_vref
  }
  Net: \ADC_SAR_B:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_B:Net_210\ {
    p0_4
    p0_4_exvref
  }
  Net: \Maximum_Peak_Detector_A:Net_1\ {
    sc_2_vref
    agl7_x_sc_2_vref
    agl7
    agl7_x_dsm_0_vplus
    dsm_0_vplus
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_agr6
    agr6
    agr6_x_sc_1_vref
    sc_1_vref
    dsm_0_vplus_x_dsm_0_vplus_vssa
    dsm_0_vplus_vssa
    common_vssa
  }
  Net: \Maximum_Peak_Detector_A:Net_11\ {
  }
}
Map of item to net {
  sc_1_vout                                        -> Net_576
  agr5_x_sc_1_vout                                 -> Net_576
  agr5                                             -> Net_576
  agl5_x_agr5                                      -> Net_576
  agl5                                             -> Net_576
  agl5_x_p0_5                                      -> Net_576
  p0_5                                             -> Net_576
  agr5_x_comp_3_vminus                             -> Net_576
  comp_3_vminus                                    -> Net_576
  agr5_x_sar_1_vplus                               -> Net_576
  sar_1_vplus                                      -> Net_576
  sc_2_vout                                        -> Net_575
  agl0_x_sc_2_vout                                 -> Net_575
  agl0                                             -> Net_575
  agl0_x_vidac_0_iout                              -> Net_575
  vidac_0_iout                                     -> Net_575
  p0_6_x_vidac_0_iout                              -> Net_575
  p0_6                                             -> Net_575
  agl0_x_comp_0_vminus                             -> Net_575
  comp_0_vminus                                    -> Net_575
  agl0_x_sar_0_vplus                               -> Net_575
  sar_0_vplus                                      -> Net_575
  sc_1_vin                                         -> Net_553
  agr4_x_sc_1_vin                                  -> Net_553
  agr4                                             -> Net_553
  agl4_x_agr4                                      -> Net_553
  agl4                                             -> Net_553
  agl4_x_p0_0                                      -> Net_553
  p0_0                                             -> Net_553
  agr4_x_comp_3_vplus                              -> Net_553
  comp_3_vplus                                     -> Net_553
  sc_2_vin                                         -> Net_548
  agl2_x_sc_2_vin                                  -> Net_548
  agl2                                             -> Net_548
  agl2_x_comp_0_vplus                              -> Net_548
  comp_0_vplus                                     -> Net_548
  amuxbusl_x_comp_0_vplus                          -> Net_548
  amuxbusl                                         -> Net_548
  amuxbusl_x_p0_1                                  -> Net_548
  p0_1                                             -> Net_548
  sar_1_vrefhi                                     -> \ADC_SAR_A:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_A:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_A:Net_126\
  p0_2                                             -> \ADC_SAR_A:Net_210\
  p0_2_exvref                                      -> \ADC_SAR_A:Net_210\
  sar_0_vref                                       -> \ADC_SAR_A:Net_233\
  sar_0_vref_x_sar_0_vref_1024                     -> \ADC_SAR_A:Net_233\
  sar_0_vref_1024                                  -> \ADC_SAR_A:Net_233\
  common_vref_1024                                 -> \ADC_SAR_A:Net_233\
  sar_1_vref_1024                                  -> \ADC_SAR_A:Net_233\
  sar_1_vref_x_sar_1_vref_1024                     -> \ADC_SAR_A:Net_233\
  sar_1_vref                                       -> \ADC_SAR_A:Net_233\
  sar_0_vrefhi                                     -> \ADC_SAR_B:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_B:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_B:Net_126\
  p0_4                                             -> \ADC_SAR_B:Net_210\
  p0_4_exvref                                      -> \ADC_SAR_B:Net_210\
  sc_2_vref                                        -> \Maximum_Peak_Detector_A:Net_1\
  agl7_x_sc_2_vref                                 -> \Maximum_Peak_Detector_A:Net_1\
  agl7                                             -> \Maximum_Peak_Detector_A:Net_1\
  agl7_x_dsm_0_vplus                               -> \Maximum_Peak_Detector_A:Net_1\
  dsm_0_vplus                                      -> \Maximum_Peak_Detector_A:Net_1\
  agl6_x_dsm_0_vplus                               -> \Maximum_Peak_Detector_A:Net_1\
  agl6                                             -> \Maximum_Peak_Detector_A:Net_1\
  agl6_x_agr6                                      -> \Maximum_Peak_Detector_A:Net_1\
  agr6                                             -> \Maximum_Peak_Detector_A:Net_1\
  agr6_x_sc_1_vref                                 -> \Maximum_Peak_Detector_A:Net_1\
  sc_1_vref                                        -> \Maximum_Peak_Detector_A:Net_1\
  dsm_0_vplus_x_dsm_0_vplus_vssa                   -> \Maximum_Peak_Detector_A:Net_1\
  dsm_0_vplus_vssa                                 -> \Maximum_Peak_Detector_A:Net_1\
  common_vssa                                      -> \Maximum_Peak_Detector_A:Net_1\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.074ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   14 :   34 :   48 :  29.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.86
                   Pterms :            6.43
               Macrocells :            3.21
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.326ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :      11.38 :       5.63
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_83 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_83 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_83
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_83 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_83
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_83 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_H_BRIDGE:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_727) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_H_BRIDGE:PWMUDB:cmp1_less\
        );
        Output = \PWM_H_BRIDGE:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_H_BRIDGE:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_727) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_H_BRIDGE:PWMUDB:control_7\
        );
        Output = \PWM_H_BRIDGE:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_H_BRIDGE:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_727) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_H_BRIDGE:PWMUDB:prevCompare1\ * 
              \PWM_H_BRIDGE:PWMUDB:cmp1_less\
        );
        Output = \PWM_H_BRIDGE:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_H_BRIDGE:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_727 ,
        control_7 => \PWM_H_BRIDGE:PWMUDB:control_7\ ,
        control_6 => \PWM_H_BRIDGE:PWMUDB:control_6\ ,
        control_5 => \PWM_H_BRIDGE:PWMUDB:control_5\ ,
        control_4 => \PWM_H_BRIDGE:PWMUDB:control_4\ ,
        control_3 => \PWM_H_BRIDGE:PWMUDB:control_3\ ,
        control_2 => \PWM_H_BRIDGE:PWMUDB:control_2\ ,
        control_1 => \PWM_H_BRIDGE:PWMUDB:control_1\ ,
        control_0 => \PWM_H_BRIDGE:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_83
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_83
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_H_BRIDGE:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_727 ,
        cs_addr_2 => \PWM_H_BRIDGE:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_H_BRIDGE:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_H_BRIDGE:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_H_BRIDGE:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_H_BRIDGE:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_83 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_737, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_727) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_H_BRIDGE:PWMUDB:runmode_enable\ * 
              \PWM_H_BRIDGE:PWMUDB:cmp1_less\
        );
        Output = Net_737 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_H_BRIDGE:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_H_BRIDGE:PWMUDB:runmode_enable\ * 
              \PWM_H_BRIDGE:PWMUDB:tc_i\
        );
        Output = \PWM_H_BRIDGE:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_78, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_78 (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Maximum_Peak_Detector_B:Net_143\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Maximum_Peak_Detector_B:Net_145\ * Net_552_local
        );
        Output = \Maximum_Peak_Detector_B:Net_143\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_466, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * !Net_466
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !Net_466
            + \SPI:BSPIM:state_1\ * \SPI:BSPIM:state_0\ * !Net_466
        );
        Output = Net_466 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_38, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_38 * \SPI:BSPIM:state_1\ * \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
        );
        Output = Net_38 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Maximum_Peak_Detector_A:Net_143\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Maximum_Peak_Detector_A:Net_145\ * Net_554_local
        );
        Output = \Maximum_Peak_Detector_A:Net_143\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPI:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\ * !\SPI:BSPIM:cnt_enable\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
        );
        Output = \SPI:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }
}

statusicell: Name =\SPI:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        status_6 => \SPI:BSPIM:rx_status_6\ ,
        status_5 => \SPI:BSPIM:rx_status_5\ ,
        status_4 => \SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_H_BRIDGE:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_727 ,
        status_3 => \PWM_H_BRIDGE:PWMUDB:status_3\ ,
        status_2 => \PWM_H_BRIDGE:PWMUDB:status_2\ ,
        status_0 => \PWM_H_BRIDGE:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              \SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * !\SPI:BSPIM:tx_status_1\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * !\SPI:BSPIM:ld_ident\
        );
        Output = \SPI:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              \SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              !\SPI:BSPIM:ld_ident\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              \SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * !\SPI:BSPIM:tx_status_1\
        );
        Output = \SPI:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * \SPI:BSPIM:ld_ident\
        );
        Output = \SPI:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_0\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
        );
        Output = \SPI:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\
            + !\SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:tx_status_1\
        );
        Output = \SPI:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * \SPI:BSPIM:rx_status_4\
        );
        Output = \SPI:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\SPI:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        enable => \SPI:BSPIM:cnt_enable\ ,
        count_6 => \SPI:BSPIM:count_6\ ,
        count_5 => \SPI:BSPIM:count_5\ ,
        count_4 => \SPI:BSPIM:count_4\ ,
        count_3 => \SPI:BSPIM:count_3\ ,
        count_2 => \SPI:BSPIM:count_2\ ,
        count_1 => \SPI:BSPIM:count_1\ ,
        count_0 => \SPI:BSPIM:count_0\ ,
        tc => \SPI:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_37, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_37 * !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * !\SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:mosi_from_dp\
            + !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:mosi_from_dp\
        );
        Output = Net_37 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\
        );
        Output = \SPI:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
        );
        Output = \SPI:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPI:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
        );
        Output = \SPI:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPI:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        cs_addr_2 => \SPI:BSPIM:state_2\ ,
        cs_addr_1 => \SPI:BSPIM:state_1\ ,
        cs_addr_0 => \SPI:BSPIM:state_0\ ,
        route_si => Net_36 ,
        f1_load => \SPI:BSPIM:load_rx_data\ ,
        so_comb => \SPI:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPI:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPI:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPI:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPI:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        status_4 => \SPI:BSPIM:tx_status_4\ ,
        status_3 => \SPI:BSPIM:load_rx_data\ ,
        status_2 => \SPI:BSPIM:tx_status_2\ ,
        status_1 => \SPI:BSPIM:tx_status_1\ ,
        status_0 => \SPI:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_A
        PORT MAP (
            interrupt => Net_784 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ISR_B
        PORT MAP (
            interrupt => Net_791 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\ADC_SAR_A:IRQ\
        PORT MAP (
            interrupt => Net_338 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\ADC_SAR_B:IRQ\
        PORT MAP (
            interrupt => Net_156 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =isr_IRQ
        PORT MAP (
            interrupt => Net_11 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA_A
        PORT MAP (
            dmareq => Net_338 ,
            termin => zero ,
            termout => Net_343 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =DMA_B
        PORT MAP (
            dmareq => Net_156 ,
            termin => zero ,
            termout => Net_334 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(8)] 
    drqcell: Name =DMA_A_Filter
        PORT MAP (
            dmareq => Net_786 ,
            termin => zero ,
            termout => Net_784 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(9)] 
    drqcell: Name =DMA_B_Filter
        PORT MAP (
            dmareq => Net_789 ,
            termin => zero ,
            termout => Net_791 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Signal_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_A(0)__PA ,
        analog_term => Net_553 ,
        pad => Signal_A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Signal_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_B(0)__PA ,
        analog_term => Net_548 ,
        pad => Signal_B(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC_SAR_A:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_A:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_A:Net_210\ ,
        pad => \ADC_SAR_A:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ADC_SAR_B:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_B:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_B:Net_210\ ,
        pad => \ADC_SAR_B:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        analog_term => Net_576 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        analog_term => Net_575 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = killswitchS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => killswitchS(0)__PA ,
        fb => Net_777 ,
        pad => killswitchS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = killswitchP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => killswitchP(0)__PA ,
        pad => killswitchP(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pin_input => Net_777 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = N1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => N1(0)__PA ,
        pin_input => Net_737 ,
        pad => N1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2(0)__PA ,
        pad => P2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = N2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => N2(0)__PA ,
        pad => N2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1(0)__PA ,
        pad => P1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_servo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_servo(0)__PA ,
        pin_input => Net_769 ,
        pad => Pin_servo(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 generates interrupt for logical port:
    logicalport: Name =IRQ
        PORT MAP (
            in_clock_en => tmpOE__Signal_A_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Signal_A_net_0 ,
            out_reset => zero ,
            interrupt => Net_11 );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = CE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CE(0)__PA ,
        pad => CE(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = IRQ(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IRQ(0)__PA ,
        pad => IRQ(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        fb => Net_36 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        pin_input => Net_37 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        pin_input => Net_38 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SS(0)__PA ,
        pad => SS(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx(0)__PA ,
        fb => Net_83 ,
        pad => Rx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx(0)__PA ,
        pin_input => Net_78 ,
        pad => Tx(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_552 ,
            dclk_0 => Net_552_local ,
            dclk_glb_1 => Net_554 ,
            dclk_1 => Net_554_local ,
            aclk_glb_0 => \ADC_SAR_B:Net_385\ ,
            aclk_0 => \ADC_SAR_B:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_B:Net_381\ ,
            clk_a_dig_0 => \ADC_SAR_B:Net_381_local\ ,
            aclk_glb_1 => \ADC_SAR_A:Net_385\ ,
            aclk_1 => \ADC_SAR_A:Net_385_local\ ,
            clk_a_dig_glb_1 => \ADC_SAR_A:Net_381\ ,
            clk_a_dig_1 => \ADC_SAR_A:Net_381_local\ ,
            dclk_glb_2 => \SPI:Net_276\ ,
            dclk_2 => \SPI:Net_276_local\ ,
            dclk_glb_3 => Net_727 ,
            dclk_3 => Net_727_local ,
            dclk_glb_4 => Net_757 ,
            dclk_4 => Net_757_local ,
            dclk_glb_5 => \UART:Net_9\ ,
            dclk_5 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\Maximum_Peak_Detector_B:Comp_1:ctComp\
        PORT MAP (
            vplus => Net_548 ,
            vminus => Net_575 ,
            clk_udb => Net_552_local ,
            out => \Maximum_Peak_Detector_B:Net_145\ );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,3): 
    comparatorcell: Name =\Maximum_Peak_Detector_A:Comp_1:ctComp\
        PORT MAP (
            vplus => Net_553 ,
            vminus => Net_576 ,
            clk_udb => Net_554_local ,
            out => \Maximum_Peak_Detector_A:Net_145\ );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: 
    DFB Block @ F(DFB,0): 
    dfbcell: Name =\Filter:DFB\
        PORT MAP (
            out_1 => \Filter:Net_8\ ,
            out_2 => \Filter:Net_9\ ,
            dmareq_1 => Net_786 ,
            dmareq_2 => Net_789 ,
            interrupt => Net_781 );
        Properties:
        {
            cy_registers = ""
        }
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,1): 
    sccell: Name =\Maximum_Peak_Detector_A:Sample_Hold:SC\
        PORT MAP (
            vref => \Maximum_Peak_Detector_A:Net_1\ ,
            vin => Net_553 ,
            clk_udb => \Maximum_Peak_Detector_A:Net_143\ ,
            modout => \Maximum_Peak_Detector_A:Sample_Hold:Net_144\ ,
            vout => Net_576 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,2): 
    sccell: Name =\Maximum_Peak_Detector_B:Sample_Hold:SC\
        PORT MAP (
            vref => \Maximum_Peak_Detector_A:Net_1\ ,
            vin => Net_548 ,
            clk_udb => \Maximum_Peak_Detector_B:Net_143\ ,
            modout => \Maximum_Peak_Detector_B:Sample_Hold:Net_144\ ,
            vout => Net_575 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_SERVO:PWMHW\
        PORT MAP (
            clock => Net_757 ,
            enable => __ONE__ ,
            tc => \PWM_SERVO:Net_63\ ,
            cmp => Net_769 ,
            irq => \PWM_SERVO:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,0): 
    vrefcell: Name =\Maximum_Peak_Detector_A:vRef_1\
        PORT MAP (
            vout => \Maximum_Peak_Detector_A:Net_11\ );
        Properties:
        {
            autoenable = 1
            guid = "206B3D12-10C8-4e0c-A050-DDD8AA31CF27"
            ignoresleep = 0
            name = "Vdda(HiZ)"
        }
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\ADC_SAR_A:vRef_1024\
        PORT MAP (
            vout => \ADC_SAR_A:Net_233\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\Maximum_Peak_Detector_A:vRef_6\
        PORT MAP (
            vout => \Maximum_Peak_Detector_A:Net_1\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR_B:ADC_SAR\
        PORT MAP (
            vplus => Net_575 ,
            vminus => \ADC_SAR_B:Net_126\ ,
            ext_pin => \ADC_SAR_B:Net_210\ ,
            vrefhi_out => \ADC_SAR_B:Net_126\ ,
            vref => \ADC_SAR_A:Net_233\ ,
            clock => \ADC_SAR_B:Net_385\ ,
            pump_clock => \ADC_SAR_B:Net_385\ ,
            irq => \ADC_SAR_B:Net_252\ ,
            next => Net_711 ,
            data_out_udb_11 => \ADC_SAR_B:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_B:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_B:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_B:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_B:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_B:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_B:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_B:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_B:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_B:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_B:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_B:Net_207_0\ ,
            eof_udb => Net_156 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_A:ADC_SAR\
        PORT MAP (
            vplus => Net_576 ,
            vminus => \ADC_SAR_A:Net_126\ ,
            ext_pin => \ADC_SAR_A:Net_210\ ,
            vrefhi_out => \ADC_SAR_A:Net_126\ ,
            vref => \ADC_SAR_A:Net_233\ ,
            clock => \ADC_SAR_A:Net_385\ ,
            pump_clock => \ADC_SAR_A:Net_385\ ,
            irq => \ADC_SAR_A:Net_252\ ,
            next => Net_706 ,
            data_out_udb_11 => \ADC_SAR_A:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_A:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_A:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_A:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_A:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_A:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_A:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_A:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_A:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_A:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_A:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_A:Net_207_0\ ,
            eof_udb => Net_338 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |           Signal_A(0) | Analog(Net_553)
     |   1 |     * |      NONE |      HI_Z_ANALOG |           Signal_B(0) | Analog(Net_548)
     |   2 |       |      NONE |      HI_Z_ANALOG | \ADC_SAR_A:Bypass(0)\ | Analog(\ADC_SAR_A:Net_210\)
     |   4 |       |      NONE |      HI_Z_ANALOG | \ADC_SAR_B:Bypass(0)\ | Analog(\ADC_SAR_B:Net_210\)
     |   5 |     * |      NONE |      HI_Z_ANALOG |              Pin_1(0) | Analog(Net_576)
     |   6 |     * |      NONE |      HI_Z_ANALOG |              Pin_2(0) | Analog(Net_575)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   1 |   4 |     * |      NONE |    RES_PULL_DOWN |        killswitchS(0) | FB(Net_777)
     |   5 |     * |      NONE |         CMOS_OUT |        killswitchP(0) | 
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |                LED(0) | In(Net_777)
     |   3 |     * |      NONE |         CMOS_OUT |                 N1(0) | In(Net_737)
     |   4 |     * |      NONE |         CMOS_OUT |                 P2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |                 N2(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |                 P1(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |          Pin_servo(0) | In(Net_769)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |                 CE(0) | 
     |   1 |     * |   FALLING |      RES_PULL_UP |                IRQ(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |               MISO(0) | FB(Net_36)
     |   3 |     * |      NONE |         CMOS_OUT |               MOSI(0) | In(Net_37)
     |   4 |     * |      NONE |         CMOS_OUT |               SCLK(0) | In(Net_38)
     |   5 |     * |      NONE |         CMOS_OUT |                 SS(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |                 Rx(0) | FB(Net_83)
     |   7 |     * |      NONE |         CMOS_OUT |                 Tx(0) | In(Net_78)
-------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.265ms
Digital Placement phase: Elapsed time ==> 7s.090ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "AngleMeasurement_r.vh2" --pcf-path "AngleMeasurement.pco" --des-name "AngleMeasurement" --dsf-path "AngleMeasurement.dsf" --sdc-path "AngleMeasurement.sdc" --lib-path "AngleMeasurement_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 9s.148ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.934ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in AngleMeasurement_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.363ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 1s.307ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 38s.352ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 38s.352ms
API generation phase: Elapsed time ==> 10s.417ms
Dependency generation phase: Elapsed time ==> 0s.110ms
Cleanup phase: Elapsed time ==> 0s.002ms
