INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Multiplier/Multiplier.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Multiplier/Multiplier.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Multiplier/Multiplier.srcs/sources_1/new/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Multiplier/Multiplier.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Multiplier/Multiplier.srcs/sources_1/new/add_muti.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_muti
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Multiplier/Multiplier.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
