<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.lir.aarch64/src/org/graalvm/compiler/lir/aarch64/AArch64BitManipulationOp.java</title>
    <link rel="stylesheet" href="../../../../../../../../../../../style.css" />
    <script type="text/javascript" src="../../../../../../../../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>  1 /*
<a name="1" id="anc1"></a><span class="line-modified">  2  * Copyright (c) 2013, 2019, Oracle and/or its affiliates. All rights reserved.</span>
  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  */
 23 
 24 
 25 package org.graalvm.compiler.lir.aarch64;
 26 
 27 import static jdk.vm.ci.code.ValueUtil.asRegister;
 28 import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.ILLEGAL;
 29 import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.REG;
 30 
 31 import org.graalvm.compiler.asm.aarch64.AArch64MacroAssembler;
 32 import org.graalvm.compiler.core.common.LIRKind;
 33 import org.graalvm.compiler.debug.GraalError;
 34 import org.graalvm.compiler.lir.LIRInstructionClass;
 35 import org.graalvm.compiler.lir.Opcode;
 36 import org.graalvm.compiler.lir.asm.CompilationResultBuilder;
 37 import org.graalvm.compiler.lir.gen.LIRGeneratorTool;
 38 
 39 import jdk.vm.ci.aarch64.AArch64Kind;
 40 import jdk.vm.ci.code.Register;
 41 import jdk.vm.ci.meta.AllocatableValue;
 42 import jdk.vm.ci.meta.Value;
 43 
 44 /**
 45  * Bit manipulation ops for ARMv8 ISA.
 46  */
 47 public class AArch64BitManipulationOp extends AArch64LIRInstruction {
 48     public enum BitManipulationOpCode {
 49         CTZ,
 50         BSR,
 51         BSWP,
 52         CLZ,
 53         POPCNT,
 54     }
 55 
 56     private static final LIRInstructionClass&lt;AArch64BitManipulationOp&gt; TYPE = LIRInstructionClass.create(AArch64BitManipulationOp.class);
 57 
 58     @Opcode private final BitManipulationOpCode opcode;
 59     @Def protected AllocatableValue result;
 60     @Use({REG}) protected AllocatableValue input;
 61 
 62     @Temp({REG, ILLEGAL}) protected Value temp;
 63 
 64     public AArch64BitManipulationOp(LIRGeneratorTool tool, BitManipulationOpCode opcode, AllocatableValue result, AllocatableValue input) {
 65         super(TYPE);
 66         this.opcode = opcode;
 67         this.result = result;
 68         this.input = input;
 69         this.temp = BitManipulationOpCode.POPCNT == opcode ? tool.newVariable(LIRKind.value(AArch64Kind.V64_BYTE)) : Value.ILLEGAL;
 70     }
 71 
 72     @Override
 73     public void emitCode(CompilationResultBuilder crb, AArch64MacroAssembler masm) {
 74         Register dst = asRegister(result);
 75         Register src = asRegister(input);
 76         final int size = input.getPlatformKind().getSizeInBytes() * Byte.SIZE;
 77         switch (opcode) {
 78             case CLZ:
 79                 masm.clz(size, dst, src);
 80                 break;
 81             case BSR:
 82                 // BSR == &lt;type width&gt; - 1 - CLZ(input)
 83                 masm.clz(size, dst, src);
 84                 masm.neg(size, dst, dst);
 85                 masm.add(size, dst, dst, size - 1);
 86                 break;
 87             case CTZ:
 88                 // CTZ == CLZ(rbit(input))
 89                 masm.rbit(size, dst, src);
 90                 masm.clz(size, dst, dst);
 91                 break;
 92             case BSWP:
 93                 masm.rev(size, dst, src);
 94                 break;
 95             case POPCNT:
 96                 assert !Value.ILLEGAL.equals(temp) : &quot;Auxiliary register not allocated.&quot;;
 97                 Register vreg = asRegister(temp);
 98                 masm.popcnt(size, dst, src, vreg);
 99                 break;
100             default:
101                 throw GraalError.shouldNotReachHere();
102         }
103     }
104 
105 }
<a name="2" id="anc2"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="2" type="hidden" />
</body>
</html>