+ define_corners nom_slow_1p08V_125C
Reading timing models for corner nom_slow_1p08V_125C…
Reading cell library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib'…
Reading top-level netlist at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-43-58/06-yosys-synthesis/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013792    0.084073    0.359851    0.359851 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.084073    0.000000    0.359851 v _214_/A (sg13g2_xnor2_1)
     1    0.001355    0.041312    0.105886    0.465736 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.041312    0.000000    0.465736 v _300_/D (sg13g2_dfrbpq_1)
                                              0.465736   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.020181    0.229819   library hold time
                                              0.229819   data required time
---------------------------------------------------------------------------------------------
                                              0.229819   data required time
                                             -0.465736   data arrival time
---------------------------------------------------------------------------------------------
                                              0.235917   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.044470    0.233408    0.476588    0.476588 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.233408    0.000000    0.476588 v _192_/A (sg13g2_xnor2_1)
     1    0.001355    0.041765    0.154324    0.630911 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.041765    0.000000    0.630911 v _294_/D (sg13g2_dfrbpq_1)
                                              0.630911   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.020364    0.229636   library hold time
                                              0.229636   data required time
---------------------------------------------------------------------------------------------
                                              0.229636   data required time
                                             -0.630911   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401276   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.047381    0.247816    0.487323    0.487323 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.247816    0.000000    0.487323 v _218_/A1 (sg13g2_o21ai_1)
     1    0.002759    0.063484    0.196050    0.683373 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.063484    0.000000    0.683373 ^ _219_/A (sg13g2_inv_1)
     1    0.001355    0.026121    0.044783    0.728156 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.026121    0.000000    0.728156 v _301_/D (sg13g2_dfrbpq_1)
                                              0.728156   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.014056    0.235944   library hold time
                                              0.235944   data required time
---------------------------------------------------------------------------------------------
                                              0.235944   data required time
                                             -0.728156   data arrival time
---------------------------------------------------------------------------------------------
                                              0.492211   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186945    0.441768    0.441768 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186945    0.000000    0.441768 v _199_/A (sg13g2_xnor2_1)
     2    0.007735    0.099719    0.191412    0.633180 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.099719    0.000000    0.633180 v _200_/B (sg13g2_xor2_1)
     1    0.001355    0.036461    0.097518    0.730698 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.036461    0.000000    0.730698 v _296_/D (sg13g2_dfrbpq_1)
                                              0.730698   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.018225    0.231775   library hold time
                                              0.231775   data required time
---------------------------------------------------------------------------------------------
                                              0.231775   data required time
                                             -0.730698   data arrival time
---------------------------------------------------------------------------------------------
                                              0.498923   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.046422    0.301826    0.511740    0.511740 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.301826    0.000000    0.511740 ^ _128_/A (sg13g2_inv_1)
     5    0.013086    0.128730    0.183775    0.695515 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.128730    0.000000    0.695515 v _293_/D (sg13g2_dfrbpq_1)
                                              0.695515   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.055434    0.194566   library hold time
                                              0.194566   data required time
---------------------------------------------------------------------------------------------
                                              0.194566   data required time
                                             -0.695515   data arrival time
---------------------------------------------------------------------------------------------
                                              0.500949   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186945    0.441768    0.441768 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186945    0.000000    0.441768 v _198_/A (sg13g2_nand2_1)
     1    0.003115    0.068699    0.093757    0.535525 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.068699    0.000000    0.535525 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.007525    0.095637    0.111180    0.646705 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.095637    0.000000    0.646705 v _204_/B (sg13g2_xor2_1)
     1    0.001355    0.036512    0.096052    0.742756 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.036512    0.000000    0.742756 v _297_/D (sg13g2_dfrbpq_1)
                                              0.742756   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.018246    0.231754   library hold time
                                              0.231754   data required time
---------------------------------------------------------------------------------------------
                                              0.231754   data required time
                                             -0.742756   data arrival time
---------------------------------------------------------------------------------------------
                                              0.511002   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.045167    0.236858    0.479158    0.479158 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.236858    0.000000    0.479158 v _195_/A (sg13g2_xor2_1)
     2    0.007525    0.068750    0.199854    0.679013 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.068750    0.000000    0.679013 v _196_/B (sg13g2_xor2_1)
     1    0.001355    0.036673    0.083974    0.762987 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.036673    0.000000    0.762987 v _295_/D (sg13g2_dfrbpq_1)
                                              0.762987   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.018311    0.231689   library hold time
                                              0.231689   data required time
---------------------------------------------------------------------------------------------
                                              0.231689   data required time
                                             -0.762987   data arrival time
---------------------------------------------------------------------------------------------
                                              0.531298   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.047381    0.247816    0.487323    0.487323 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.247816    0.000000    0.487323 v _210_/A (sg13g2_xnor2_1)
     1    0.004766    0.075329    0.186477    0.673800 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.075329    0.000000    0.673800 v _211_/B (sg13g2_xnor2_1)
     1    0.001355    0.040630    0.089783    0.763582 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.040630    0.000000    0.763582 v _299_/D (sg13g2_dfrbpq_1)
                                              0.763582   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.019906    0.230094   library hold time
                                              0.230094   data required time
---------------------------------------------------------------------------------------------
                                              0.230094   data required time
                                             -0.763582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.533489   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.047381    0.247816    0.487323    0.487323 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.247816    0.000000    0.487323 v _206_/B (sg13g2_xnor2_1)
     2    0.008256    0.107836    0.199030    0.686352 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.107836    0.000000    0.686352 v _208_/A (sg13g2_xor2_1)
     1    0.001355    0.036823    0.109017    0.795370 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.036823    0.000000    0.795370 v _298_/D (sg13g2_dfrbpq_1)
                                              0.795370   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.018371    0.231629   library hold time
                                              0.231629   data required time
---------------------------------------------------------------------------------------------
                                              0.231629   data required time
                                             -0.795370   data arrival time
---------------------------------------------------------------------------------------------
                                              0.563741   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _129_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.046955    0.000000    1.084172 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.155014    0.094986   library removal time
                                              0.094986   data required time
---------------------------------------------------------------------------------------------
                                              0.094986   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.989186   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _285_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.046955    0.000000    1.084172 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.155014    0.094986   library removal time
                                              0.094986   data required time
---------------------------------------------------------------------------------------------
                                              0.094986   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.989186   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _286_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.046955    0.000000    1.084172 ^ _295_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.155014    0.094986   library removal time
                                              0.094986   data required time
---------------------------------------------------------------------------------------------
                                              0.094986   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.989186   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _287_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.046955    0.000000    1.084172 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.155014    0.094986   library removal time
                                              0.094986   data required time
---------------------------------------------------------------------------------------------
                                              0.094986   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.989186   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _288_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.046955    0.000000    1.084172 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.155014    0.094986   library removal time
                                              0.094986   data required time
---------------------------------------------------------------------------------------------
                                              0.094986   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.989186   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _289_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.046955    0.000000    1.084172 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.155014    0.094986   library removal time
                                              0.094986   data required time
---------------------------------------------------------------------------------------------
                                              0.094986   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.989186   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _290_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.046955    0.000000    1.084172 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.155014    0.094986   library removal time
                                              0.094986   data required time
---------------------------------------------------------------------------------------------
                                              0.094986   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.989186   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _291_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.046955    0.000000    1.084172 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.155014    0.094986   library removal time
                                              0.094986   data required time
---------------------------------------------------------------------------------------------
                                              0.094986   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.989186   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _292_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.046955    0.000000    1.084172 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.155014    0.094986   library removal time
                                              0.094986   data required time
---------------------------------------------------------------------------------------------
                                              0.094986   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.989186   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013792    0.084073    0.359851    0.359851 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.084073    0.000000    0.359851 v sign (out)
                                              0.359851   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.359851   data arrival time
---------------------------------------------------------------------------------------------
                                              1.109850   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013792    0.084073    0.359851    0.359851 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.084073    0.000000    0.359851 v _127_/A (sg13g2_inv_1)
     1    0.006000    0.060545    0.076583    0.436434 ^ _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.060545    0.000000    0.436434 ^ signB (out)
                                              0.436434   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.436434   data arrival time
---------------------------------------------------------------------------------------------
                                              1.186434   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.045167    0.236858    0.479158    0.479158 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.236858    0.000000    0.479158 v _187_/A1 (sg13g2_o21ai_1)
     1    0.006000    0.070931    0.230496    0.709654 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.070931    0.000000    0.709654 ^ sine_out[31] (out)
                                              0.709654   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.709654   data arrival time
---------------------------------------------------------------------------------------------
                                              1.459654   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _170_/A (sg13g2_nand2_1)
     1    0.006000    0.062740    0.147661    0.712779 ^ _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.062740    0.000000    0.712779 ^ sine_out[24] (out)
                                              0.712779   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.712779   data arrival time
---------------------------------------------------------------------------------------------
                                              1.462779   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _172_/A (sg13g2_nand2_1)
     1    0.006000    0.062740    0.147661    0.712779 ^ _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.062740    0.000000    0.712779 ^ sine_out[25] (out)
                                              0.712779   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.712779   data arrival time
---------------------------------------------------------------------------------------------
                                              1.462779   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _175_/A (sg13g2_nand2_1)
     1    0.006000    0.062227    0.147661    0.712779 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.062227    0.000000    0.712779 ^ sine_out[26] (out)
                                              0.712779   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.712779   data arrival time
---------------------------------------------------------------------------------------------
                                              1.462779   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _180_/A (sg13g2_nand2_1)
     1    0.006000    0.066004    0.147661    0.712779 ^ _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.066004    0.000000    0.712779 ^ sine_out[28] (out)
                                              0.712779   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.712779   data arrival time
---------------------------------------------------------------------------------------------
                                              1.462779   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _176_/B1 (sg13g2_o21ai_1)
     1    0.006000    0.121743    0.163066    0.728184 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.121743    0.000000    0.728184 ^ sine_out[27] (out)
                                              0.728184   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.728184   data arrival time
---------------------------------------------------------------------------------------------
                                              1.478184   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _148_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.122512    0.171228    0.736346 ^ _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.122512    0.000000    0.736346 ^ sine_out[16] (out)
                                              0.736346   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.736346   data arrival time
---------------------------------------------------------------------------------------------
                                              1.486346   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _157_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.119745    0.171228    0.736346 ^ _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.119745    0.000000    0.736346 ^ sine_out[18] (out)
                                              0.736346   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.736346   data arrival time
---------------------------------------------------------------------------------------------
                                              1.486346   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _162_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.108516    0.171228    0.736346 ^ _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.108516    0.000000    0.736346 ^ sine_out[20] (out)
                                              0.736346   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.736346   data arrival time
---------------------------------------------------------------------------------------------
                                              1.486346   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _164_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.108516    0.171228    0.736346 ^ _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.108516    0.000000    0.736346 ^ sine_out[21] (out)
                                              0.736346   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.736346   data arrival time
---------------------------------------------------------------------------------------------
                                              1.486346   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _165_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.108516    0.171228    0.736346 ^ _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.108516    0.000000    0.736346 ^ sine_out[22] (out)
                                              0.736346   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.736346   data arrival time
---------------------------------------------------------------------------------------------
                                              1.486346   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186945    0.441768    0.441768 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186945    0.000000    0.441768 v _215_/B (sg13g2_nand3_1)
     2    0.005247    0.088877    0.128402    0.570170 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.088877    0.000000    0.570170 ^ _284_/B (sg13g2_and2_1)
     1    0.006000    0.060154    0.167440    0.737610 ^ _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.060154    0.000000    0.737610 ^ sine_out[12] (out)
                                              0.737610   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.737610   data arrival time
---------------------------------------------------------------------------------------------
                                              1.487610   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _160_/A (sg13g2_nor2_1)
     1    0.006000    0.109314    0.203924    0.769042 ^ _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.109314    0.000000    0.769042 ^ sine_out[19] (out)
                                              0.769042   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.769042   data arrival time
---------------------------------------------------------------------------------------------
                                              1.519042   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _167_/A (sg13g2_nor2_1)
     1    0.006000    0.109125    0.203924    0.769042 ^ _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.109125    0.000000    0.769042 ^ sine_out[23] (out)
                                              0.769042   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.769042   data arrival time
---------------------------------------------------------------------------------------------
                                              1.519042   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _281_/A (sg13g2_nor2_1)
     1    0.006000    0.112382    0.203924    0.769042 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.112382    0.000000    0.769042 ^ sine_out[8] (out)
                                              0.769042   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.769042   data arrival time
---------------------------------------------------------------------------------------------
                                              1.519042   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.068844    0.354121    0.566458    0.566458 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.354121    0.000000    0.566458 v _275_/A (sg13g2_nor2_1)
     1    0.006000    0.113007    0.204209    0.770667 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.113007    0.000000    0.770667 ^ sine_out[3] (out)
                                              0.770667   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.770667   data arrival time
---------------------------------------------------------------------------------------------
                                              1.520667   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _274_/B2 (sg13g2_a22oi_1)
     1    0.006000    0.117307    0.207307    0.772426 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.117307    0.000000    0.772426 ^ sine_out[1] (out)
                                              0.772426   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.772426   data arrival time
---------------------------------------------------------------------------------------------
                                              1.522426   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _155_/C1 (sg13g2_a221oi_1)
     1    0.006000    0.155594    0.213465    0.778584 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.155594    0.000000    0.778584 ^ sine_out[17] (out)
                                              0.778584   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.778584   data arrival time
---------------------------------------------------------------------------------------------
                                              1.528584   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.068844    0.354121    0.566458    0.566458 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.354121    0.000000    0.566458 v _212_/A (sg13g2_nor2_1)
     2    0.008883    0.147187    0.237129    0.803586 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.147187    0.000000    0.803586 ^ sine_out[2] (out)
                                              0.803586   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.803586   data arrival time
---------------------------------------------------------------------------------------------
                                              1.553586   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186945    0.441768    0.441768 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186945    0.000000    0.441768 v _137_/A (sg13g2_nand3_1)
     5    0.014359    0.135416    0.173112    0.614879 ^ _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.135416    0.000000    0.614879 ^ _138_/B (sg13g2_nor2_1)
     2    0.005468    0.060888    0.091887    0.706766 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.060888    0.000000    0.706766 v _279_/B (sg13g2_nor2_1)
     1    0.006000    0.110264    0.114944    0.821710 ^ _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.110264    0.000000    0.821710 ^ sine_out[7] (out)
                                              0.821710   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.821710   data arrival time
---------------------------------------------------------------------------------------------
                                              1.571710   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.412041    0.609410    0.609410 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.412041    0.000000    0.609410 v _282_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.092848    0.228505    0.837915 ^ _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.092848    0.000000    0.837915 ^ sine_out[10] (out)
                                              0.837915   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.837915   data arrival time
---------------------------------------------------------------------------------------------
                                              1.587915   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.412041    0.609410    0.609410 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.412041    0.000000    0.609410 v _283_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.092848    0.228505    0.837915 ^ _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.092848    0.000000    0.837915 ^ sine_out[11] (out)
                                              0.837915   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.837915   data arrival time
---------------------------------------------------------------------------------------------
                                              1.587915   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.412041    0.609410    0.609410 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.412041    0.000000    0.609410 v _139_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.092848    0.228505    0.837915 ^ _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.092848    0.000000    0.837915 ^ sine_out[13] (out)
                                              0.837915   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.837915   data arrival time
---------------------------------------------------------------------------------------------
                                              1.587915   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.412041    0.609410    0.609410 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.412041    0.000000    0.609410 v _280_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.092848    0.228505    0.837915 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.092848    0.000000    0.837915 ^ sine_out[9] (out)
                                              0.837915   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.837915   data arrival time
---------------------------------------------------------------------------------------------
                                              1.587915   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186945    0.441768    0.441768 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186945    0.000000    0.441768 v _222_/B1 (sg13g2_a21oi_1)
     2    0.007704    0.121638    0.148280    0.590047 ^ _222_/Y (sg13g2_a21oi_1)
                                                         _047_ (net)
                      0.121638    0.000000    0.590047 ^ _241_/A (sg13g2_nand2_1)
     1    0.002692    0.051056    0.092848    0.682895 v _241_/Y (sg13g2_nand2_1)
                                                         _066_ (net)
                      0.051056    0.000000    0.682895 v _242_/C (sg13g2_nand3_1)
     1    0.002957    0.051378    0.068806    0.751701 ^ _242_/Y (sg13g2_nand3_1)
                                                         _067_ (net)
                      0.051378    0.000000    0.751701 ^ _256_/B1 (sg13g2_a22oi_1)
     1    0.006000    0.083734    0.107098    0.858800 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.083734    0.000000    0.858800 v sine_out[0] (out)
                                              0.858800   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.858800   data arrival time
---------------------------------------------------------------------------------------------
                                              1.608800   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.045167    0.236858    0.479158    0.479158 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.236858    0.000000    0.479158 v _146_/B1 (sg13g2_o21ai_1)
     4    0.011363    0.136162    0.178456    0.657614 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.136162    0.000000    0.657614 ^ _147_/B (sg13g2_nand2_1)
     2    0.005385    0.081102    0.128543    0.786157 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.081102    0.000000    0.786157 v _149_/B (sg13g2_nand2_1)
     1    0.006000    0.066724    0.087637    0.873794 ^ _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.066724    0.000000    0.873794 ^ sine_out[15] (out)
                                              0.873794   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.873794   data arrival time
---------------------------------------------------------------------------------------------
                                              1.623794   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.412041    0.609410    0.609410 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.412041    0.000000    0.609410 v _189_/A1 (sg13g2_o21ai_1)
     1    0.006000    0.070931    0.274132    0.883542 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.070931    0.000000    0.883542 ^ sine_out[32] (out)
                                              0.883542   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.883542   data arrival time
---------------------------------------------------------------------------------------------
                                              1.633542   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.047278    0.307123    0.515454    0.515454 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.307123    0.000000    0.515454 ^ _140_/B (sg13g2_nor2_1)
     5    0.013501    0.134115    0.193929    0.709383 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.134115    0.000000    0.709383 v _144_/A (sg13g2_nand2_1)
     2    0.005707    0.061944    0.095713    0.805096 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.061944    0.000000    0.805096 ^ _145_/B (sg13g2_nand2_1)
     1    0.006000    0.078477    0.105199    0.910295 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.078477    0.000000    0.910295 v sine_out[14] (out)
                                              0.910295   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.910295   data arrival time
---------------------------------------------------------------------------------------------
                                              1.660295   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.068844    0.354121    0.566458    0.566458 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.354121    0.000000    0.566458 v _181_/A (sg13g2_and2_1)
     4    0.011180    0.080693    0.248579    0.815037 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.080693    0.000000    0.815037 v _184_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.087637    0.100456    0.915493 ^ _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.087637    0.000000    0.915493 ^ sine_out[29] (out)
                                              0.915493   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.915493   data arrival time
---------------------------------------------------------------------------------------------
                                              1.665493   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.068844    0.354121    0.566458    0.566458 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.354121    0.000000    0.566458 v _181_/A (sg13g2_and2_1)
     4    0.011180    0.080693    0.248579    0.815037 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.080693    0.000000    0.815037 v _186_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.087637    0.100456    0.915493 ^ _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.087637    0.000000    0.915493 ^ sine_out[30] (out)
                                              0.915493   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.915493   data arrival time
---------------------------------------------------------------------------------------------
                                              1.665493   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.045167    0.236858    0.479158    0.479158 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.236858    0.000000    0.479158 v _146_/B1 (sg13g2_o21ai_1)
     4    0.011363    0.136162    0.178456    0.657614 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.136162    0.000000    0.657614 ^ _185_/B (sg13g2_nor2_1)
     5    0.013955    0.099641    0.137027    0.794641 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.099641    0.000000    0.794641 v _278_/B (sg13g2_nor2_1)
     1    0.006000    0.114009    0.129431    0.924072 ^ _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.114009    0.000000    0.924072 ^ sine_out[6] (out)
                                              0.924072   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.924072   data arrival time
---------------------------------------------------------------------------------------------
                                              1.674072   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186945    0.441768    0.441768 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186945    0.000000    0.441768 v _125_/A (sg13g2_inv_1)
    10    0.027998    0.202976    0.242420    0.684188 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.202976    0.000000    0.684188 ^ _152_/A (sg13g2_nor2_1)
     4    0.010964    0.103956    0.155310    0.839498 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.103956    0.000000    0.839498 v _277_/B (sg13g2_nor2_1)
     1    0.006000    0.114009    0.130761    0.970259 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.114009    0.000000    0.970259 ^ sine_out[5] (out)
                                              0.970259   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.970259   data arrival time
---------------------------------------------------------------------------------------------
                                              1.720259   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.045167    0.236858    0.479158    0.479158 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.236858    0.000000    0.479158 v _132_/B (sg13g2_nand2_1)
     4    0.011807    0.129979    0.176854    0.656012 ^ _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.129979    0.000000    0.656012 ^ _163_/A2 (sg13g2_o21ai_1)
     4    0.011056    0.131774    0.175579    0.831591 v _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.131774    0.000000    0.831591 v _276_/B (sg13g2_nor2_1)
     1    0.006000    0.114009    0.139335    0.970926 ^ _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.114009    0.000000    0.970926 ^ sine_out[4] (out)
                                              0.970926   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.970926   data arrival time
---------------------------------------------------------------------------------------------
                                              1.720926   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145883    0.352303    1.022901 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145883    0.000000    1.022901 ^ _259_/B (sg13g2_or2_1)
     1    0.003115    0.040633    0.149035    1.171935 ^ _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.040633    0.000000    1.171935 ^ _260_/B1 (sg13g2_o21ai_1)
     1    0.002653    0.119382    0.065128    1.237064 v _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.119382    0.000000    1.237064 v _261_/B1 (sg13g2_a21oi_1)
     1    0.002825    0.109188    0.121446    1.358510 ^ _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.109188    0.000000    1.358510 ^ _262_/B (sg13g2_nor2_1)
     1    0.002809    0.103665    0.071142    1.429652 v _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.103665    0.000000    1.429652 v _265_/B (sg13g2_nor3_1)
     1    0.002931    0.141829    0.167475    1.597127 ^ _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.141829    0.000000    1.597127 ^ _274_/A2 (sg13g2_a22oi_1)
     1    0.006000    0.180928    0.164218    1.761345 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.180928    0.000000    1.761345 v sine_out[1] (out)
                                              1.761345   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.761345   data arrival time
---------------------------------------------------------------------------------------------
                                              1.988655   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _140_/A (sg13g2_nor2_1)
     5    0.013501    0.142510    0.213744    0.742088 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.142510    0.000000    0.742088 v _224_/B (sg13g2_nand2_1)
     2    0.005036    0.087896    0.105424    0.847512 ^ _224_/Y (sg13g2_nand2_1)
                                                         _049_ (net)
                      0.087896    0.000000    0.847512 ^ _243_/C (sg13g2_nand3_1)
     2    0.005799    0.133390    0.166081    1.013593 v _243_/Y (sg13g2_nand3_1)
                                                         _068_ (net)
                      0.133390    0.000000    1.013593 v _247_/A2 (sg13g2_o21ai_1)
     1    0.002803    0.110427    0.150471    1.164063 ^ _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.110427    0.000000    1.164063 ^ _248_/C (sg13g2_nor3_1)
     1    0.002787    0.114380    0.076713    1.240777 v _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.114380    0.000000    1.240777 v _255_/B (sg13g2_nor4_1)
     1    0.002920    0.187999    0.239572    1.480348 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.187999    0.000000    1.480348 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.006000    0.126990    0.148954    1.629302 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.126990    0.000000    1.629302 v sine_out[0] (out)
                                              1.629302   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.629302   data arrival time
---------------------------------------------------------------------------------------------
                                              2.120698   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.412041    0.609410    0.609410 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.412041    0.000000    0.609410 v _142_/A (sg13g2_or2_1)
     7    0.018949    0.125674    0.355754    0.965165 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125674    0.000000    0.965165 v _143_/B (sg13g2_nor2_1)
     2    0.005657    0.137048    0.134075    1.099239 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.137048    0.000000    1.099239 ^ _144_/B (sg13g2_nand2_1)
     2    0.005385    0.106499    0.128830    1.228069 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.106499    0.000000    1.228069 v _212_/B (sg13g2_nor2_1)
     2    0.008883    0.174825    0.159351    1.387420 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.174825    0.000000    1.387420 ^ sine_out[2] (out)
                                              1.387420   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.387420   data arrival time
---------------------------------------------------------------------------------------------
                                              2.362580   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.412041    0.609410    0.609410 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.412041    0.000000    0.609410 v _142_/A (sg13g2_or2_1)
     7    0.018949    0.125674    0.355754    0.965165 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125674    0.000000    0.965165 v _143_/B (sg13g2_nor2_1)
     2    0.005657    0.137048    0.134075    1.099239 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.137048    0.000000    1.099239 ^ _147_/A (sg13g2_nand2_1)
     2    0.005385    0.095130    0.118467    1.217706 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.095130    0.000000    1.217706 v _275_/B (sg13g2_nor2_1)
     1    0.006000    0.141289    0.127936    1.345642 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.141289    0.000000    1.345642 ^ sine_out[3] (out)
                                              1.345642   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.345642   data arrival time
---------------------------------------------------------------------------------------------
                                              2.404358   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145883    0.352303    1.022901 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145883    0.000000    1.022901 ^ _143_/B (sg13g2_nor2_1)
     2    0.005363    0.118967    0.094398    1.117298 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.118967    0.000000    1.117298 v _144_/B (sg13g2_nand2_1)
     2    0.005707    0.073697    0.101015    1.218314 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.073697    0.000000    1.218314 ^ _145_/B (sg13g2_nand2_1)
     1    0.006000    0.092609    0.110278    1.328592 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.092609    0.000000    1.328592 v sine_out[14] (out)
                                              1.328592   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.328592   data arrival time
---------------------------------------------------------------------------------------------
                                              2.421408   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145883    0.352303    1.022901 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145883    0.000000    1.022901 ^ _143_/B (sg13g2_nor2_1)
     2    0.005363    0.118967    0.094398    1.117298 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.118967    0.000000    1.117298 v _147_/A (sg13g2_nand2_1)
     2    0.005707    0.082173    0.091200    1.208498 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.082173    0.000000    1.208498 ^ _149_/B (sg13g2_nand2_1)
     1    0.006000    0.092609    0.113941    1.322440 v _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.092609    0.000000    1.322440 v sine_out[15] (out)
                                              1.322440   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.322440   data arrival time
---------------------------------------------------------------------------------------------
                                              2.427560   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145883    0.352303    1.022901 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145883    0.000000    1.022901 ^ _168_/B (sg13g2_nor2_1)
     2    0.005386    0.118852    0.094521    1.117421 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.118852    0.000000    1.117421 v _171_/B (sg13g2_nand2_1)
     1    0.002882    0.063893    0.086232    1.203653 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.063893    0.000000    1.203653 ^ _172_/B (sg13g2_nand2_1)
     1    0.006000    0.147621    0.106041    1.309694 v _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.147621    0.000000    1.309694 v sine_out[25] (out)
                                              1.309694   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.309694   data arrival time
---------------------------------------------------------------------------------------------
                                              2.440306   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145883    0.352303    1.022901 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145883    0.000000    1.022901 ^ _168_/B (sg13g2_nor2_1)
     2    0.005386    0.118852    0.094521    1.117421 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.118852    0.000000    1.117421 v _169_/B (sg13g2_nand2_1)
     1    0.002882    0.058207    0.086232    1.203653 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.058207    0.000000    1.203653 ^ _170_/B (sg13g2_nand2_1)
     1    0.006000    0.147621    0.103583    1.307237 v _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.147621    0.000000    1.307237 v sine_out[24] (out)
                                              1.307237   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.307237   data arrival time
---------------------------------------------------------------------------------------------
                                              2.442763   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _151_/B (sg13g2_nand2_1)
     5    0.013649    0.217187    0.309475    0.980072 v _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.217187    0.000000    0.980072 v _159_/B1 (sg13g2_a21oi_1)
     1    0.002825    0.108485    0.150229    1.130301 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.108485    0.000000    1.130301 ^ _160_/B (sg13g2_nor2_1)
     1    0.006000    0.122725    0.086565    1.216866 v _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.122725    0.000000    1.216866 v sine_out[19] (out)
                                              1.216866   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.216866   data arrival time
---------------------------------------------------------------------------------------------
                                              2.533134   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186945    0.441768    0.441768 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186945    0.000000    0.441768 v _125_/A (sg13g2_inv_1)
    10    0.027998    0.202976    0.242420    0.684188 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.202976    0.000000    0.684188 ^ _161_/A (sg13g2_nand2_1)
     3    0.008245    0.124898    0.161817    0.846005 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.124898    0.000000    0.846005 v _177_/B (sg13g2_nand2_1)
     3    0.008457    0.140231    0.117622    0.963627 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.140231    0.000000    0.963627 ^ _179_/A (sg13g2_nand2_1)
     2    0.005385    0.090040    0.119425    1.083052 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.090040    0.000000    1.083052 v _281_/B (sg13g2_nor2_1)
     1    0.006000    0.141041    0.126005    1.209057 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.141041    0.000000    1.209057 ^ sine_out[8] (out)
                                              1.209057   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.209057   data arrival time
---------------------------------------------------------------------------------------------
                                              2.540943   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.036401    0.239809    0.468197    0.468197 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.239809    0.000000    0.468197 ^ _125_/A (sg13g2_inv_1)
    10    0.027107    0.182910    0.251118    0.719315 v _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.182910    0.000000    0.719315 v _161_/A (sg13g2_nand2_1)
     3    0.008643    0.098163    0.128317    0.847632 ^ _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.098163    0.000000    0.847632 ^ _177_/B (sg13g2_nand2_1)
     3    0.008073    0.179034    0.135712    0.983344 v _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.179034    0.000000    0.983344 v _179_/A (sg13g2_nand2_1)
     2    0.005707    0.081393    0.108707    1.092052 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.081393    0.000000    1.092052 ^ _180_/B (sg13g2_nand2_1)
     1    0.006000    0.147621    0.113604    1.205656 v _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.147621    0.000000    1.205656 v sine_out[28] (out)
                                              1.205656   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.205656   data arrival time
---------------------------------------------------------------------------------------------
                                              2.544344   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _132_/A (sg13g2_nand2_1)
     4    0.011249    0.172793    0.226988    0.755332 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.172793    0.000000    0.755332 v _163_/A2 (sg13g2_o21ai_1)
     4    0.011420    0.235481    0.263211    1.018543 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.235481    0.000000    1.018543 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.171788    0.185857    1.204400 v _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.171788    0.000000    1.204400 v sine_out[10] (out)
                                              1.204400   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.204400   data arrival time
---------------------------------------------------------------------------------------------
                                              2.545600   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _132_/A (sg13g2_nand2_1)
     4    0.011249    0.172793    0.226988    0.755332 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.172793    0.000000    0.755332 v _163_/A2 (sg13g2_o21ai_1)
     4    0.011420    0.235481    0.263211    1.018543 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.235481    0.000000    1.018543 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.141094    0.185857    1.204400 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.141094    0.000000    1.204400 v sine_out[21] (out)
                                              1.204400   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.204400   data arrival time
---------------------------------------------------------------------------------------------
                                              2.545600   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.010831    0.168518    0.252831    0.781176 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.168518    0.000000    0.781176 v _185_/B (sg13g2_nor2_1)
     5    0.014662    0.226613    0.239773    1.020949 ^ _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.226613    0.000000    1.020949 ^ _186_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.110221    0.183107    1.204055 v _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.110221    0.000000    1.204055 v sine_out[30] (out)
                                              1.204055   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.204055   data arrival time
---------------------------------------------------------------------------------------------
                                              2.545945   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _132_/A (sg13g2_nand2_1)
     4    0.011249    0.172793    0.226988    0.755332 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.172793    0.000000    0.755332 v _163_/A2 (sg13g2_o21ai_1)
     4    0.011420    0.235481    0.263211    1.018543 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.235481    0.000000    1.018543 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.122943    0.178148    1.196691 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.122943    0.000000    1.196691 v sine_out[29] (out)
                                              1.196691   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.196691   data arrival time
---------------------------------------------------------------------------------------------
                                              2.553309   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _151_/B (sg13g2_nand2_1)
     5    0.013649    0.217187    0.309475    0.980072 v _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.217187    0.000000    0.980072 v _166_/B (sg13g2_nor2_1)
     1    0.002825    0.100954    0.128202    1.108274 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.100954    0.000000    1.108274 ^ _167_/B (sg13g2_nor2_1)
     1    0.006000    0.122725    0.084290    1.192565 v _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.122725    0.000000    1.192565 v sine_out[23] (out)
                                              1.192565   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.192565   data arrival time
---------------------------------------------------------------------------------------------
                                              2.557435   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.010831    0.168518    0.252831    0.781176 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.168518    0.000000    0.781176 v _185_/B (sg13g2_nor2_1)
     5    0.014662    0.226613    0.239773    1.020949 ^ _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.226613    0.000000    1.020949 ^ _189_/A2 (sg13g2_o21ai_1)
     1    0.006000    0.150461    0.162669    1.183617 v _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.150461    0.000000    1.183617 v sine_out[32] (out)
                                              1.183617   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.183617   data arrival time
---------------------------------------------------------------------------------------------
                                              2.566383   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145883    0.352303    1.022901 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145883    0.000000    1.022901 ^ _148_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.159333    0.156230    1.179131 v _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.159333    0.000000    1.179131 v sine_out[16] (out)
                                              1.179131   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.179131   data arrival time
---------------------------------------------------------------------------------------------
                                              2.570869   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _137_/B (sg13g2_nand3_1)
     5    0.013800    0.251071    0.329326    0.857670 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.251071    0.000000    0.857670 v _138_/B (sg13g2_nor2_1)
     2    0.005706    0.139300    0.167646    1.025316 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.139300    0.000000    1.025316 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.171788    0.153757    1.179074 v _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.171788    0.000000    1.179074 v sine_out[13] (out)
                                              1.179074   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.179074   data arrival time
---------------------------------------------------------------------------------------------
                                              2.570926   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145883    0.352303    1.022901 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145883    0.000000    1.022901 ^ _187_/A2 (sg13g2_o21ai_1)
     1    0.006000    0.121095    0.141643    1.164544 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.121095    0.000000    1.164544 v sine_out[31] (out)
                                              1.164544   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.164544   data arrival time
---------------------------------------------------------------------------------------------
                                              2.585456   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.048359    0.252655    0.490929    0.490929 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.252655    0.000000    0.490929 v _140_/A (sg13g2_nor2_1)
     5    0.014137    0.231939    0.267364    0.758292 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.231939    0.000000    0.758292 ^ _152_/B (sg13g2_nor2_1)
     4    0.010964    0.105669    0.152497    0.910789 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.105669    0.000000    0.910789 v _155_/B1 (sg13g2_a221oi_1)
     1    0.006000    0.238857    0.249331    1.160120 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.238857    0.000000    1.160120 ^ sine_out[17] (out)
                                              1.160120   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.160120   data arrival time
---------------------------------------------------------------------------------------------
                                              2.589880   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _137_/B (sg13g2_nand3_1)
     5    0.013800    0.251071    0.329326    0.857670 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.251071    0.000000    0.857670 v _156_/B (sg13g2_nand2b_1)
     2    0.006168    0.102291    0.143720    1.001390 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.102291    0.000000    1.001390 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.159333    0.139856    1.141246 v _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.159333    0.000000    1.141246 v sine_out[18] (out)
                                              1.141246   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.141246   data arrival time
---------------------------------------------------------------------------------------------
                                              2.608754   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.010831    0.168518    0.252831    0.781176 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.168518    0.000000    0.781176 v _185_/B (sg13g2_nor2_1)
     5    0.014662    0.226613    0.239773    1.020949 ^ _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.226613    0.000000    1.020949 ^ _278_/B (sg13g2_nor2_1)
     1    0.006000    0.080532    0.118516    1.139465 v _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.080532    0.000000    1.139465 v sine_out[6] (out)
                                              1.139465   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.139465   data arrival time
---------------------------------------------------------------------------------------------
                                              2.610535   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _132_/A (sg13g2_nand2_1)
     4    0.011249    0.172793    0.226988    0.755332 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.172793    0.000000    0.755332 v _163_/A2 (sg13g2_o21ai_1)
     4    0.011420    0.235481    0.263211    1.018543 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.235481    0.000000    1.018543 ^ _276_/B (sg13g2_nor2_1)
     1    0.006000    0.082162    0.120567    1.139110 v _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.082162    0.000000    1.139110 v sine_out[4] (out)
                                              1.139110   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.139110   data arrival time
---------------------------------------------------------------------------------------------
                                              2.610890   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _137_/B (sg13g2_nand3_1)
     5    0.013800    0.251071    0.329326    0.857670 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.251071    0.000000    0.857670 v _156_/B (sg13g2_nand2b_1)
     2    0.006168    0.102291    0.143720    1.001390 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.102291    0.000000    1.001390 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.006000    0.148962    0.128363    1.129752 v _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.148962    0.000000    1.129752 v sine_out[27] (out)
                                              1.129752   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.129752   data arrival time
---------------------------------------------------------------------------------------------
                                              2.620248   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _137_/B (sg13g2_nand3_1)
     5    0.013800    0.251071    0.329326    0.857670 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.251071    0.000000    0.857670 v _138_/B (sg13g2_nor2_1)
     2    0.005706    0.139300    0.167646    1.025316 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.139300    0.000000    1.025316 ^ _279_/B (sg13g2_nor2_1)
     1    0.006000    0.064069    0.095871    1.121187 v _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.064069    0.000000    1.121187 v sine_out[7] (out)
                                              1.121187   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.121187   data arrival time
---------------------------------------------------------------------------------------------
                                              2.628813   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _215_/A (sg13g2_nand3_1)
     2    0.005135    0.191810    0.245420    0.916018 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.191810    0.000000    0.916018 v _284_/B (sg13g2_and2_1)
     1    0.006000    0.052397    0.192561    1.108579 v _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.052397    0.000000    1.108579 v sine_out[12] (out)
                                              1.108579   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.108579   data arrival time
---------------------------------------------------------------------------------------------
                                              2.641421   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _140_/A (sg13g2_nor2_1)
     5    0.013501    0.142510    0.213744    0.742088 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.142510    0.000000    0.742088 v _152_/B (sg13g2_nor2_1)
     4    0.011347    0.185161    0.196204    0.938292 ^ _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.185161    0.000000    0.938292 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.171788    0.170253    1.108545 v _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.171788    0.000000    1.108545 v sine_out[11] (out)
                                              1.108545   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.108545   data arrival time
---------------------------------------------------------------------------------------------
                                              2.641455   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _140_/A (sg13g2_nor2_1)
     5    0.013501    0.142510    0.213744    0.742088 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.142510    0.000000    0.742088 v _152_/B (sg13g2_nor2_1)
     4    0.011347    0.185161    0.196204    0.938292 ^ _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.185161    0.000000    0.938292 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.141094    0.170253    1.108545 v _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.141094    0.000000    1.108545 v sine_out[22] (out)
                                              1.108545   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.108545   data arrival time
---------------------------------------------------------------------------------------------
                                              2.641455   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.048359    0.252655    0.490929    0.490929 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.252655    0.000000    0.490929 v _141_/A (sg13g2_or2_1)
     3    0.008107    0.073506    0.261671    0.752599 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.073506    0.000000    0.752599 v _173_/A2 (sg13g2_o21ai_1)
     2    0.005790    0.157443    0.160413    0.913012 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.157443    0.000000    0.913012 ^ _174_/B (sg13g2_nand2_1)
     1    0.002693    0.066300    0.114530    1.027542 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.066300    0.000000    1.027542 v _175_/B (sg13g2_nand2_1)
     1    0.006000    0.115194    0.080839    1.108381 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.115194    0.000000    1.108381 ^ sine_out[26] (out)
                                              1.108381   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.108381   data arrival time
---------------------------------------------------------------------------------------------
                                              2.641619   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _150_/B (sg13g2_and2_1)
     3    0.008500    0.086926    0.302811    0.973408 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.086926    0.000000    0.973408 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.141094    0.126251    1.099660 v _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.141094    0.000000    1.099660 v sine_out[20] (out)
                                              1.099660   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.099660   data arrival time
---------------------------------------------------------------------------------------------
                                              2.650340   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.068844    0.354121    0.566458    0.566458 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.354121    0.000000    0.566458 v _130_/A (sg13g2_nor2_1)
     2    0.005329    0.152131    0.196544    0.763001 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.152131    0.000000    0.763001 ^ _136_/B (sg13g2_nand2b_1)
     4    0.011308    0.137677    0.182821    0.945823 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.137677    0.000000    0.945823 v _277_/A (sg13g2_nor2_1)
     1    0.006000    0.116780    0.151523    1.097346 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.116780    0.000000    1.097346 ^ sine_out[5] (out)
                                              1.097346   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.097346   data arrival time
---------------------------------------------------------------------------------------------
                                              2.652654   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _191_/A (sg13g2_xnor2_1)
     2    0.007753    0.134182    0.236258    0.764603 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.134182    0.000000    0.764603 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008246    0.186611    0.211648    0.976251 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.186611    0.000000    0.976251 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008256    0.132925    0.181974    1.158224 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.132925    0.000000    1.158224 v _203_/A1 (sg13g2_o21ai_1)
     2    0.007810    0.179029    0.217758    1.375983 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.179029    0.000000    1.375983 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.007735    0.129835    0.181797    1.557780 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.129835    0.000000    1.557780 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005247    0.143997    0.176441    1.734222 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.143997    0.000000    1.734222 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001335    0.088328    0.169433    1.903655 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.088328    0.000000    1.903655 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.903655   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.192601    4.557399   library setup time
                                              4.557399   data required time
---------------------------------------------------------------------------------------------
                                              4.557399   data required time
                                             -1.903655   data arrival time
---------------------------------------------------------------------------------------------
                                              2.653744   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.068844    0.354121    0.566458    0.566458 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.354121    0.000000    0.566458 v _131_/A (sg13g2_or2_1)
     6    0.015953    0.112559    0.328348    0.894805 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.112559    0.000000    0.894805 v _280_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.146666    0.149670    1.044475 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.146666    0.000000    1.044475 ^ sine_out[9] (out)
                                              1.044475   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.044475   data arrival time
---------------------------------------------------------------------------------------------
                                              2.705524   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.412041    0.609410    0.609410 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.412041    0.000000    0.609410 v _142_/A (sg13g2_or2_1)
     7    0.018949    0.125674    0.355754    0.965165 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125674    0.000000    0.965165 v _143_/B (sg13g2_nor2_1)
     2    0.005657    0.137048    0.134075    1.099239 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.137048    0.000000    1.099239 ^ _144_/B (sg13g2_nand2_1)
     2    0.005385    0.106499    0.128830    1.228069 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.106499    0.000000    1.228069 v _212_/B (sg13g2_nor2_1)
     2    0.008883    0.174825    0.159351    1.387420 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.174825    0.000000    1.387420 ^ _213_/C (sg13g2_nand3_1)
     2    0.007703    0.189222    0.215514    1.602934 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.189222    0.000000    1.602934 v _214_/B (sg13g2_xnor2_1)
     1    0.001355    0.052808    0.182654    1.785589 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.052808    0.000000    1.785589 v _300_/D (sg13g2_dfrbpq_1)
                                              1.785589   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.148940    4.601060   library setup time
                                              4.601060   data required time
---------------------------------------------------------------------------------------------
                                              4.601060   data required time
                                             -1.785589   data arrival time
---------------------------------------------------------------------------------------------
                                              2.815471   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.412041    0.609410    0.609410 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.412041    0.000000    0.609410 v _142_/A (sg13g2_or2_1)
     7    0.018949    0.125674    0.355754    0.965165 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125674    0.000000    0.965165 v _143_/B (sg13g2_nor2_1)
     2    0.005657    0.137048    0.134075    1.099239 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.137048    0.000000    1.099239 ^ _144_/B (sg13g2_nand2_1)
     2    0.005385    0.106499    0.128830    1.228069 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.106499    0.000000    1.228069 v _212_/B (sg13g2_nor2_1)
     2    0.008883    0.174825    0.159351    1.387420 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.174825    0.000000    1.387420 ^ _213_/C (sg13g2_nand3_1)
     2    0.007703    0.189222    0.215514    1.602934 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.189222    0.000000    1.602934 v _218_/B1 (sg13g2_o21ai_1)
     1    0.002759    0.116997    0.101420    1.704354 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.116997    0.000000    1.704354 ^ _219_/A (sg13g2_inv_1)
     1    0.001355    0.036783    0.060934    1.765288 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.036783    0.000000    1.765288 v _301_/D (sg13g2_dfrbpq_1)
                                              1.765288   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.141670    4.608330   library setup time
                                              4.608330   data required time
---------------------------------------------------------------------------------------------
                                              4.608330   data required time
                                             -1.765288   data arrival time
---------------------------------------------------------------------------------------------
                                              2.843043   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _191_/A (sg13g2_xnor2_1)
     2    0.007753    0.134182    0.236258    0.764603 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.134182    0.000000    0.764603 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008246    0.186611    0.211648    0.976251 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.186611    0.000000    0.976251 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008256    0.132925    0.181974    1.158224 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.132925    0.000000    1.158224 v _203_/A1 (sg13g2_o21ai_1)
     2    0.007810    0.179029    0.217758    1.375983 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.179029    0.000000    1.375983 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.007735    0.129835    0.181797    1.557780 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.129835    0.000000    1.557780 v _208_/B (sg13g2_xor2_1)
     1    0.001355    0.069531    0.172536    1.730316 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.069531    0.000000    1.730316 v _298_/D (sg13g2_dfrbpq_1)
                                              1.730316   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.156527    4.593473   library setup time
                                              4.593473   data required time
---------------------------------------------------------------------------------------------
                                              4.593473   data required time
                                             -1.730316   data arrival time
---------------------------------------------------------------------------------------------
                                              2.863157   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _191_/A (sg13g2_xnor2_1)
     2    0.007753    0.134182    0.236258    0.764603 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.134182    0.000000    0.764603 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008246    0.186611    0.211648    0.976251 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.186611    0.000000    0.976251 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008256    0.132925    0.181974    1.158224 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.132925    0.000000    1.158224 v _203_/A1 (sg13g2_o21ai_1)
     2    0.007810    0.179029    0.217758    1.375983 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.179029    0.000000    1.375983 ^ _204_/B (sg13g2_xor2_1)
     1    0.001335    0.072621    0.185036    1.561019 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.072621    0.000000    1.561019 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.561019   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.186195    4.563805   library setup time
                                              4.563805   data required time
---------------------------------------------------------------------------------------------
                                              4.563805   data required time
                                             -1.561019   data arrival time
---------------------------------------------------------------------------------------------
                                              3.002787   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008105    0.190756    0.259730    0.788074 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.190756    0.000000    0.788074 ^ _193_/A2 (sg13g2_o21ai_1)
     2    0.008030    0.117252    0.170814    0.958888 v _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.117252    0.000000    0.958888 v _197_/A1 (sg13g2_a21oi_1)
     2    0.008641    0.157498    0.180731    1.139619 ^ _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.157498    0.000000    1.139619 ^ _200_/A (sg13g2_xor2_1)
     1    0.001335    0.069000    0.182324    1.321943 ^ _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.069000    0.000000    1.321943 ^ _296_/D (sg13g2_dfrbpq_1)
                                              1.321943   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.184718    4.565282   library setup time
                                              4.565282   data required time
---------------------------------------------------------------------------------------------
                                              4.565282   data required time
                                             -1.321943   data arrival time
---------------------------------------------------------------------------------------------
                                              3.243340   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.014006    0.103744    0.368586    0.368586 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.103744    0.000000    0.368586 ^ _127_/A (sg13g2_inv_1)
     1    0.006000    0.055245    0.080804    0.449390 v _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.055245    0.000000    0.449390 v signB (out)
                                              0.449390   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.449390   data arrival time
---------------------------------------------------------------------------------------------
                                              3.300610   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.014006    0.103744    0.368586    0.368586 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.103744    0.000000    0.368586 ^ sign (out)
                                              0.368586   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.368586   data arrival time
---------------------------------------------------------------------------------------------
                                              3.381413   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _191_/A (sg13g2_xnor2_1)
     2    0.007753    0.134182    0.236258    0.764603 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.134182    0.000000    0.764603 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008246    0.186611    0.211648    0.976251 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.186611    0.000000    0.976251 ^ _196_/A (sg13g2_xor2_1)
     1    0.001335    0.071910    0.193780    1.170030 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.071910    0.000000    1.170030 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.170030   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.185905    4.564095   library setup time
                                              4.564095   data required time
---------------------------------------------------------------------------------------------
                                              4.564095   data required time
                                             -1.170030   data arrival time
---------------------------------------------------------------------------------------------
                                              3.394065   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _129_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.046955    0.000000    1.084172 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.188159    4.561841   library recovery time
                                              4.561841   data required time
---------------------------------------------------------------------------------------------
                                              4.561841   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.477669   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _285_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.046955    0.000000    1.084172 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.188159    4.561841   library recovery time
                                              4.561841   data required time
---------------------------------------------------------------------------------------------
                                              4.561841   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.477669   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _286_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.046955    0.000000    1.084172 ^ _295_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.188159    4.561841   library recovery time
                                              4.561841   data required time
---------------------------------------------------------------------------------------------
                                              4.561841   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.477669   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _287_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.046955    0.000000    1.084172 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.188159    4.561841   library recovery time
                                              4.561841   data required time
---------------------------------------------------------------------------------------------
                                              4.561841   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.477669   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _288_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.046955    0.000000    1.084172 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.188159    4.561841   library recovery time
                                              4.561841   data required time
---------------------------------------------------------------------------------------------
                                              4.561841   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.477669   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _289_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.046955    0.000000    1.084172 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.188159    4.561841   library recovery time
                                              4.561841   data required time
---------------------------------------------------------------------------------------------
                                              4.561841   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.477669   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _290_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.046955    0.000000    1.084172 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.188159    4.561841   library recovery time
                                              4.561841   data required time
---------------------------------------------------------------------------------------------
                                              4.561841   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.477669   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _291_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.046955    0.000000    1.084172 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.188159    4.561841   library recovery time
                                              4.561841   data required time
---------------------------------------------------------------------------------------------
                                              4.561841   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.477669   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _292_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.046955    0.000000    1.084172 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.188159    4.561841   library recovery time
                                              4.561841   data required time
---------------------------------------------------------------------------------------------
                                              4.561841   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.477669   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008105    0.190756    0.259730    0.788074 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.190756    0.000000    0.788074 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001335    0.092045    0.178081    0.966156 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.092045    0.000000    0.966156 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.966156   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.194117    4.555883   library setup time
                                              4.555883   data required time
---------------------------------------------------------------------------------------------
                                              4.555883   data required time
                                             -0.966156   data arrival time
---------------------------------------------------------------------------------------------
                                              3.589727   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.046422    0.301826    0.511740    0.511740 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.301826    0.000000    0.511740 ^ _128_/A (sg13g2_inv_1)
     5    0.013086    0.128730    0.183775    0.695515 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.128730    0.000000    0.695515 v _293_/D (sg13g2_dfrbpq_1)
                                              0.695515   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.183386    4.566614   library setup time
                                              4.566614   data required time
---------------------------------------------------------------------------------------------
                                              4.566614   data required time
                                             -0.695515   data arrival time
---------------------------------------------------------------------------------------------
                                              3.871099   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _129_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.046955    0.000000    1.084172 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.188159    4.561841   library recovery time
                                              4.561841   data required time
---------------------------------------------------------------------------------------------
                                              4.561841   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.477669   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145883    0.352303    1.022901 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145883    0.000000    1.022901 ^ _259_/B (sg13g2_or2_1)
     1    0.003115    0.040633    0.149035    1.171935 ^ _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.040633    0.000000    1.171935 ^ _260_/B1 (sg13g2_o21ai_1)
     1    0.002653    0.119382    0.065128    1.237064 v _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.119382    0.000000    1.237064 v _261_/B1 (sg13g2_a21oi_1)
     1    0.002825    0.109188    0.121446    1.358510 ^ _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.109188    0.000000    1.358510 ^ _262_/B (sg13g2_nor2_1)
     1    0.002809    0.103665    0.071142    1.429652 v _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.103665    0.000000    1.429652 v _265_/B (sg13g2_nor3_1)
     1    0.002931    0.141829    0.167475    1.597127 ^ _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.141829    0.000000    1.597127 ^ _274_/A2 (sg13g2_a22oi_1)
     1    0.006000    0.180928    0.164218    1.761345 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.180928    0.000000    1.761345 v sine_out[1] (out)
                                              1.761345   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.761345   data arrival time
---------------------------------------------------------------------------------------------
                                              1.988655   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_297_/Q                                   8     29    -21 (VIOLATED)
_298_/Q                                   8     25    -17 (VIOLATED)
_299_/Q                                   8     25    -17 (VIOLATED)
_294_/Q                                   8     16     -8 (VIOLATED)
_295_/Q                                   8     15     -7 (VIOLATED)
_293_/Q                                   8     14     -6 (VIOLATED)
_301_/Q                                   8     13     -5 (VIOLATED)
_296_/Q                                   8     12     -4 (VIOLATED)
_125_/Y                                   8     10     -2 (VIOLATED)
rst                                       8      9        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 179 unannotated drivers.
 clk
 rst
 _125_/Y
 _126_/Y
 _127_/Y
 _128_/Y
 _129_/Y
 _130_/Y
 _131_/X
 _132_/Y
 _133_/Y
 _134_/Y
 _135_/Y
 _136_/Y
 _137_/Y
 _138_/Y
 _139_/Y
 _140_/Y
 _141_/X
 _142_/X
 _143_/Y
 _144_/Y
 _145_/Y
 _146_/Y
 _147_/Y
 _148_/Y
 _149_/Y
 _150_/X
 _151_/Y
 _152_/Y
 _153_/Y
 _154_/Y
 _155_/Y
 _156_/Y
 _157_/Y
 _158_/Y
 _159_/Y
 _160_/Y
 _161_/Y
 _162_/Y
 _163_/Y
 _164_/Y
 _165_/Y
 _166_/Y
 _167_/Y
 _168_/Y
 _169_/Y
 _170_/Y
 _171_/Y
 _172_/Y
 _173_/Y
 _174_/Y
 _175_/Y
 _176_/Y
 _177_/Y
 _178_/Y
 _179_/Y
 _180_/Y
 _181_/X
 _182_/Y
 _183_/X
 _184_/Y
 _185_/Y
 _186_/Y
 _187_/Y
 _188_/Y
 _189_/Y
 _190_/Y
 _191_/Y
 _192_/Y
 _193_/Y
 _194_/X
 _195_/X
 _196_/X
 _197_/Y
 _198_/Y
 _199_/Y
 _200_/X
 _201_/X
 _202_/X
 _203_/Y
 _204_/X
 _205_/Y
 _206_/Y
 _207_/Y
 _208_/X
 _209_/Y
 _210_/Y
 _211_/Y
 _212_/Y
 _213_/Y
 _214_/Y
 _215_/Y
 _216_/Y
 _217_/Y
 _218_/Y
 _219_/Y
 _220_/X
 _221_/Y
 _222_/Y
 _223_/X
 _224_/Y
 _225_/Y
 _226_/X
 _227_/Y
 _228_/Y
 _229_/Y
 _230_/Y
 _231_/Y
 _232_/Y
 _233_/Y
 _234_/Y
 _235_/Y
 _236_/Y
 _237_/Y
 _238_/Y
 _239_/X
 _240_/Y
 _241_/Y
 _242_/Y
 _243_/Y
 _244_/Y
 _245_/Y
 _246_/Y
 _247_/Y
 _248_/Y
 _249_/Y
 _250_/Y
 _251_/Y
 _252_/Y
 _253_/Y
 _254_/Y
 _255_/Y
 _256_/Y
 _257_/Y
 _258_/Y
 _259_/X
 _260_/Y
 _261_/Y
 _262_/Y
 _263_/Y
 _264_/Y
 _265_/Y
 _266_/X
 _267_/Y
 _268_/Y
 _269_/Y
 _270_/Y
 _271_/Y
 _272_/Y
 _273_/Y
 _274_/Y
 _275_/Y
 _276_/Y
 _277_/Y
 _278_/Y
 _279_/Y
 _280_/Y
 _281_/Y
 _282_/Y
 _283_/Y
 _284_/X
 _285_/Y
 _286_/Y
 _287_/Y
 _288_/Y
 _289_/Y
 _290_/Y
 _291_/Y
 _292_/Y
 _293_/Q
 _294_/Q
 _295_/Q
 _296_/Q
 _297_/Q
 _298_/Q
 _299_/Q
 _300_/Q
 _301_/Q
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_slow_1p08V_125C 0
max fanout violation count 10
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_slow_1p08V_125C 10
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_slow_1p08V_125C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           7.482032e-05 0.000000e+00 2.058249e-08 7.484090e-05  98.9%
Combinational        2.349918e-07 5.049682e-07 8.658188e-08 8.265419e-07   1.1%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                7.505531e-05 5.049682e-07 1.071644e-07 7.566744e-05 100.0%
                            99.2%         0.7%         0.1%
%OL_METRIC_F power__internal__total 7.505530811613426e-5
%OL_METRIC_F power__switching__total 5.049681703894748e-7
%OL_METRIC_F power__leakage__total 1.0716436804614204e-7
%OL_METRIC_F power__total 7.566744170617312e-5

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_slow_1p08V_125C -0.25
======================= nom_slow_1p08V_125C Corner ===================================

Clock clk
0.031837 source latency _293_/CLK ^
-0.031837 target latency _293_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_slow_1p08V_125C 0.25
======================= nom_slow_1p08V_125C Corner ===================================

Clock clk
0.031837 source latency _293_/CLK ^
-0.031837 target latency _293_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250000 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_slow_1p08V_125C 0.235917347890282
nom_slow_1p08V_125C: 0.235917347890282
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_slow_1p08V_125C 1.9886546305904866
nom_slow_1p08V_125C: 1.9886546305904866
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_slow_1p08V_125C 0
nom_slow_1p08V_125C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_slow_1p08V_125C 0.235917
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_slow_1p08V_125C 2.653744
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: no
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.031837         network latency _293_/CLK
        0.031837 network latency _293_/CLK
---------------
0.031837 0.031837 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.023651         network latency _293_/CLK
        0.023651 network latency _293_/CLK
---------------
0.023651 0.023651 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.35 fmax = 426.21
%OL_END_REPORT
Writing SDF files for all corners…
