

================================================================
== Vitis HLS Report for 'loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1'
================================================================
* Date:           Fri Aug  2 15:04:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparsefpgaimp
* Solution:       loop_uhat_sparse_imp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.787 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    85247|    85247|  0.852 ms|  0.852 ms|  85247|  85247|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_57_1  |    85245|    85245|        11|          5|          1|  17048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 5, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.78>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i1 0, i1 %inStream_V_last_V, i1 0, i1 0, void @empty_8"   --->   Operation 15 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %inStream_V_last_V, i8 %inStream_V_strb_V, i8 %inStream_V_keep_V, i64 %inStream_V_data_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln57 = store i15 0, i15 %i" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 17 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_3 = load i15 %i" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 19 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.94ns)   --->   "%icmp_ln57 = icmp_eq  i15 %i_3, i15 17048" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 20 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.94ns)   --->   "%add_ln57 = add i15 %i_3, i15 1" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 21 'add' 'add_ln57' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc.split, void %VITIS_LOOP_66_2.exitStub" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 22 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i15 %i_3" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 23 'zext' 'zext_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%empty = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i1 %inStream_V_last_V" [sparsefpgaimp/loop_uhat_sparse.cpp:58]   --->   Operation 24 'read' 'empty' <Predicate = (!icmp_ln57)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_in_data = extractvalue i81 %empty" [sparsefpgaimp/loop_uhat_sparse.cpp:58]   --->   Operation 25 'extractvalue' 'data_in_data' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i64 %data_in_data" [sparsefpgaimp/loop_uhat_sparse.cpp:59]   --->   Operation 26 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_data_rowStart_addr = getelementptr i32 %input_data_rowStart, i64 0, i64 %zext_ln57" [sparsefpgaimp/loop_uhat_sparse.cpp:59]   --->   Operation 27 'getelementptr' 'input_data_rowStart_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %trunc_ln59, i15 %input_data_rowStart_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:59]   --->   Operation 28 'store' 'store_ln59' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17048> <RAM>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln57 = store i15 %add_ln57, i15 %i" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 29 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 30 [1/1] (1.00ns)   --->   "%empty_71 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i1 %inStream_V_last_V" [sparsefpgaimp/loop_uhat_sparse.cpp:60]   --->   Operation 30 'read' 'empty_71' <Predicate = (!icmp_ln57)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_s = extractvalue i81 %empty_71" [sparsefpgaimp/loop_uhat_sparse.cpp:60]   --->   Operation 31 'extractvalue' 'p_s' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i64 %p_s" [sparsefpgaimp/loop_uhat_sparse.cpp:60]   --->   Operation 32 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%input_data_colIndex_addr = getelementptr i15 %input_data_colIndex, i64 0, i64 %zext_ln57" [sparsefpgaimp/loop_uhat_sparse.cpp:60]   --->   Operation 33 'getelementptr' 'input_data_colIndex_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (3.25ns)   --->   "%store_ln60 = store i15 %trunc_ln60, i15 %input_data_colIndex_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:60]   --->   Operation 34 'store' 'store_ln60' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 17048> <RAM>

State 3 <SV = 2> <Delay = 7.28>
ST_3 : Operation 35 [1/1] (1.00ns)   --->   "%empty_72 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i1 %inStream_V_last_V" [sparsefpgaimp/loop_uhat_sparse.cpp:61]   --->   Operation 35 'read' 'empty_72' <Predicate = (!icmp_ln57)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_1 = extractvalue i81 %empty_72" [sparsefpgaimp/loop_uhat_sparse.cpp:61]   --->   Operation 36 'extractvalue' 'p_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 37 [6/6] (6.28ns)   --->   "%conv9 = sitodp i64 %p_1" [sparsefpgaimp/loop_uhat_sparse.cpp:61]   --->   Operation 37 'sitodp' 'conv9' <Predicate = (!icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.28>
ST_4 : Operation 38 [5/6] (6.28ns)   --->   "%conv9 = sitodp i64 %p_1" [sparsefpgaimp/loop_uhat_sparse.cpp:61]   --->   Operation 38 'sitodp' 'conv9' <Predicate = (!icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (1.00ns)   --->   "%empty_73 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i1 %inStream_V_last_V" [sparsefpgaimp/loop_uhat_sparse.cpp:62]   --->   Operation 39 'read' 'empty_73' <Predicate = (!icmp_ln57)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%p_2 = extractvalue i81 %empty_73" [sparsefpgaimp/loop_uhat_sparse.cpp:62]   --->   Operation 40 'extractvalue' 'p_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 41 [6/6] (6.28ns)   --->   "%conv = sitodp i64 %p_2" [sparsefpgaimp/loop_uhat_sparse.cpp:62]   --->   Operation 41 'sitodp' 'conv' <Predicate = (!icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.28>
ST_5 : Operation 42 [4/6] (6.28ns)   --->   "%conv9 = sitodp i64 %p_1" [sparsefpgaimp/loop_uhat_sparse.cpp:61]   --->   Operation 42 'sitodp' 'conv9' <Predicate = (!icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 43 [5/6] (6.28ns)   --->   "%conv = sitodp i64 %p_2" [sparsefpgaimp/loop_uhat_sparse.cpp:62]   --->   Operation 43 'sitodp' 'conv' <Predicate = (!icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (1.00ns)   --->   "%empty_74 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i1 %inStream_V_last_V" [sparsefpgaimp/loop_uhat_sparse.cpp:63]   --->   Operation 44 'read' 'empty_74' <Predicate = (!icmp_ln57)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%p_3 = extractvalue i81 %empty_74" [sparsefpgaimp/loop_uhat_sparse.cpp:63]   --->   Operation 45 'extractvalue' 'p_3' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 46 [6/6] (6.28ns)   --->   "%conv1 = sitodp i64 %p_3" [sparsefpgaimp/loop_uhat_sparse.cpp:63]   --->   Operation 46 'sitodp' 'conv1' <Predicate = (!icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 47 [3/6] (6.28ns)   --->   "%conv9 = sitodp i64 %p_1" [sparsefpgaimp/loop_uhat_sparse.cpp:61]   --->   Operation 47 'sitodp' 'conv9' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 48 [4/6] (6.28ns)   --->   "%conv = sitodp i64 %p_2" [sparsefpgaimp/loop_uhat_sparse.cpp:62]   --->   Operation 48 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 49 [5/6] (6.28ns)   --->   "%conv1 = sitodp i64 %p_3" [sparsefpgaimp/loop_uhat_sparse.cpp:63]   --->   Operation 49 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 50 [2/6] (6.28ns)   --->   "%conv9 = sitodp i64 %p_1" [sparsefpgaimp/loop_uhat_sparse.cpp:61]   --->   Operation 50 'sitodp' 'conv9' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 51 [3/6] (6.28ns)   --->   "%conv = sitodp i64 %p_2" [sparsefpgaimp/loop_uhat_sparse.cpp:62]   --->   Operation 51 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 52 [4/6] (6.28ns)   --->   "%conv1 = sitodp i64 %p_3" [sparsefpgaimp/loop_uhat_sparse.cpp:63]   --->   Operation 52 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 53 [1/6] (6.28ns)   --->   "%conv9 = sitodp i64 %p_1" [sparsefpgaimp/loop_uhat_sparse.cpp:61]   --->   Operation 53 'sitodp' 'conv9' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 54 [2/6] (6.28ns)   --->   "%conv = sitodp i64 %p_2" [sparsefpgaimp/loop_uhat_sparse.cpp:62]   --->   Operation 54 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 55 [3/6] (6.28ns)   --->   "%conv1 = sitodp i64 %p_3" [sparsefpgaimp/loop_uhat_sparse.cpp:63]   --->   Operation 55 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%input_data_value_addr = getelementptr i64 %input_data_value, i64 0, i64 %zext_ln57" [sparsefpgaimp/loop_uhat_sparse.cpp:61]   --->   Operation 56 'getelementptr' 'input_data_value_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln61 = store i64 %conv9, i15 %input_data_value_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:61]   --->   Operation 57 'store' 'store_ln61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>
ST_9 : Operation 58 [1/6] (6.28ns)   --->   "%conv = sitodp i64 %p_2" [sparsefpgaimp/loop_uhat_sparse.cpp:62]   --->   Operation 58 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 59 [2/6] (6.28ns)   --->   "%conv1 = sitodp i64 %p_3" [sparsefpgaimp/loop_uhat_sparse.cpp:63]   --->   Operation 59 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%input_data_L_addr = getelementptr i64 %input_data_L, i64 0, i64 %zext_ln57" [sparsefpgaimp/loop_uhat_sparse.cpp:62]   --->   Operation 60 'getelementptr' 'input_data_L_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln62 = store i64 %conv, i15 %input_data_L_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:62]   --->   Operation 61 'store' 'store_ln62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>
ST_10 : Operation 62 [1/6] (6.28ns)   --->   "%conv1 = sitodp i64 %p_3" [sparsefpgaimp/loop_uhat_sparse.cpp:63]   --->   Operation 62 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 63 'specpipeline' 'specpipeline_ln57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln57 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17048, i64 17048, i64 17048" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 65 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%input_data_R_addr = getelementptr i64 %input_data_R, i64 0, i64 %zext_ln57" [sparsefpgaimp/loop_uhat_sparse.cpp:63]   --->   Operation 66 'getelementptr' 'input_data_R_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln63 = store i64 %conv1, i15 %input_data_R_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:63]   --->   Operation 67 'store' 'store_ln63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 68 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.787ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln57', sparsefpgaimp/loop_uhat_sparse.cpp:57) of constant 0 on local variable 'i', sparsefpgaimp/loop_uhat_sparse.cpp:57 [13]  (1.588 ns)
	'load' operation 15 bit ('i', sparsefpgaimp/loop_uhat_sparse.cpp:57) on local variable 'i', sparsefpgaimp/loop_uhat_sparse.cpp:57 [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln57', sparsefpgaimp/loop_uhat_sparse.cpp:57) [17]  (1.944 ns)
	axis read operation ('empty', sparsefpgaimp/loop_uhat_sparse.cpp:58) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:58) [25]  (1.000 ns)
	'store' operation 0 bit ('store_ln59', sparsefpgaimp/loop_uhat_sparse.cpp:59) of variable 'trunc_ln59', sparsefpgaimp/loop_uhat_sparse.cpp:59 on array 'input_data_rowStart' [29]  (3.254 ns)

 <State 2>: 4.254ns
The critical path consists of the following:
	axis read operation ('empty_71', sparsefpgaimp/loop_uhat_sparse.cpp:60) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:60) [30]  (1.000 ns)
	'store' operation 0 bit ('store_ln60', sparsefpgaimp/loop_uhat_sparse.cpp:60) of variable 'trunc_ln60', sparsefpgaimp/loop_uhat_sparse.cpp:60 on array 'input_data_colIndex' [34]  (3.254 ns)

 <State 3>: 7.282ns
The critical path consists of the following:
	axis read operation ('empty_72', sparsefpgaimp/loop_uhat_sparse.cpp:61) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:61) [35]  (1.000 ns)
	'sitodp' operation 64 bit ('conv9', sparsefpgaimp/loop_uhat_sparse.cpp:61) [37]  (6.282 ns)

 <State 4>: 7.282ns
The critical path consists of the following:
	axis read operation ('empty_73', sparsefpgaimp/loop_uhat_sparse.cpp:62) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:62) [40]  (1.000 ns)
	'sitodp' operation 64 bit ('conv', sparsefpgaimp/loop_uhat_sparse.cpp:62) [42]  (6.282 ns)

 <State 5>: 7.282ns
The critical path consists of the following:
	axis read operation ('empty_74', sparsefpgaimp/loop_uhat_sparse.cpp:63) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:63) [45]  (1.000 ns)
	'sitodp' operation 64 bit ('conv1', sparsefpgaimp/loop_uhat_sparse.cpp:63) [47]  (6.282 ns)

 <State 6>: 6.282ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv9', sparsefpgaimp/loop_uhat_sparse.cpp:61) [37]  (6.282 ns)

 <State 7>: 6.282ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv9', sparsefpgaimp/loop_uhat_sparse.cpp:61) [37]  (6.282 ns)

 <State 8>: 6.282ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv9', sparsefpgaimp/loop_uhat_sparse.cpp:61) [37]  (6.282 ns)

 <State 9>: 6.282ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv', sparsefpgaimp/loop_uhat_sparse.cpp:62) [42]  (6.282 ns)

 <State 10>: 6.282ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv1', sparsefpgaimp/loop_uhat_sparse.cpp:63) [47]  (6.282 ns)

 <State 11>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 15 bit ('input_data_R_addr', sparsefpgaimp/loop_uhat_sparse.cpp:63) [48]  (0.000 ns)
	'store' operation 0 bit ('store_ln63', sparsefpgaimp/loop_uhat_sparse.cpp:63) of variable 'conv1', sparsefpgaimp/loop_uhat_sparse.cpp:63 on array 'input_data_R' [49]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
