

================================================================
== Vitis HLS Report for 'lookup_and_insert'
================================================================
* Date:           Thu Nov 21 15:11:47 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        final_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.850 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |       20|       20|         1|          1|          1|    20|       yes|
        |- VITIS_LOOP_99_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        |- VITIS_LOOP_12_1  |       20|       20|         1|          1|          1|    20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1793|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    291|    -|
|Register         |        -|    -|     629|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     629|   2084|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln101_fu_602_p2     |         +|   0|  0|   39|          32|          32|
    |add_ln11_1_fu_818_p2    |         +|   0|  0|   22|          15|          15|
    |add_ln11_fu_474_p2      |         +|   0|  0|   22|          15|          15|
    |add_ln12_1_fu_713_p2    |         +|   0|  0|   12|           5|           1|
    |add_ln12_fu_369_p2      |         +|   0|  0|   12|           5|           1|
    |add_ln85_fu_903_p2      |         +|   0|  0|   39|          32|           1|
    |addr_fu_697_p2          |         +|   0|  0|   13|           6|           2|
    |hashed_10_fu_754_p2     |         +|   0|  0|   39|          32|          32|
    |hashed_3_fu_398_p2      |         +|   0|  0|   39|          32|          32|
    |hashed_4_fu_410_p2      |         +|   0|  0|   39|          32|          32|
    |hashed_6_fu_812_p2      |         +|   0|  0|   33|          26|          26|
    |hashed_9_fu_742_p2      |         +|   0|  0|   39|          32|          32|
    |hashed_fu_468_p2        |         +|   0|  0|   33|          26|          26|
    |lower_ptr_1_fu_671_p2   |         +|   0|  0|   39|          32|           1|
    |sub_ln101_1_fu_636_p2   |         -|   0|  0|   39|           1|          32|
    |sub_ln101_fu_616_p2     |         -|   0|  0|   39|           1|          32|
    |and_ln121_1_fu_578_p2   |       and|   0|  0|   64|          64|          64|
    |and_ln121_fu_572_p2     |       and|   0|  0|   64|          64|          64|
    |and_ln47_fu_520_p2      |       and|   0|  0|    2|           1|           1|
    |match_fu_584_p2         |       and|   0|  0|   64|          64|          64|
    |icmp_ln124_fu_703_p2    |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln12_1_fu_719_p2   |      icmp|   0|  0|    9|           5|           5|
    |icmp_ln12_fu_375_p2     |      icmp|   0|  0|    9|           5|           5|
    |icmp_ln47_fu_515_p2     |      icmp|   0|  0|   14|          20|          20|
    |icmp_ln79_fu_863_p2     |      icmp|   0|  0|   17|          26|           1|
    |icmp_ln93_fu_590_p2     |      icmp|   0|  0|   29|          64|           1|
    |icmp_ln99_fu_596_p2     |      icmp|   0|  0|   20|          32|          32|
    |lshr_ln13_1_fu_729_p2   |      lshr|   0|  0|  179|          64|          64|
    |lshr_ln13_fu_385_p2     |      lshr|   0|  0|  179|          64|          64|
    |assoc_mem_quarter_0_d0  |        or|   0|  0|   64|          64|          64|
    |assoc_mem_quarter_1_d0  |        or|   0|  0|   64|          64|          64|
    |assoc_mem_quarter_2_d0  |        or|   0|  0|   64|          64|          64|
    |assoc_mem_quarter_3_d0  |        or|   0|  0|   64|          64|          64|
    |lower_ptr_2_fu_685_p3   |    select|   0|  0|   32|           1|          32|
    |ptr_fu_656_p3           |    select|   0|  0|   32|           1|          32|
    |upper_ptr_1_fu_677_p3   |    select|   0|  0|   32|           1|          32|
    |shl_ln80_fu_873_p2      |       shl|   0|  0|  179|           1|          64|
    |hashed_11_fu_774_p2     |       xor|   0|  0|   32|          32|          32|
    |hashed_12_fu_490_p2     |       xor|   0|  0|   15|          15|          15|
    |hashed_13_fu_834_p2     |       xor|   0|  0|   15|          15|          15|
    |hashed_5_fu_430_p2      |       xor|   0|  0|   32|          32|          32|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 1793|        1183|        1208|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  65|         13|    1|         13|
    |ap_phi_mux_hit_write_assign_phi_fu_321_p10     |   9|          2|    1|          2|
    |ap_phi_mux_phi_ln158_phi_fu_341_p10            |  14|          3|   32|         96|
    |ap_phi_mux_result_write_assign_phi_fu_302_p10  |   9|          2|   12|         24|
    |ap_return_0                                    |   9|          2|   12|         24|
    |ap_return_1                                    |   9|          2|    1|          2|
    |ap_return_2                                    |   9|          2|   32|         64|
    |assoc_mem_quarter_0_address0                   |  14|          3|    5|         15|
    |assoc_mem_quarter_1_address0                   |  14|          3|    5|         15|
    |assoc_mem_quarter_2_address0                   |  14|          3|    5|         15|
    |assoc_mem_quarter_3_address0                   |  14|          3|    5|         15|
    |assoc_mem_value_address0                       |  14|          3|    6|         18|
    |hash_table_address0                            |  20|          4|   15|         60|
    |hashed_2_reg_241                               |   9|          2|   32|         64|
    |hashed_8_reg_287                               |   9|          2|   32|         64|
    |i_1_reg_276                                    |   9|          2|    5|         10|
    |i_reg_230                                      |   9|          2|    5|         10|
    |lower_ptr_reg_265                              |   9|          2|   32|         64|
    |phi_ln158_reg_338                              |   9|          2|   32|         64|
    |result_write_assign_reg_299                    |  14|          3|   12|         36|
    |upper_ptr_reg_253                              |   9|          2|   32|         64|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 291|         62|  314|        739|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |addr_reg_1057                      |   6|   0|    6|          0|
    |and_ln47_reg_991                   |   1|   0|    1|          0|
    |ap_CS_fsm                          |  12|   0|   12|          0|
    |ap_return_0_preg                   |  12|   0|   32|         20|
    |ap_return_1_preg                   |   1|   0|    1|          0|
    |ap_return_2_preg                   |  32|   0|   32|          0|
    |assoc_mem_quarter_0_addr_reg_995   |   5|   0|    5|          0|
    |assoc_mem_quarter_1_addr_reg_1000  |   5|   0|    5|          0|
    |assoc_mem_quarter_2_addr_reg_1005  |   5|   0|    5|          0|
    |assoc_mem_quarter_3_addr_reg_1010  |   5|   0|    5|          0|
    |hash_table_addr_1_reg_1089         |  15|   0|   15|          0|
    |hashed_2_reg_241                   |  32|   0|   32|          0|
    |hashed_8_reg_287                   |  32|   0|   32|          0|
    |hit_write_assign_reg_317           |   1|   0|    1|          0|
    |i_1_reg_276                        |   5|   0|    5|          0|
    |i_reg_230                          |   5|   0|    5|          0|
    |icmp_ln124_reg_1062                |   1|   0|    1|          0|
    |icmp_ln93_reg_1040                 |   1|   0|    1|          0|
    |key_quarter_0_reg_957              |   5|   0|    5|          0|
    |lower_ptr_reg_265                  |  32|   0|   32|          0|
    |match_quarter_0_reg_1015           |  64|   0|   64|          0|
    |match_quarter_1_reg_1020           |  64|   0|   64|          0|
    |match_quarter_2_reg_1025           |  64|   0|   64|          0|
    |match_quarter_3_reg_1030           |  64|   0|   64|          0|
    |match_reg_1035                     |  64|   0|   64|          0|
    |phi_ln158_reg_338                  |  32|   0|   32|          0|
    |result_write_assign_reg_299        |  12|   0|   12|          0|
    |upper_ptr_reg_253                  |  32|   0|   32|          0|
    |zext_ln10_reg_962                  |  20|   0|   64|         44|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 629|   0|  693|         64|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|    lookup_and_insert|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|    lookup_and_insert|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|    lookup_and_insert|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|    lookup_and_insert|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|    lookup_and_insert|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|    lookup_and_insert|  return value|
|ap_return_0                   |  out|   32|  ap_ctrl_hs|    lookup_and_insert|  return value|
|ap_return_1                   |  out|    1|  ap_ctrl_hs|    lookup_and_insert|  return value|
|ap_return_2                   |  out|   32|  ap_ctrl_hs|    lookup_and_insert|  return value|
|hash_table_address0           |  out|   15|   ap_memory|           hash_table|         array|
|hash_table_ce0                |  out|    1|   ap_memory|           hash_table|         array|
|hash_table_we0                |  out|    1|   ap_memory|           hash_table|         array|
|hash_table_d0                 |  out|   33|   ap_memory|           hash_table|         array|
|hash_table_q0                 |   in|   33|   ap_memory|           hash_table|         array|
|assoc_mem_quarter_0_address0  |  out|    5|   ap_memory|  assoc_mem_quarter_0|         array|
|assoc_mem_quarter_0_ce0       |  out|    1|   ap_memory|  assoc_mem_quarter_0|         array|
|assoc_mem_quarter_0_we0       |  out|    1|   ap_memory|  assoc_mem_quarter_0|         array|
|assoc_mem_quarter_0_d0        |  out|   64|   ap_memory|  assoc_mem_quarter_0|         array|
|assoc_mem_quarter_0_q0        |   in|   64|   ap_memory|  assoc_mem_quarter_0|         array|
|assoc_mem_quarter_1_address0  |  out|    5|   ap_memory|  assoc_mem_quarter_1|         array|
|assoc_mem_quarter_1_ce0       |  out|    1|   ap_memory|  assoc_mem_quarter_1|         array|
|assoc_mem_quarter_1_we0       |  out|    1|   ap_memory|  assoc_mem_quarter_1|         array|
|assoc_mem_quarter_1_d0        |  out|   64|   ap_memory|  assoc_mem_quarter_1|         array|
|assoc_mem_quarter_1_q0        |   in|   64|   ap_memory|  assoc_mem_quarter_1|         array|
|assoc_mem_quarter_2_address0  |  out|    5|   ap_memory|  assoc_mem_quarter_2|         array|
|assoc_mem_quarter_2_ce0       |  out|    1|   ap_memory|  assoc_mem_quarter_2|         array|
|assoc_mem_quarter_2_we0       |  out|    1|   ap_memory|  assoc_mem_quarter_2|         array|
|assoc_mem_quarter_2_d0        |  out|   64|   ap_memory|  assoc_mem_quarter_2|         array|
|assoc_mem_quarter_2_q0        |   in|   64|   ap_memory|  assoc_mem_quarter_2|         array|
|assoc_mem_quarter_3_address0  |  out|    5|   ap_memory|  assoc_mem_quarter_3|         array|
|assoc_mem_quarter_3_ce0       |  out|    1|   ap_memory|  assoc_mem_quarter_3|         array|
|assoc_mem_quarter_3_we0       |  out|    1|   ap_memory|  assoc_mem_quarter_3|         array|
|assoc_mem_quarter_3_d0        |  out|   64|   ap_memory|  assoc_mem_quarter_3|         array|
|assoc_mem_quarter_3_q0        |   in|   64|   ap_memory|  assoc_mem_quarter_3|         array|
|assoc_mem_value_address0      |  out|    6|   ap_memory|      assoc_mem_value|         array|
|assoc_mem_value_ce0           |  out|    1|   ap_memory|      assoc_mem_value|         array|
|assoc_mem_value_we0           |  out|    1|   ap_memory|      assoc_mem_value|         array|
|assoc_mem_value_d0            |  out|   12|   ap_memory|      assoc_mem_value|         array|
|assoc_mem_value_q0            |   in|   12|   ap_memory|      assoc_mem_value|         array|
|assoc_mem_fill_read           |   in|   32|     ap_none|  assoc_mem_fill_read|        scalar|
|key                           |   in|   20|     ap_none|                  key|        scalar|
|nextCode                      |   in|   12|     ap_none|             nextCode|        scalar|
+------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 6 }
  Pipeline-2 : II = 1, D = 1, States = { 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 12 
5 --> 7 6 
6 --> 7 6 
7 --> 8 10 
8 --> 9 
9 --> 12 
10 --> 11 10 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%nextCode_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %nextCode" [Server/p3/lzw.cpp:145]   --->   Operation 13 'read' 'nextCode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%key_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %key" [Server/p3/lzw.cpp:145]   --->   Operation 14 'read' 'key_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%assoc_mem_fill_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %assoc_mem_fill_read" [Server/p3/lzw.cpp:145]   --->   Operation 15 'read' 'assoc_mem_fill_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%key_quarter_0 = trunc i20 %key_read" [Server/p3/lzw.cpp:145]   --->   Operation 16 'trunc' 'key_quarter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i20 %key_read" [Server/p3/lzw.cpp:10]   --->   Operation 17 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%br_ln12 = br void" [Server/p3/lzw.cpp:12]   --->   Operation 18 'br' 'br_ln12' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.80>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i = phi i5 %add_ln12, void %.split2, i5 0, void" [Server/p3/lzw.cpp:12]   --->   Operation 19 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%hashed_2 = phi i32 %hashed_5, void %.split2, i32 0, void"   --->   Operation 20 'phi' 'hashed_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.87ns)   --->   "%add_ln12 = add i5 %i, i5 1" [Server/p3/lzw.cpp:12]   --->   Operation 21 'add' 'add_ln12' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.87ns)   --->   "%icmp_ln12 = icmp_eq  i5 %i, i5 20" [Server/p3/lzw.cpp:12]   --->   Operation 23 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %.split2, void %_Z7my_hashm.exit.i" [Server/p3/lzw.cpp:12]   --->   Operation 25 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node hashed_3)   --->   "%i_cast = zext i5 %i" [Server/p3/lzw.cpp:12]   --->   Operation 26 'zext' 'i_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [Server/p3/lzw.cpp:12]   --->   Operation 27 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node hashed_3)   --->   "%lshr_ln13 = lshr i64 %zext_ln10, i64 %i_cast" [Server/p3/lzw.cpp:13]   --->   Operation 28 'lshr' 'lshr_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node hashed_3)   --->   "%trunc_ln13 = trunc i64 %lshr_ln13" [Server/p3/lzw.cpp:13]   --->   Operation 29 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node hashed_3)   --->   "%zext_ln13 = zext i1 %trunc_ln13" [Server/p3/lzw.cpp:13]   --->   Operation 30 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_3 = add i32 %hashed_2, i32 %zext_ln13" [Server/p3/lzw.cpp:13]   --->   Operation 31 'add' 'hashed_3' <Predicate = (!icmp_ln12)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node hashed_4)   --->   "%shl_ln14 = shl i32 %hashed_3, i32 10" [Server/p3/lzw.cpp:14]   --->   Operation 32 'shl' 'shl_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_4 = add i32 %shl_ln14, i32 %hashed_3" [Server/p3/lzw.cpp:14]   --->   Operation 33 'add' 'hashed_4' <Predicate = (!icmp_ln12)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_4, i32 6, i32 31" [Server/p3/lzw.cpp:15]   --->   Operation 34 'partselect' 'lshr_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i26 %lshr_ln" [Server/p3/lzw.cpp:15]   --->   Operation 35 'zext' 'zext_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.40ns)   --->   "%hashed_5 = xor i32 %zext_ln15, i32 %hashed_4" [Server/p3/lzw.cpp:15]   --->   Operation 36 'xor' 'hashed_5' <Predicate = (!icmp_ln12)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.90>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_53 = trunc i32 %hashed_2" [Server/p3/lzw.cpp:15]   --->   Operation 38 'trunc' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i32 %hashed_2" [Server/p3/lzw.cpp:17]   --->   Operation 39 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i23.i3, i23 %trunc_ln17, i3 0" [Server/p3/lzw.cpp:17]   --->   Operation 40 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln17_2 = trunc i32 %hashed_2" [Server/p3/lzw.cpp:17]   --->   Operation 41 'trunc' 'trunc_ln17_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln17_4 = trunc i32 %hashed_2" [Server/p3/lzw.cpp:17]   --->   Operation 42 'trunc' 'trunc_ln17_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln17_4, i3 0" [Server/p3/lzw.cpp:17]   --->   Operation 43 'bitconcatenate' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.13ns)   --->   "%hashed = add i26 %shl_ln, i26 %empty_53" [Server/p3/lzw.cpp:17]   --->   Operation 44 'add' 'hashed' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.00ns)   --->   "%add_ln11 = add i15 %trunc_ln17_1, i15 %trunc_ln17_2" [Server/p3/lzw.cpp:11]   --->   Operation 45 'add' 'add_ln11' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %hashed, i32 11, i32 25" [Server/p3/lzw.cpp:18]   --->   Operation 46 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.42ns)   --->   "%hashed_12 = xor i15 %trunc_ln3, i15 %add_ln11" [Server/p3/lzw.cpp:18]   --->   Operation 47 'xor' 'hashed_12' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i15 %hashed_12" [Server/p3/lzw.cpp:42]   --->   Operation 48 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%hash_table_addr = getelementptr i33 %hash_table, i64 0, i64 %zext_ln42" [Server/p3/lzw.cpp:42]   --->   Operation 49 'getelementptr' 'hash_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (1.35ns)   --->   "%lookup = load i15 %hash_table_addr" [Server/p3/lzw.cpp:42]   --->   Operation 50 'load' 'lookup' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>

State 4 <SV = 3> <Delay = 3.15>
ST_4 : Operation 51 [1/2] (1.35ns)   --->   "%lookup = load i15 %hash_table_addr" [Server/p3/lzw.cpp:42]   --->   Operation 51 'load' 'lookup' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%stored_key = trunc i33 %lookup" [Server/p3/lzw.cpp:43]   --->   Operation 52 'trunc' 'stored_key' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%value = partselect i12 @_ssdm_op_PartSelect.i12.i33.i32.i32, i33 %lookup, i32 20, i32 31" [Server/p3/lzw.cpp:44]   --->   Operation 53 'partselect' 'value' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%valid = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %lookup, i32 32" [Server/p3/lzw.cpp:45]   --->   Operation 54 'bitselect' 'valid' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.92ns)   --->   "%icmp_ln47 = icmp_eq  i20 %stored_key, i20 %key_read" [Server/p3/lzw.cpp:47]   --->   Operation 55 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.33ns)   --->   "%and_ln47 = and i1 %valid, i1 %icmp_ln47" [Server/p3/lzw.cpp:47]   --->   Operation 56 'and' 'and_ln47' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.54ns)   --->   "%br_ln47 = br i1 %and_ln47, void %_Z11hash_lookupPmjPbPj.exit, void %_Z12assoc_insertP11assoc_mem_tjjPb.exit" [Server/p3/lzw.cpp:47]   --->   Operation 57 'br' 'br_ln47' <Predicate = true> <Delay = 0.54>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%key_quarter_1 = partselect i5 @_ssdm_op_PartSelect.i5.i20.i32.i32, i20 %key_read, i32 5, i32 9" [Server/p3/lzw.cpp:112]   --->   Operation 58 'partselect' 'key_quarter_1' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%key_quarter_2 = partselect i5 @_ssdm_op_PartSelect.i5.i20.i32.i32, i20 %key_read, i32 10, i32 14" [Server/p3/lzw.cpp:113]   --->   Operation 59 'partselect' 'key_quarter_2' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%key_quarter_3 = partselect i5 @_ssdm_op_PartSelect.i5.i20.i32.i32, i20 %key_read, i32 15, i32 19" [Server/p3/lzw.cpp:114]   --->   Operation 60 'partselect' 'key_quarter_3' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i5 %key_quarter_0" [Server/p3/lzw.cpp:116]   --->   Operation 61 'zext' 'zext_ln116' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%assoc_mem_quarter_0_addr = getelementptr i64 %assoc_mem_quarter_0, i64 0, i64 %zext_ln116" [Server/p3/lzw.cpp:116]   --->   Operation 62 'getelementptr' 'assoc_mem_quarter_0_addr' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (1.35ns)   --->   "%match_quarter_0 = load i5 %assoc_mem_quarter_0_addr" [Server/p3/lzw.cpp:116]   --->   Operation 63 'load' 'match_quarter_0' <Predicate = (!and_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i5 %key_quarter_1" [Server/p3/lzw.cpp:117]   --->   Operation 64 'zext' 'zext_ln117' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%assoc_mem_quarter_1_addr = getelementptr i64 %assoc_mem_quarter_1, i64 0, i64 %zext_ln117" [Server/p3/lzw.cpp:117]   --->   Operation 65 'getelementptr' 'assoc_mem_quarter_1_addr' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (1.35ns)   --->   "%match_quarter_1 = load i5 %assoc_mem_quarter_1_addr" [Server/p3/lzw.cpp:117]   --->   Operation 66 'load' 'match_quarter_1' <Predicate = (!and_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i5 %key_quarter_2" [Server/p3/lzw.cpp:118]   --->   Operation 67 'zext' 'zext_ln118' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%assoc_mem_quarter_2_addr = getelementptr i64 %assoc_mem_quarter_2, i64 0, i64 %zext_ln118" [Server/p3/lzw.cpp:118]   --->   Operation 68 'getelementptr' 'assoc_mem_quarter_2_addr' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (1.35ns)   --->   "%match_quarter_2 = load i5 %assoc_mem_quarter_2_addr" [Server/p3/lzw.cpp:118]   --->   Operation 69 'load' 'match_quarter_2' <Predicate = (!and_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i5 %key_quarter_3" [Server/p3/lzw.cpp:119]   --->   Operation 70 'zext' 'zext_ln119' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%assoc_mem_quarter_3_addr = getelementptr i64 %assoc_mem_quarter_3, i64 0, i64 %zext_ln119" [Server/p3/lzw.cpp:119]   --->   Operation 71 'getelementptr' 'assoc_mem_quarter_3_addr' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (1.35ns)   --->   "%match_quarter_3 = load i5 %assoc_mem_quarter_3_addr" [Server/p3/lzw.cpp:119]   --->   Operation 72 'load' 'match_quarter_3' <Predicate = (!and_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 3.27>
ST_5 : Operation 73 [1/2] (1.35ns)   --->   "%match_quarter_0 = load i5 %assoc_mem_quarter_0_addr" [Server/p3/lzw.cpp:116]   --->   Operation 73 'load' 'match_quarter_0' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 74 [1/2] (1.35ns)   --->   "%match_quarter_1 = load i5 %assoc_mem_quarter_1_addr" [Server/p3/lzw.cpp:117]   --->   Operation 74 'load' 'match_quarter_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 75 [1/2] (1.35ns)   --->   "%match_quarter_2 = load i5 %assoc_mem_quarter_2_addr" [Server/p3/lzw.cpp:118]   --->   Operation 75 'load' 'match_quarter_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 76 [1/2] (1.35ns)   --->   "%match_quarter_3 = load i5 %assoc_mem_quarter_3_addr" [Server/p3/lzw.cpp:119]   --->   Operation 76 'load' 'match_quarter_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node match)   --->   "%and_ln121 = and i64 %match_quarter_0, i64 %match_quarter_2" [Server/p3/lzw.cpp:121]   --->   Operation 77 'and' 'and_ln121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node match)   --->   "%and_ln121_1 = and i64 %match_quarter_1, i64 %match_quarter_3" [Server/p3/lzw.cpp:121]   --->   Operation 78 'and' 'and_ln121_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.44ns) (out node of the LUT)   --->   "%match = and i64 %and_ln121_1, i64 %and_ln121" [Server/p3/lzw.cpp:121]   --->   Operation 79 'and' 'match' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (1.48ns)   --->   "%icmp_ln93 = icmp_eq  i64 %match, i64 0" [Server/p3/lzw.cpp:93]   --->   Operation 80 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %.preheader.preheader, void %.critedge50" [Server/p3/lzw.cpp:93]   --->   Operation 81 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.48ns)   --->   "%br_ln99 = br void %.preheader" [Server/p3/lzw.cpp:99]   --->   Operation 82 'br' 'br_ln99' <Predicate = (!icmp_ln93)> <Delay = 0.48>

State 6 <SV = 5> <Delay = 5.85>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%upper_ptr = phi i32 %upper_ptr_1, void, i32 64, void %.preheader.preheader"   --->   Operation 83 'phi' 'upper_ptr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%lower_ptr = phi i32 %lower_ptr_2, void, i32 0, void %.preheader.preheader"   --->   Operation 84 'phi' 'lower_ptr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.11ns)   --->   "%icmp_ln99 = icmp_sgt  i32 %upper_ptr, i32 %lower_ptr" [Server/p3/lzw.cpp:99]   --->   Operation 85 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %_Z14one_hot_decodem.exit.i, void" [Server/p3/lzw.cpp:99]   --->   Operation 86 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_19" [Server/p3/lzw.cpp:101]   --->   Operation 87 'specpipeline' 'specpipeline_ln101' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [Server/p3/lzw.cpp:101]   --->   Operation 88 'specloopname' 'specloopname_ln101' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.20ns)   --->   "%add_ln101 = add i32 %lower_ptr, i32 %upper_ptr" [Server/p3/lzw.cpp:101]   --->   Operation 89 'add' 'add_ln101' <Predicate = (icmp_ln99)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln101, i32 31" [Server/p3/lzw.cpp:101]   --->   Operation 90 'bitselect' 'tmp' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.20ns)   --->   "%sub_ln101 = sub i32 0, i32 %add_ln101" [Server/p3/lzw.cpp:101]   --->   Operation 91 'sub' 'sub_ln101' <Predicate = (icmp_ln99)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%lshr_ln101_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln101, i32 1, i32 31" [Server/p3/lzw.cpp:101]   --->   Operation 92 'partselect' 'lshr_ln101_1' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i31 %lshr_ln101_1" [Server/p3/lzw.cpp:101]   --->   Operation 93 'zext' 'zext_ln101' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.19ns)   --->   "%sub_ln101_1 = sub i32 0, i32 %zext_ln101" [Server/p3/lzw.cpp:101]   --->   Operation 94 'sub' 'sub_ln101_1' <Predicate = (icmp_ln99)> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%lshr_ln101_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln101, i32 1, i32 31" [Server/p3/lzw.cpp:101]   --->   Operation 95 'partselect' 'lshr_ln101_2' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i31 %lshr_ln101_2" [Server/p3/lzw.cpp:101]   --->   Operation 96 'zext' 'zext_ln101_1' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.52ns)   --->   "%ptr = select i1 %tmp, i32 %sub_ln101_1, i32 %zext_ln101_1" [Server/p3/lzw.cpp:101]   --->   Operation 97 'select' 'ptr' <Predicate = (icmp_ln99)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tobool_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %match, i32 %ptr" [Server/p3/lzw.cpp:102]   --->   Operation 98 'bitselect' 'tobool_i_i' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.20ns)   --->   "%lower_ptr_1 = add i32 %ptr, i32 1" [Server/p3/lzw.cpp:102]   --->   Operation 99 'add' 'lower_ptr_1' <Predicate = (icmp_ln99)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.52ns)   --->   "%upper_ptr_1 = select i1 %tobool_i_i, i32 %upper_ptr, i32 %ptr" [Server/p3/lzw.cpp:102]   --->   Operation 100 'select' 'upper_ptr_1' <Predicate = (icmp_ln99)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.52ns)   --->   "%lower_ptr_2 = select i1 %tobool_i_i, i32 %lower_ptr_1, i32 %lower_ptr" [Server/p3/lzw.cpp:102]   --->   Operation 101 'select' 'lower_ptr_2' <Predicate = (icmp_ln99)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln99 = br void %.preheader" [Server/p3/lzw.cpp:99]   --->   Operation 102 'br' 'br_ln99' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.11>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i32 %upper_ptr" [Server/p3/lzw.cpp:96]   --->   Operation 103 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.88ns)   --->   "%addr = add i6 %trunc_ln96, i6 63" [Server/p3/lzw.cpp:105]   --->   Operation 104 'add' 'addr' <Predicate = (!icmp_ln93)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (1.11ns)   --->   "%icmp_ln124 = icmp_eq  i32 %upper_ptr, i32 0" [Server/p3/lzw.cpp:124]   --->   Operation 105 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln93)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %_Z12assoc_lookupP11assoc_mem_tjPjPb.exit, void %.critedge50" [Server/p3/lzw.cpp:124]   --->   Operation 106 'br' 'br_ln124' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.48ns)   --->   "%br_ln12 = br void" [Server/p3/lzw.cpp:12]   --->   Operation 107 'br' 'br_ln12' <Predicate = (icmp_ln124) | (icmp_ln93)> <Delay = 0.48>

State 8 <SV = 7> <Delay = 0.79>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i6 %addr" [Server/p3/lzw.cpp:128]   --->   Operation 108 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%assoc_mem_value_addr = getelementptr i12 %assoc_mem_value, i64 0, i64 %zext_ln128" [Server/p3/lzw.cpp:128]   --->   Operation 109 'getelementptr' 'assoc_mem_value_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [2/2] (0.79ns)   --->   "%assoc_mem_value_load = load i6 %assoc_mem_value_addr" [Server/p3/lzw.cpp:128]   --->   Operation 110 'load' 'assoc_mem_value_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 0.79>
ST_9 : Operation 111 [1/2] (0.79ns)   --->   "%assoc_mem_value_load = load i6 %assoc_mem_value_addr" [Server/p3/lzw.cpp:128]   --->   Operation 111 'load' 'assoc_mem_value_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_9 : Operation 112 [1/1] (0.54ns)   --->   "%br_ln151 = br void %_Z12assoc_insertP11assoc_mem_tjjPb.exit" [Server/p3/lzw.cpp:151]   --->   Operation 112 'br' 'br_ln151' <Predicate = true> <Delay = 0.54>

State 10 <SV = 7> <Delay = 2.80>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%i_1 = phi i5 %add_ln12_1, void %.split, i5 0, void %.critedge50" [Server/p3/lzw.cpp:12]   --->   Operation 113 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%hashed_8 = phi i32 %hashed_11, void %.split, i32 0, void %.critedge50"   --->   Operation 114 'phi' 'hashed_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.87ns)   --->   "%add_ln12_1 = add i5 %i_1, i5 1" [Server/p3/lzw.cpp:12]   --->   Operation 115 'add' 'add_ln12_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 116 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.87ns)   --->   "%icmp_ln12_1 = icmp_eq  i5 %i_1, i5 20" [Server/p3/lzw.cpp:12]   --->   Operation 117 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 118 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12_1, void %.split, void %_Z7my_hashm.exit.i39" [Server/p3/lzw.cpp:12]   --->   Operation 119 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node hashed_9)   --->   "%i_1_cast = zext i5 %i_1" [Server/p3/lzw.cpp:12]   --->   Operation 120 'zext' 'i_1_cast' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [Server/p3/lzw.cpp:12]   --->   Operation 121 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node hashed_9)   --->   "%lshr_ln13_1 = lshr i64 %zext_ln10, i64 %i_1_cast" [Server/p3/lzw.cpp:13]   --->   Operation 122 'lshr' 'lshr_ln13_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node hashed_9)   --->   "%trunc_ln13_1 = trunc i64 %lshr_ln13_1" [Server/p3/lzw.cpp:13]   --->   Operation 123 'trunc' 'trunc_ln13_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node hashed_9)   --->   "%zext_ln13_1 = zext i1 %trunc_ln13_1" [Server/p3/lzw.cpp:13]   --->   Operation 124 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_9 = add i32 %hashed_8, i32 %zext_ln13_1" [Server/p3/lzw.cpp:13]   --->   Operation 125 'add' 'hashed_9' <Predicate = (!icmp_ln12_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node hashed_10)   --->   "%shl_ln14_1 = shl i32 %hashed_9, i32 10" [Server/p3/lzw.cpp:14]   --->   Operation 126 'shl' 'shl_ln14_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_10 = add i32 %shl_ln14_1, i32 %hashed_9" [Server/p3/lzw.cpp:14]   --->   Operation 127 'add' 'hashed_10' <Predicate = (!icmp_ln12_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%lshr_ln15_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_10, i32 6, i32 31" [Server/p3/lzw.cpp:15]   --->   Operation 128 'partselect' 'lshr_ln15_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i26 %lshr_ln15_1" [Server/p3/lzw.cpp:15]   --->   Operation 129 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.40ns)   --->   "%hashed_11 = xor i32 %zext_ln15_1, i32 %hashed_10" [Server/p3/lzw.cpp:15]   --->   Operation 130 'xor' 'hashed_11' <Predicate = (!icmp_ln12_1)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 131 'br' 'br_ln0' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 2.90>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%empty_55 = trunc i32 %hashed_8" [Server/p3/lzw.cpp:15]   --->   Operation 132 'trunc' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln17_5 = trunc i32 %hashed_8" [Server/p3/lzw.cpp:17]   --->   Operation 133 'trunc' 'trunc_ln17_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln17_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i23.i3, i23 %trunc_ln17_5, i3 0" [Server/p3/lzw.cpp:17]   --->   Operation 134 'bitconcatenate' 'shl_ln17_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln17_6 = trunc i32 %hashed_8" [Server/p3/lzw.cpp:17]   --->   Operation 135 'trunc' 'trunc_ln17_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln17_7 = trunc i32 %hashed_8" [Server/p3/lzw.cpp:17]   --->   Operation 136 'trunc' 'trunc_ln17_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln17_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln17_7, i3 0" [Server/p3/lzw.cpp:17]   --->   Operation 137 'bitconcatenate' 'trunc_ln17_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (1.13ns)   --->   "%hashed_6 = add i26 %shl_ln17_1, i26 %empty_55" [Server/p3/lzw.cpp:17]   --->   Operation 138 'add' 'hashed_6' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (1.00ns)   --->   "%add_ln11_1 = add i15 %trunc_ln17_3, i15 %trunc_ln17_6" [Server/p3/lzw.cpp:11]   --->   Operation 139 'add' 'add_ln11_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %hashed_6, i32 11, i32 25" [Server/p3/lzw.cpp:18]   --->   Operation 140 'partselect' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.42ns)   --->   "%hashed_13 = xor i15 %trunc_ln18_1, i15 %add_ln11_1" [Server/p3/lzw.cpp:18]   --->   Operation 141 'xor' 'hashed_13' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i15 %hashed_13" [Server/p3/lzw.cpp:28]   --->   Operation 142 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%hash_table_addr_1 = getelementptr i33 %hash_table, i64 0, i64 %zext_ln28" [Server/p3/lzw.cpp:28]   --->   Operation 143 'getelementptr' 'hash_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [2/2] (1.35ns)   --->   "%lookup_1 = load i15 %hash_table_addr_1" [Server/p3/lzw.cpp:28]   --->   Operation 144 'load' 'lookup_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>

State 12 <SV = 9> <Delay = 3.24>
ST_12 : Operation 145 [1/2] (1.35ns)   --->   "%lookup_1 = load i15 %hash_table_addr_1" [Server/p3/lzw.cpp:28]   --->   Operation 145 'load' 'lookup_1' <Predicate = (!and_ln47 & icmp_ln124) | (!and_ln47 & icmp_ln93)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%valid_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %lookup_1, i32 32" [Server/p3/lzw.cpp:29]   --->   Operation 146 'bitselect' 'valid_1' <Predicate = (!and_ln47 & icmp_ln124) | (!and_ln47 & icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %valid_1, void %.critedge51, void %_Z11hash_insertPmjjPb.exit" [Server/p3/lzw.cpp:31]   --->   Operation 147 'br' 'br_ln31' <Predicate = (!and_ln47 & icmp_ln124) | (!and_ln47 & icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i12.i20, i1 1, i12 %nextCode_read, i20 %key_read" [Server/p3/lzw.cpp:34]   --->   Operation 148 'bitconcatenate' 'or_ln' <Predicate = (!and_ln47 & icmp_ln124 & !valid_1) | (!and_ln47 & icmp_ln93 & !valid_1)> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (1.35ns)   --->   "%store_ln34 = store i33 %or_ln, i15 %hash_table_addr_1" [Server/p3/lzw.cpp:34]   --->   Operation 149 'store' 'store_ln34' <Predicate = (!and_ln47 & icmp_ln124 & !valid_1) | (!and_ln47 & icmp_ln93 & !valid_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_12 : Operation 150 [1/1] (0.54ns)   --->   "%br_ln0 = br void %_Z12assoc_insertP11assoc_mem_tjjPb.exit"   --->   Operation 150 'br' 'br_ln0' <Predicate = (!and_ln47 & icmp_ln124 & !valid_1) | (!and_ln47 & icmp_ln93 & !valid_1)> <Delay = 0.54>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %assoc_mem_fill_read_1, i32 6, i32 31" [Server/p3/lzw.cpp:79]   --->   Operation 151 'partselect' 'tmp_4' <Predicate = (!and_ln47 & icmp_ln124 & valid_1) | (!and_ln47 & icmp_ln93 & valid_1)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (1.01ns)   --->   "%icmp_ln79 = icmp_eq  i26 %tmp_4, i26 0" [Server/p3/lzw.cpp:79]   --->   Operation 152 'icmp' 'icmp_ln79' <Predicate = (!and_ln47 & icmp_ln124 & valid_1) | (!and_ln47 & icmp_ln93 & valid_1)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.54ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %_Z12assoc_insertP11assoc_mem_tjjPb.exit, void" [Server/p3/lzw.cpp:79]   --->   Operation 153 'br' 'br_ln79' <Predicate = (!and_ln47 & icmp_ln124 & valid_1) | (!and_ln47 & icmp_ln93 & valid_1)> <Delay = 0.54>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i32 %assoc_mem_fill_read_1" [Server/p3/lzw.cpp:80]   --->   Operation 154 'zext' 'zext_ln80' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (1.45ns)   --->   "%shl_ln80 = shl i64 1, i64 %zext_ln80" [Server/p3/lzw.cpp:80]   --->   Operation 155 'shl' 'shl_ln80' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.44ns)   --->   "%or_ln80 = or i64 %match_quarter_0, i64 %shl_ln80" [Server/p3/lzw.cpp:80]   --->   Operation 156 'or' 'or_ln80' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (1.35ns)   --->   "%store_ln80 = store i64 %or_ln80, i5 %assoc_mem_quarter_0_addr" [Server/p3/lzw.cpp:80]   --->   Operation 157 'store' 'store_ln80' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_12 : Operation 158 [1/1] (0.44ns)   --->   "%or_ln81 = or i64 %match_quarter_1, i64 %shl_ln80" [Server/p3/lzw.cpp:81]   --->   Operation 158 'or' 'or_ln81' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (1.35ns)   --->   "%store_ln81 = store i64 %or_ln81, i5 %assoc_mem_quarter_1_addr" [Server/p3/lzw.cpp:81]   --->   Operation 159 'store' 'store_ln81' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_12 : Operation 160 [1/1] (0.44ns)   --->   "%or_ln82 = or i64 %match_quarter_2, i64 %shl_ln80" [Server/p3/lzw.cpp:82]   --->   Operation 160 'or' 'or_ln82' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (1.35ns)   --->   "%store_ln82 = store i64 %or_ln82, i5 %assoc_mem_quarter_2_addr" [Server/p3/lzw.cpp:82]   --->   Operation 161 'store' 'store_ln82' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_12 : Operation 162 [1/1] (0.44ns)   --->   "%or_ln83 = or i64 %match_quarter_3, i64 %shl_ln80" [Server/p3/lzw.cpp:83]   --->   Operation 162 'or' 'or_ln83' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (1.35ns)   --->   "%store_ln83 = store i64 %or_ln83, i5 %assoc_mem_quarter_3_addr" [Server/p3/lzw.cpp:83]   --->   Operation 163 'store' 'store_ln83' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%assoc_mem_value_addr_1 = getelementptr i12 %assoc_mem_value, i64 0, i64 %zext_ln80" [Server/p3/lzw.cpp:84]   --->   Operation 164 'getelementptr' 'assoc_mem_value_addr_1' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.79ns)   --->   "%store_ln84 = store i12 %nextCode_read, i6 %assoc_mem_value_addr_1" [Server/p3/lzw.cpp:84]   --->   Operation 165 'store' 'store_ln84' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_12 : Operation 166 [1/1] (1.20ns)   --->   "%add_ln85 = add i32 %assoc_mem_fill_read_1, i32 1" [Server/p3/lzw.cpp:85]   --->   Operation 166 'add' 'add_ln85' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.54ns)   --->   "%br_ln87 = br void %_Z12assoc_insertP11assoc_mem_tjjPb.exit" [Server/p3/lzw.cpp:87]   --->   Operation 167 'br' 'br_ln87' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 0.54>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%result_write_assign = phi i12 0, void %.critedge51, i12 0, void, i12 0, void %_Z11hash_insertPmjjPb.exit, i12 %assoc_mem_value_load, void %_Z12assoc_lookupP11assoc_mem_tjPjPb.exit, i12 %value, void %_Z7my_hashm.exit.i"   --->   Operation 168 'phi' 'result_write_assign' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%hit_write_assign = phi i1 0, void %.critedge51, i1 0, void, i1 0, void %_Z11hash_insertPmjjPb.exit, i1 1, void %_Z12assoc_lookupP11assoc_mem_tjPjPb.exit, i1 1, void %_Z7my_hashm.exit.i"   --->   Operation 169 'phi' 'hit_write_assign' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%phi_ln158 = phi i32 %assoc_mem_fill_read_1, void %.critedge51, i32 %add_ln85, void, i32 %assoc_mem_fill_read_1, void %_Z11hash_insertPmjjPb.exit, i32 %assoc_mem_fill_read_1, void %_Z12assoc_lookupP11assoc_mem_tjPjPb.exit, i32 %assoc_mem_fill_read_1, void %_Z7my_hashm.exit.i" [Server/p3/lzw.cpp:158]   --->   Operation 170 'phi' 'phi_ln158' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i12 %result_write_assign" [Server/p3/lzw.cpp:145]   --->   Operation 171 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i65 <undef>, i32 %zext_ln145" [Server/p3/lzw.cpp:158]   --->   Operation 172 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i65 %mrv_s, i1 %hit_write_assign" [Server/p3/lzw.cpp:158]   --->   Operation 173 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i65 %mrv_1, i32 %phi_ln158" [Server/p3/lzw.cpp:158]   --->   Operation 174 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%ret_ln158 = ret i65 %mrv_2" [Server/p3/lzw.cpp:158]   --->   Operation 175 'ret' 'ret_ln158' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hash_table]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ assoc_mem_quarter_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ assoc_mem_quarter_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ assoc_mem_quarter_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ assoc_mem_quarter_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ assoc_mem_value]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ assoc_mem_fill_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nextCode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nextCode_read            (read             ) [ 0011111111111]
key_read                 (read             ) [ 0011111111111]
assoc_mem_fill_read_1    (read             ) [ 0011111111111]
key_quarter_0            (trunc            ) [ 0011100000000]
zext_ln10                (zext             ) [ 0011111100100]
br_ln12                  (br               ) [ 0110000000000]
i                        (phi              ) [ 0010000000000]
hashed_2                 (phi              ) [ 0011000000000]
add_ln12                 (add              ) [ 0110000000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000000]
icmp_ln12                (icmp             ) [ 0010000000000]
empty                    (speclooptripcount) [ 0000000000000]
br_ln12                  (br               ) [ 0000000000000]
i_cast                   (zext             ) [ 0000000000000]
specloopname_ln12        (specloopname     ) [ 0000000000000]
lshr_ln13                (lshr             ) [ 0000000000000]
trunc_ln13               (trunc            ) [ 0000000000000]
zext_ln13                (zext             ) [ 0000000000000]
hashed_3                 (add              ) [ 0000000000000]
shl_ln14                 (shl              ) [ 0000000000000]
hashed_4                 (add              ) [ 0000000000000]
lshr_ln                  (partselect       ) [ 0000000000000]
zext_ln15                (zext             ) [ 0000000000000]
hashed_5                 (xor              ) [ 0110000000000]
br_ln0                   (br               ) [ 0110000000000]
empty_53                 (trunc            ) [ 0000000000000]
trunc_ln17               (trunc            ) [ 0000000000000]
shl_ln                   (bitconcatenate   ) [ 0000000000000]
trunc_ln17_2             (trunc            ) [ 0000000000000]
trunc_ln17_4             (trunc            ) [ 0000000000000]
trunc_ln17_1             (bitconcatenate   ) [ 0000000000000]
hashed                   (add              ) [ 0000000000000]
add_ln11                 (add              ) [ 0000000000000]
trunc_ln3                (partselect       ) [ 0000000000000]
hashed_12                (xor              ) [ 0000000000000]
zext_ln42                (zext             ) [ 0000000000000]
hash_table_addr          (getelementptr    ) [ 0000100000000]
lookup                   (load             ) [ 0000000000000]
stored_key               (trunc            ) [ 0000000000000]
value                    (partselect       ) [ 0000111111111]
valid                    (bitselect        ) [ 0000000000000]
icmp_ln47                (icmp             ) [ 0000000000000]
and_ln47                 (and              ) [ 0000111111111]
br_ln47                  (br               ) [ 0000111111111]
key_quarter_1            (partselect       ) [ 0000000000000]
key_quarter_2            (partselect       ) [ 0000000000000]
key_quarter_3            (partselect       ) [ 0000000000000]
zext_ln116               (zext             ) [ 0000000000000]
assoc_mem_quarter_0_addr (getelementptr    ) [ 0000011111111]
zext_ln117               (zext             ) [ 0000000000000]
assoc_mem_quarter_1_addr (getelementptr    ) [ 0000011111111]
zext_ln118               (zext             ) [ 0000000000000]
assoc_mem_quarter_2_addr (getelementptr    ) [ 0000011111111]
zext_ln119               (zext             ) [ 0000000000000]
assoc_mem_quarter_3_addr (getelementptr    ) [ 0000011111111]
match_quarter_0          (load             ) [ 0000001111111]
match_quarter_1          (load             ) [ 0000001111111]
match_quarter_2          (load             ) [ 0000001111111]
match_quarter_3          (load             ) [ 0000001111111]
and_ln121                (and              ) [ 0000000000000]
and_ln121_1              (and              ) [ 0000000000000]
match                    (and              ) [ 0000001000000]
icmp_ln93                (icmp             ) [ 0000011111111]
br_ln93                  (br               ) [ 0000000000000]
br_ln99                  (br               ) [ 0000011000000]
upper_ptr                (phi              ) [ 0000001100000]
lower_ptr                (phi              ) [ 0000001000000]
icmp_ln99                (icmp             ) [ 0000001000000]
br_ln99                  (br               ) [ 0000000000000]
specpipeline_ln101       (specpipeline     ) [ 0000000000000]
specloopname_ln101       (specloopname     ) [ 0000000000000]
add_ln101                (add              ) [ 0000000000000]
tmp                      (bitselect        ) [ 0000000000000]
sub_ln101                (sub              ) [ 0000000000000]
lshr_ln101_1             (partselect       ) [ 0000000000000]
zext_ln101               (zext             ) [ 0000000000000]
sub_ln101_1              (sub              ) [ 0000000000000]
lshr_ln101_2             (partselect       ) [ 0000000000000]
zext_ln101_1             (zext             ) [ 0000000000000]
ptr                      (select           ) [ 0000000000000]
tobool_i_i               (bitselect        ) [ 0000000000000]
lower_ptr_1              (add              ) [ 0000000000000]
upper_ptr_1              (select           ) [ 0000011000000]
lower_ptr_2              (select           ) [ 0000011000000]
br_ln99                  (br               ) [ 0000011000000]
trunc_ln96               (trunc            ) [ 0000000000000]
addr                     (add              ) [ 0000000010000]
icmp_ln124               (icmp             ) [ 0000000111111]
br_ln124                 (br               ) [ 0000000000000]
br_ln12                  (br               ) [ 0000000100100]
zext_ln128               (zext             ) [ 0000000000000]
assoc_mem_value_addr     (getelementptr    ) [ 0000000001000]
assoc_mem_value_load     (load             ) [ 0000100001001]
br_ln151                 (br               ) [ 0000100001001]
i_1                      (phi              ) [ 0000000000100]
hashed_8                 (phi              ) [ 0000000000110]
add_ln12_1               (add              ) [ 0000000100100]
specpipeline_ln0         (specpipeline     ) [ 0000000000000]
icmp_ln12_1              (icmp             ) [ 0000000000100]
empty_54                 (speclooptripcount) [ 0000000000000]
br_ln12                  (br               ) [ 0000000000000]
i_1_cast                 (zext             ) [ 0000000000000]
specloopname_ln12        (specloopname     ) [ 0000000000000]
lshr_ln13_1              (lshr             ) [ 0000000000000]
trunc_ln13_1             (trunc            ) [ 0000000000000]
zext_ln13_1              (zext             ) [ 0000000000000]
hashed_9                 (add              ) [ 0000000000000]
shl_ln14_1               (shl              ) [ 0000000000000]
hashed_10                (add              ) [ 0000000000000]
lshr_ln15_1              (partselect       ) [ 0000000000000]
zext_ln15_1              (zext             ) [ 0000000000000]
hashed_11                (xor              ) [ 0000000100100]
br_ln0                   (br               ) [ 0000000100100]
empty_55                 (trunc            ) [ 0000000000000]
trunc_ln17_5             (trunc            ) [ 0000000000000]
shl_ln17_1               (bitconcatenate   ) [ 0000000000000]
trunc_ln17_6             (trunc            ) [ 0000000000000]
trunc_ln17_7             (trunc            ) [ 0000000000000]
trunc_ln17_3             (bitconcatenate   ) [ 0000000000000]
hashed_6                 (add              ) [ 0000000000000]
add_ln11_1               (add              ) [ 0000000000000]
trunc_ln18_1             (partselect       ) [ 0000000000000]
hashed_13                (xor              ) [ 0000000000000]
zext_ln28                (zext             ) [ 0000000000000]
hash_table_addr_1        (getelementptr    ) [ 0000000000001]
lookup_1                 (load             ) [ 0000000000000]
valid_1                  (bitselect        ) [ 0000000000001]
br_ln31                  (br               ) [ 0000000000000]
or_ln                    (bitconcatenate   ) [ 0000000000000]
store_ln34               (store            ) [ 0000000000000]
br_ln0                   (br               ) [ 0000000000000]
tmp_4                    (partselect       ) [ 0000000000000]
icmp_ln79                (icmp             ) [ 0000000000001]
br_ln79                  (br               ) [ 0000000000000]
zext_ln80                (zext             ) [ 0000000000000]
shl_ln80                 (shl              ) [ 0000000000000]
or_ln80                  (or               ) [ 0000000000000]
store_ln80               (store            ) [ 0000000000000]
or_ln81                  (or               ) [ 0000000000000]
store_ln81               (store            ) [ 0000000000000]
or_ln82                  (or               ) [ 0000000000000]
store_ln82               (store            ) [ 0000000000000]
or_ln83                  (or               ) [ 0000000000000]
store_ln83               (store            ) [ 0000000000000]
assoc_mem_value_addr_1   (getelementptr    ) [ 0000000000000]
store_ln84               (store            ) [ 0000000000000]
add_ln85                 (add              ) [ 0000000000000]
br_ln87                  (br               ) [ 0000000000000]
result_write_assign      (phi              ) [ 0000000000001]
hit_write_assign         (phi              ) [ 0000000000001]
phi_ln158                (phi              ) [ 0000000000001]
zext_ln145               (zext             ) [ 0000000000000]
mrv_s                    (insertvalue      ) [ 0000000000000]
mrv_1                    (insertvalue      ) [ 0000000000000]
mrv_2                    (insertvalue      ) [ 0000000000000]
ret_ln158                (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hash_table">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hash_table"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="assoc_mem_quarter_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="assoc_mem_quarter_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="assoc_mem_quarter_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="assoc_mem_quarter_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="assoc_mem_quarter_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="assoc_mem_quarter_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="assoc_mem_quarter_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="assoc_mem_quarter_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="assoc_mem_value">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="assoc_mem_value"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="assoc_mem_fill_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="assoc_mem_fill_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="key">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nextCode">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextCode"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i23.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i12.i20"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="nextCode_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="0"/>
<pin id="120" dir="0" index="1" bw="12" slack="0"/>
<pin id="121" dir="1" index="2" bw="12" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nextCode_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="key_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="20" slack="0"/>
<pin id="126" dir="0" index="1" bw="20" slack="0"/>
<pin id="127" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="assoc_mem_fill_read_1_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="assoc_mem_fill_read_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="hash_table_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="33" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="15" slack="0"/>
<pin id="140" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_table_addr/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="15" slack="0"/>
<pin id="145" dir="0" index="1" bw="33" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="lookup/3 lookup_1/11 store_ln34/12 "/>
</bind>
</comp>

<comp id="149" class="1004" name="assoc_mem_quarter_0_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="5" slack="0"/>
<pin id="153" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="assoc_mem_quarter_0_addr/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="match_quarter_0/4 store_ln80/12 "/>
</bind>
</comp>

<comp id="162" class="1004" name="assoc_mem_quarter_1_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="assoc_mem_quarter_1_addr/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="match_quarter_1/4 store_ln81/12 "/>
</bind>
</comp>

<comp id="175" class="1004" name="assoc_mem_quarter_2_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="5" slack="0"/>
<pin id="179" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="assoc_mem_quarter_2_addr/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="match_quarter_2/4 store_ln82/12 "/>
</bind>
</comp>

<comp id="188" class="1004" name="assoc_mem_quarter_3_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="5" slack="0"/>
<pin id="192" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="assoc_mem_quarter_3_addr/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="match_quarter_3/4 store_ln83/12 "/>
</bind>
</comp>

<comp id="201" class="1004" name="assoc_mem_value_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="assoc_mem_value_addr/8 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="12" slack="9"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="assoc_mem_value_load/8 store_ln84/12 "/>
</bind>
</comp>

<comp id="214" class="1004" name="hash_table_addr_1_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="33" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="15" slack="0"/>
<pin id="218" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_table_addr_1/11 "/>
</bind>
</comp>

<comp id="222" class="1004" name="assoc_mem_value_addr_1_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="12" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="assoc_mem_value_addr_1/12 "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="1"/>
<pin id="232" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="i_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="hashed_2_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hashed_2 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="hashed_2_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hashed_2/2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="upper_ptr_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="upper_ptr (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="upper_ptr_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="8" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="upper_ptr/6 "/>
</bind>
</comp>

<comp id="265" class="1005" name="lower_ptr_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lower_ptr (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="lower_ptr_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="1" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lower_ptr/6 "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_1_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="1"/>
<pin id="278" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="i_1_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/10 "/>
</bind>
</comp>

<comp id="287" class="1005" name="hashed_8_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hashed_8 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="hashed_8_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="1" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hashed_8/10 "/>
</bind>
</comp>

<comp id="299" class="1005" name="result_write_assign_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="301" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opset="result_write_assign (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="result_write_assign_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="4" bw="1" slack="0"/>
<pin id="308" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="6" bw="12" slack="1"/>
<pin id="310" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="8" bw="12" slack="6"/>
<pin id="312" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="10" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_write_assign/12 "/>
</bind>
</comp>

<comp id="317" class="1005" name="hit_write_assign_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="hit_write_assign (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="hit_write_assign_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="4" bw="1" slack="0"/>
<pin id="327" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="6" bw="1" slack="1"/>
<pin id="329" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="8" bw="1" slack="6"/>
<pin id="331" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hit_write_assign/12 "/>
</bind>
</comp>

<comp id="338" class="1005" name="phi_ln158_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="340" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln158 (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="phi_ln158_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="9"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="32" slack="0"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="4" bw="32" slack="9"/>
<pin id="347" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="6" bw="32" slack="9"/>
<pin id="349" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="8" bw="32" slack="9"/>
<pin id="351" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln158/12 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="33" slack="0"/>
<pin id="356" dir="0" index="2" bw="7" slack="0"/>
<pin id="357" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="valid/4 valid_1/12 "/>
</bind>
</comp>

<comp id="361" class="1004" name="key_quarter_0_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="20" slack="0"/>
<pin id="363" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="key_quarter_0/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln10_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="20" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln12_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln12_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="0"/>
<pin id="377" dir="0" index="1" bw="5" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="i_cast_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="lshr_ln13_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="20" slack="1"/>
<pin id="387" dir="0" index="1" bw="5" slack="0"/>
<pin id="388" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln13/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="trunc_ln13_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln13_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="hashed_3_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="hashed_3/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="shl_ln14_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="5" slack="0"/>
<pin id="407" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln14/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="hashed_4_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="hashed_4/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="lshr_ln_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="26" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="0" index="2" bw="4" slack="0"/>
<pin id="420" dir="0" index="3" bw="6" slack="0"/>
<pin id="421" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln15_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="26" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="hashed_5_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="hashed_5/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="empty_53_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_53/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="trunc_ln17_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="shl_ln_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="26" slack="0"/>
<pin id="446" dir="0" index="1" bw="23" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="trunc_ln17_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_2/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln17_4_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_4/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln17_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="15" slack="0"/>
<pin id="462" dir="0" index="1" bw="12" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln17_1/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="hashed_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="26" slack="0"/>
<pin id="470" dir="0" index="1" bw="26" slack="0"/>
<pin id="471" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="hashed/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln11_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="15" slack="0"/>
<pin id="476" dir="0" index="1" bw="15" slack="0"/>
<pin id="477" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="trunc_ln3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="15" slack="0"/>
<pin id="482" dir="0" index="1" bw="26" slack="0"/>
<pin id="483" dir="0" index="2" bw="5" slack="0"/>
<pin id="484" dir="0" index="3" bw="6" slack="0"/>
<pin id="485" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="hashed_12_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="15" slack="0"/>
<pin id="492" dir="0" index="1" bw="15" slack="0"/>
<pin id="493" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="hashed_12/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln42_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="15" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="stored_key_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="33" slack="0"/>
<pin id="503" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stored_key/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="value_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="12" slack="0"/>
<pin id="507" dir="0" index="1" bw="33" slack="0"/>
<pin id="508" dir="0" index="2" bw="6" slack="0"/>
<pin id="509" dir="0" index="3" bw="6" slack="0"/>
<pin id="510" dir="1" index="4" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="value/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="icmp_ln47_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="20" slack="0"/>
<pin id="517" dir="0" index="1" bw="20" slack="3"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="and_ln47_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="key_quarter_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="0"/>
<pin id="528" dir="0" index="1" bw="20" slack="3"/>
<pin id="529" dir="0" index="2" bw="4" slack="0"/>
<pin id="530" dir="0" index="3" bw="5" slack="0"/>
<pin id="531" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="key_quarter_1/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="key_quarter_2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="0"/>
<pin id="537" dir="0" index="1" bw="20" slack="3"/>
<pin id="538" dir="0" index="2" bw="5" slack="0"/>
<pin id="539" dir="0" index="3" bw="5" slack="0"/>
<pin id="540" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="key_quarter_2/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="key_quarter_3_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="0" index="1" bw="20" slack="3"/>
<pin id="547" dir="0" index="2" bw="5" slack="0"/>
<pin id="548" dir="0" index="3" bw="6" slack="0"/>
<pin id="549" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="key_quarter_3/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln116_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="3"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln117_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln118_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="5" slack="0"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln119_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="0"/>
<pin id="569" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="and_ln121_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="0"/>
<pin id="574" dir="0" index="1" bw="64" slack="0"/>
<pin id="575" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln121/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="and_ln121_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="0"/>
<pin id="580" dir="0" index="1" bw="64" slack="0"/>
<pin id="581" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln121_1/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="match_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="0"/>
<pin id="586" dir="0" index="1" bw="64" slack="0"/>
<pin id="587" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="match/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="icmp_ln93_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="0"/>
<pin id="592" dir="0" index="1" bw="64" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln99_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln101_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/6 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="0" index="2" bw="6" slack="0"/>
<pin id="612" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sub_ln101_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln101/6 "/>
</bind>
</comp>

<comp id="622" class="1004" name="lshr_ln101_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="31" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="0" index="2" bw="1" slack="0"/>
<pin id="626" dir="0" index="3" bw="6" slack="0"/>
<pin id="627" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln101_1/6 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln101_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="31" slack="0"/>
<pin id="634" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/6 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sub_ln101_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="31" slack="0"/>
<pin id="639" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln101_1/6 "/>
</bind>
</comp>

<comp id="642" class="1004" name="lshr_ln101_2_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="31" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="0" index="2" bw="1" slack="0"/>
<pin id="646" dir="0" index="3" bw="6" slack="0"/>
<pin id="647" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln101_2/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln101_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="31" slack="0"/>
<pin id="654" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_1/6 "/>
</bind>
</comp>

<comp id="656" class="1004" name="ptr_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="0" index="2" bw="32" slack="0"/>
<pin id="660" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ptr/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tobool_i_i_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="64" slack="1"/>
<pin id="667" dir="0" index="2" bw="32" slack="0"/>
<pin id="668" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tobool_i_i/6 "/>
</bind>
</comp>

<comp id="671" class="1004" name="lower_ptr_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lower_ptr_1/6 "/>
</bind>
</comp>

<comp id="677" class="1004" name="upper_ptr_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="0"/>
<pin id="680" dir="0" index="2" bw="32" slack="0"/>
<pin id="681" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="upper_ptr_1/6 "/>
</bind>
</comp>

<comp id="685" class="1004" name="lower_ptr_2_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="0" index="2" bw="32" slack="0"/>
<pin id="689" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lower_ptr_2/6 "/>
</bind>
</comp>

<comp id="693" class="1004" name="trunc_ln96_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/7 "/>
</bind>
</comp>

<comp id="697" class="1004" name="addr_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="6" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln124_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="0" index="1" bw="32" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/7 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln128_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="6" slack="1"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/8 "/>
</bind>
</comp>

<comp id="713" class="1004" name="add_ln12_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="5" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/10 "/>
</bind>
</comp>

<comp id="719" class="1004" name="icmp_ln12_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="5" slack="0"/>
<pin id="721" dir="0" index="1" bw="5" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_1/10 "/>
</bind>
</comp>

<comp id="725" class="1004" name="i_1_cast_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="5" slack="0"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/10 "/>
</bind>
</comp>

<comp id="729" class="1004" name="lshr_ln13_1_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="20" slack="7"/>
<pin id="731" dir="0" index="1" bw="5" slack="0"/>
<pin id="732" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln13_1/10 "/>
</bind>
</comp>

<comp id="734" class="1004" name="trunc_ln13_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="64" slack="0"/>
<pin id="736" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_1/10 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln13_1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/10 "/>
</bind>
</comp>

<comp id="742" class="1004" name="hashed_9_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="hashed_9/10 "/>
</bind>
</comp>

<comp id="748" class="1004" name="shl_ln14_1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="0"/>
<pin id="750" dir="0" index="1" bw="5" slack="0"/>
<pin id="751" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln14_1/10 "/>
</bind>
</comp>

<comp id="754" class="1004" name="hashed_10_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="0"/>
<pin id="756" dir="0" index="1" bw="32" slack="0"/>
<pin id="757" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="hashed_10/10 "/>
</bind>
</comp>

<comp id="760" class="1004" name="lshr_ln15_1_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="26" slack="0"/>
<pin id="762" dir="0" index="1" bw="32" slack="0"/>
<pin id="763" dir="0" index="2" bw="4" slack="0"/>
<pin id="764" dir="0" index="3" bw="6" slack="0"/>
<pin id="765" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln15_1/10 "/>
</bind>
</comp>

<comp id="770" class="1004" name="zext_ln15_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="26" slack="0"/>
<pin id="772" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/10 "/>
</bind>
</comp>

<comp id="774" class="1004" name="hashed_11_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="0"/>
<pin id="776" dir="0" index="1" bw="32" slack="0"/>
<pin id="777" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="hashed_11/10 "/>
</bind>
</comp>

<comp id="780" class="1004" name="empty_55_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="1"/>
<pin id="782" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_55/11 "/>
</bind>
</comp>

<comp id="784" class="1004" name="trunc_ln17_5_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="1"/>
<pin id="786" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_5/11 "/>
</bind>
</comp>

<comp id="788" class="1004" name="shl_ln17_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="26" slack="0"/>
<pin id="790" dir="0" index="1" bw="23" slack="0"/>
<pin id="791" dir="0" index="2" bw="1" slack="0"/>
<pin id="792" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln17_1/11 "/>
</bind>
</comp>

<comp id="796" class="1004" name="trunc_ln17_6_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_6/11 "/>
</bind>
</comp>

<comp id="800" class="1004" name="trunc_ln17_7_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="1"/>
<pin id="802" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_7/11 "/>
</bind>
</comp>

<comp id="804" class="1004" name="trunc_ln17_3_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="15" slack="0"/>
<pin id="806" dir="0" index="1" bw="12" slack="0"/>
<pin id="807" dir="0" index="2" bw="1" slack="0"/>
<pin id="808" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln17_3/11 "/>
</bind>
</comp>

<comp id="812" class="1004" name="hashed_6_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="26" slack="0"/>
<pin id="814" dir="0" index="1" bw="26" slack="0"/>
<pin id="815" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="hashed_6/11 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln11_1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="15" slack="0"/>
<pin id="820" dir="0" index="1" bw="15" slack="0"/>
<pin id="821" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/11 "/>
</bind>
</comp>

<comp id="824" class="1004" name="trunc_ln18_1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="15" slack="0"/>
<pin id="826" dir="0" index="1" bw="26" slack="0"/>
<pin id="827" dir="0" index="2" bw="5" slack="0"/>
<pin id="828" dir="0" index="3" bw="6" slack="0"/>
<pin id="829" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln18_1/11 "/>
</bind>
</comp>

<comp id="834" class="1004" name="hashed_13_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="15" slack="0"/>
<pin id="836" dir="0" index="1" bw="15" slack="0"/>
<pin id="837" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="hashed_13/11 "/>
</bind>
</comp>

<comp id="840" class="1004" name="zext_ln28_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="15" slack="0"/>
<pin id="842" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/11 "/>
</bind>
</comp>

<comp id="845" class="1004" name="or_ln_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="33" slack="0"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="0" index="2" bw="12" slack="9"/>
<pin id="849" dir="0" index="3" bw="20" slack="9"/>
<pin id="850" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/12 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_4_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="26" slack="0"/>
<pin id="856" dir="0" index="1" bw="32" slack="9"/>
<pin id="857" dir="0" index="2" bw="4" slack="0"/>
<pin id="858" dir="0" index="3" bw="6" slack="0"/>
<pin id="859" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="863" class="1004" name="icmp_ln79_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="26" slack="0"/>
<pin id="865" dir="0" index="1" bw="26" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/12 "/>
</bind>
</comp>

<comp id="869" class="1004" name="zext_ln80_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="9"/>
<pin id="871" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/12 "/>
</bind>
</comp>

<comp id="873" class="1004" name="shl_ln80_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="32" slack="0"/>
<pin id="876" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln80/12 "/>
</bind>
</comp>

<comp id="879" class="1004" name="or_ln80_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="64" slack="5"/>
<pin id="881" dir="0" index="1" bw="64" slack="0"/>
<pin id="882" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln80/12 "/>
</bind>
</comp>

<comp id="885" class="1004" name="or_ln81_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="64" slack="5"/>
<pin id="887" dir="0" index="1" bw="64" slack="0"/>
<pin id="888" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln81/12 "/>
</bind>
</comp>

<comp id="891" class="1004" name="or_ln82_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="64" slack="5"/>
<pin id="893" dir="0" index="1" bw="64" slack="0"/>
<pin id="894" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82/12 "/>
</bind>
</comp>

<comp id="897" class="1004" name="or_ln83_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="64" slack="5"/>
<pin id="899" dir="0" index="1" bw="64" slack="0"/>
<pin id="900" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83/12 "/>
</bind>
</comp>

<comp id="903" class="1004" name="add_ln85_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="9"/>
<pin id="905" dir="0" index="1" bw="1" slack="0"/>
<pin id="906" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/12 "/>
</bind>
</comp>

<comp id="909" class="1004" name="zext_ln145_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="12" slack="0"/>
<pin id="911" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/12 "/>
</bind>
</comp>

<comp id="913" class="1004" name="mrv_s_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="65" slack="0"/>
<pin id="915" dir="0" index="1" bw="12" slack="0"/>
<pin id="916" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/12 "/>
</bind>
</comp>

<comp id="919" class="1004" name="mrv_1_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="65" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/12 "/>
</bind>
</comp>

<comp id="925" class="1004" name="mrv_2_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="65" slack="0"/>
<pin id="927" dir="0" index="1" bw="32" slack="0"/>
<pin id="928" dir="1" index="2" bw="65" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/12 "/>
</bind>
</comp>

<comp id="931" class="1005" name="nextCode_read_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="12" slack="9"/>
<pin id="933" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opset="nextCode_read "/>
</bind>
</comp>

<comp id="937" class="1005" name="key_read_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="20" slack="3"/>
<pin id="939" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="key_read "/>
</bind>
</comp>

<comp id="946" class="1005" name="assoc_mem_fill_read_1_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="9"/>
<pin id="948" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="assoc_mem_fill_read_1 "/>
</bind>
</comp>

<comp id="957" class="1005" name="key_quarter_0_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="5" slack="3"/>
<pin id="959" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="key_quarter_0 "/>
</bind>
</comp>

<comp id="962" class="1005" name="zext_ln10_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="64" slack="1"/>
<pin id="964" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln10 "/>
</bind>
</comp>

<comp id="968" class="1005" name="add_ln12_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="5" slack="0"/>
<pin id="970" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="976" class="1005" name="hashed_5_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="0"/>
<pin id="978" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="hashed_5 "/>
</bind>
</comp>

<comp id="981" class="1005" name="hash_table_addr_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="15" slack="1"/>
<pin id="983" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="hash_table_addr "/>
</bind>
</comp>

<comp id="986" class="1005" name="value_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="12" slack="6"/>
<pin id="988" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="value "/>
</bind>
</comp>

<comp id="991" class="1005" name="and_ln47_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="6"/>
<pin id="993" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln47 "/>
</bind>
</comp>

<comp id="995" class="1005" name="assoc_mem_quarter_0_addr_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="5" slack="1"/>
<pin id="997" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="assoc_mem_quarter_0_addr "/>
</bind>
</comp>

<comp id="1000" class="1005" name="assoc_mem_quarter_1_addr_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="5" slack="1"/>
<pin id="1002" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="assoc_mem_quarter_1_addr "/>
</bind>
</comp>

<comp id="1005" class="1005" name="assoc_mem_quarter_2_addr_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="5" slack="1"/>
<pin id="1007" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="assoc_mem_quarter_2_addr "/>
</bind>
</comp>

<comp id="1010" class="1005" name="assoc_mem_quarter_3_addr_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="5" slack="1"/>
<pin id="1012" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="assoc_mem_quarter_3_addr "/>
</bind>
</comp>

<comp id="1015" class="1005" name="match_quarter_0_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="64" slack="5"/>
<pin id="1017" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="match_quarter_0 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="match_quarter_1_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="64" slack="5"/>
<pin id="1022" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="match_quarter_1 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="match_quarter_2_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="64" slack="5"/>
<pin id="1027" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="match_quarter_2 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="match_quarter_3_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="64" slack="5"/>
<pin id="1032" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="match_quarter_3 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="match_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="64" slack="1"/>
<pin id="1037" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="match "/>
</bind>
</comp>

<comp id="1040" class="1005" name="icmp_ln93_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="1"/>
<pin id="1042" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln93 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="upper_ptr_1_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="0"/>
<pin id="1049" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="upper_ptr_1 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="lower_ptr_2_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="0"/>
<pin id="1054" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lower_ptr_2 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="addr_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="6" slack="1"/>
<pin id="1059" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="addr "/>
</bind>
</comp>

<comp id="1062" class="1005" name="icmp_ln124_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="1"/>
<pin id="1064" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln124 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="assoc_mem_value_addr_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="6" slack="1"/>
<pin id="1068" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="assoc_mem_value_addr "/>
</bind>
</comp>

<comp id="1071" class="1005" name="assoc_mem_value_load_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="12" slack="1"/>
<pin id="1073" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="assoc_mem_value_load "/>
</bind>
</comp>

<comp id="1076" class="1005" name="add_ln12_1_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="5" slack="0"/>
<pin id="1078" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12_1 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="hashed_11_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="0"/>
<pin id="1086" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="hashed_11 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="hash_table_addr_1_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="15" slack="1"/>
<pin id="1091" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="hash_table_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="122"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="68" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="68" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="68" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="68" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="68" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="68" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="68" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="233"><net_src comp="24" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="256"><net_src comp="90" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="264"><net_src comp="257" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="279"><net_src comp="24" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="290"><net_src comp="26" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="298"><net_src comp="291" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="314"><net_src comp="112" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="315"><net_src comp="112" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="316"><net_src comp="112" pin="0"/><net_sink comp="302" pin=4"/></net>

<net id="320"><net_src comp="106" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="333"><net_src comp="114" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="334"><net_src comp="114" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="335"><net_src comp="114" pin="0"/><net_sink comp="321" pin=4"/></net>

<net id="336"><net_src comp="317" pin="1"/><net_sink comp="321" pin=6"/></net>

<net id="337"><net_src comp="317" pin="1"/><net_sink comp="321" pin=8"/></net>

<net id="358"><net_src comp="74" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="143" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="76" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="124" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="124" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="234" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="28" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="234" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="38" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="234" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="385" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="245" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="48" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="398" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="50" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="52" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="54" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="429"><net_src comp="416" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="410" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="241" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="241" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="56" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="440" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="58" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="455"><net_src comp="241" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="241" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="60" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="456" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="58" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="444" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="436" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="460" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="452" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="62" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="468" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="64" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="489"><net_src comp="66" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="494"><net_src comp="480" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="474" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="504"><net_src comp="143" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="511"><net_src comp="70" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="143" pin="3"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="72" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="54" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="519"><net_src comp="501" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="353" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="532"><net_src comp="78" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="80" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="534"><net_src comp="82" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="541"><net_src comp="78" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="48" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="543"><net_src comp="84" pin="0"/><net_sink comp="535" pin=3"/></net>

<net id="550"><net_src comp="78" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="86" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="552"><net_src comp="88" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="556"><net_src comp="553" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="560"><net_src comp="526" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="565"><net_src comp="535" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="570"><net_src comp="544" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="576"><net_src comp="156" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="182" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="169" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="195" pin="3"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="578" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="572" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="68" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="257" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="269" pin="4"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="269" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="257" pin="4"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="96" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="602" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="54" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="26" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="602" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="628"><net_src comp="98" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="616" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="630"><net_src comp="34" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="631"><net_src comp="54" pin="0"/><net_sink comp="622" pin=3"/></net>

<net id="635"><net_src comp="622" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="26" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="632" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="648"><net_src comp="98" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="602" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="34" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="651"><net_src comp="54" pin="0"/><net_sink comp="642" pin=3"/></net>

<net id="655"><net_src comp="642" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="608" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="636" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="652" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="669"><net_src comp="100" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="656" pin="3"/><net_sink comp="664" pin=2"/></net>

<net id="675"><net_src comp="656" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="34" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="682"><net_src comp="664" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="257" pin="4"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="656" pin="3"/><net_sink comp="677" pin=2"/></net>

<net id="690"><net_src comp="664" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="671" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="269" pin="4"/><net_sink comp="685" pin=2"/></net>

<net id="696"><net_src comp="253" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="693" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="102" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="253" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="26" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="709" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="717"><net_src comp="280" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="28" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="280" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="38" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="280" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="725" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="737"><net_src comp="729" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="734" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="291" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="738" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="742" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="48" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="748" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="742" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="766"><net_src comp="50" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="754" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="768"><net_src comp="52" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="769"><net_src comp="54" pin="0"/><net_sink comp="760" pin=3"/></net>

<net id="773"><net_src comp="760" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="778"><net_src comp="770" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="754" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="783"><net_src comp="287" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="287" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="56" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="784" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="58" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="799"><net_src comp="287" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="287" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="60" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="800" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="811"><net_src comp="58" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="816"><net_src comp="788" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="780" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="804" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="796" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="830"><net_src comp="62" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="812" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="832"><net_src comp="64" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="833"><net_src comp="66" pin="0"/><net_sink comp="824" pin=3"/></net>

<net id="838"><net_src comp="824" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="818" pin="2"/><net_sink comp="834" pin=1"/></net>

<net id="843"><net_src comp="834" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="851"><net_src comp="104" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="106" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="853"><net_src comp="845" pin="4"/><net_sink comp="143" pin=1"/></net>

<net id="860"><net_src comp="50" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="52" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="862"><net_src comp="54" pin="0"/><net_sink comp="854" pin=3"/></net>

<net id="867"><net_src comp="854" pin="4"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="108" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="869" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="877"><net_src comp="110" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="869" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="873" pin="2"/><net_sink comp="879" pin=1"/></net>

<net id="884"><net_src comp="879" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="889"><net_src comp="873" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="890"><net_src comp="885" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="895"><net_src comp="873" pin="2"/><net_sink comp="891" pin=1"/></net>

<net id="896"><net_src comp="891" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="901"><net_src comp="873" pin="2"/><net_sink comp="897" pin=1"/></net>

<net id="902"><net_src comp="897" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="907"><net_src comp="34" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="908"><net_src comp="903" pin="2"/><net_sink comp="341" pin=2"/></net>

<net id="912"><net_src comp="302" pin="10"/><net_sink comp="909" pin=0"/></net>

<net id="917"><net_src comp="116" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="909" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="923"><net_src comp="913" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="321" pin="10"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="919" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="341" pin="10"/><net_sink comp="925" pin=1"/></net>

<net id="934"><net_src comp="118" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="845" pin=2"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="940"><net_src comp="124" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="943"><net_src comp="937" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="944"><net_src comp="937" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="945"><net_src comp="937" pin="1"/><net_sink comp="845" pin=3"/></net>

<net id="949"><net_src comp="130" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="952"><net_src comp="946" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="953"><net_src comp="946" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="954"><net_src comp="946" pin="1"/><net_sink comp="341" pin=4"/></net>

<net id="955"><net_src comp="946" pin="1"/><net_sink comp="341" pin=6"/></net>

<net id="956"><net_src comp="946" pin="1"/><net_sink comp="341" pin=8"/></net>

<net id="960"><net_src comp="361" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="965"><net_src comp="365" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="971"><net_src comp="369" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="979"><net_src comp="430" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="984"><net_src comp="136" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="989"><net_src comp="505" pin="4"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="302" pin=8"/></net>

<net id="994"><net_src comp="520" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="998"><net_src comp="149" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="1003"><net_src comp="162" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="1008"><net_src comp="175" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1013"><net_src comp="188" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1018"><net_src comp="156" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1023"><net_src comp="169" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1028"><net_src comp="182" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1033"><net_src comp="195" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1038"><net_src comp="584" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1043"><net_src comp="590" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1050"><net_src comp="677" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1055"><net_src comp="685" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1060"><net_src comp="697" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1065"><net_src comp="703" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1069"><net_src comp="201" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1074"><net_src comp="208" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="302" pin=6"/></net>

<net id="1079"><net_src comp="713" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1087"><net_src comp="774" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1092"><net_src comp="214" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="143" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hash_table | {12 }
	Port: assoc_mem_quarter_0 | {12 }
	Port: assoc_mem_quarter_1 | {12 }
	Port: assoc_mem_quarter_2 | {12 }
	Port: assoc_mem_quarter_3 | {12 }
	Port: assoc_mem_value | {12 }
 - Input state : 
	Port: lookup_and_insert : hash_table | {3 4 11 12 }
	Port: lookup_and_insert : assoc_mem_quarter_0 | {4 5 }
	Port: lookup_and_insert : assoc_mem_quarter_1 | {4 5 }
	Port: lookup_and_insert : assoc_mem_quarter_2 | {4 5 }
	Port: lookup_and_insert : assoc_mem_quarter_3 | {4 5 }
	Port: lookup_and_insert : assoc_mem_value | {8 9 }
	Port: lookup_and_insert : assoc_mem_fill_read | {1 }
	Port: lookup_and_insert : key | {1 }
	Port: lookup_and_insert : nextCode | {1 }
  - Chain level:
	State 1
	State 2
		add_ln12 : 1
		icmp_ln12 : 1
		br_ln12 : 2
		i_cast : 1
		lshr_ln13 : 2
		trunc_ln13 : 3
		zext_ln13 : 4
		hashed_3 : 5
		shl_ln14 : 6
		hashed_4 : 6
		lshr_ln : 7
		zext_ln15 : 8
		hashed_5 : 9
	State 3
		shl_ln : 1
		trunc_ln17_1 : 1
		hashed : 2
		add_ln11 : 2
		trunc_ln3 : 3
		hashed_12 : 4
		zext_ln42 : 4
		hash_table_addr : 5
		lookup : 6
	State 4
		stored_key : 1
		value : 1
		valid : 1
		icmp_ln47 : 2
		and_ln47 : 3
		br_ln47 : 3
		assoc_mem_quarter_0_addr : 1
		match_quarter_0 : 2
		zext_ln117 : 1
		assoc_mem_quarter_1_addr : 2
		match_quarter_1 : 3
		zext_ln118 : 1
		assoc_mem_quarter_2_addr : 2
		match_quarter_2 : 3
		zext_ln119 : 1
		assoc_mem_quarter_3_addr : 2
		match_quarter_3 : 3
	State 5
		and_ln121 : 1
		and_ln121_1 : 1
		match : 1
		icmp_ln93 : 1
		br_ln93 : 2
	State 6
		icmp_ln99 : 1
		br_ln99 : 2
		add_ln101 : 1
		tmp : 2
		sub_ln101 : 2
		lshr_ln101_1 : 3
		zext_ln101 : 4
		sub_ln101_1 : 5
		lshr_ln101_2 : 2
		zext_ln101_1 : 3
		ptr : 6
		tobool_i_i : 7
		lower_ptr_1 : 7
		upper_ptr_1 : 8
		lower_ptr_2 : 8
	State 7
		addr : 1
		br_ln124 : 1
	State 8
		assoc_mem_value_addr : 1
		assoc_mem_value_load : 2
	State 9
	State 10
		add_ln12_1 : 1
		icmp_ln12_1 : 1
		br_ln12 : 2
		i_1_cast : 1
		lshr_ln13_1 : 2
		trunc_ln13_1 : 3
		zext_ln13_1 : 4
		hashed_9 : 5
		shl_ln14_1 : 6
		hashed_10 : 6
		lshr_ln15_1 : 7
		zext_ln15_1 : 8
		hashed_11 : 9
	State 11
		shl_ln17_1 : 1
		trunc_ln17_3 : 1
		hashed_6 : 2
		add_ln11_1 : 2
		trunc_ln18_1 : 3
		hashed_13 : 4
		zext_ln28 : 4
		hash_table_addr_1 : 5
		lookup_1 : 6
	State 12
		valid_1 : 1
		br_ln31 : 2
		store_ln34 : 1
		icmp_ln79 : 1
		br_ln79 : 2
		shl_ln80 : 1
		or_ln80 : 2
		store_ln80 : 2
		or_ln81 : 2
		store_ln81 : 2
		or_ln82 : 2
		store_ln82 : 2
		or_ln83 : 2
		store_ln83 : 2
		assoc_mem_value_addr_1 : 1
		store_ln84 : 2
		result_write_assign : 3
		hit_write_assign : 3
		phi_ln158 : 3
		zext_ln145 : 4
		mrv_s : 5
		mrv_1 : 6
		mrv_2 : 7
		ret_ln158 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |          add_ln12_fu_369          |    0    |    12   |
|          |          hashed_3_fu_398          |    0    |    39   |
|          |          hashed_4_fu_410          |    0    |    39   |
|          |           hashed_fu_468           |    0    |    33   |
|          |          add_ln11_fu_474          |    0    |    22   |
|          |          add_ln101_fu_602         |    0    |    39   |
|    add   |         lower_ptr_1_fu_671        |    0    |    39   |
|          |            addr_fu_697            |    0    |    13   |
|          |         add_ln12_1_fu_713         |    0    |    12   |
|          |          hashed_9_fu_742          |    0    |    39   |
|          |          hashed_10_fu_754         |    0    |    39   |
|          |          hashed_6_fu_812          |    0    |    33   |
|          |         add_ln11_1_fu_818         |    0    |    22   |
|          |          add_ln85_fu_903          |    0    |    39   |
|----------|-----------------------------------|---------|---------|
|          |           or_ln80_fu_879          |    0    |    64   |
|    or    |           or_ln81_fu_885          |    0    |    64   |
|          |           or_ln82_fu_891          |    0    |    64   |
|          |           or_ln83_fu_897          |    0    |    64   |
|----------|-----------------------------------|---------|---------|
|          |          and_ln47_fu_520          |    0    |    2    |
|    and   |          and_ln121_fu_572         |    0    |    64   |
|          |         and_ln121_1_fu_578        |    0    |    64   |
|          |            match_fu_584           |    0    |    64   |
|----------|-----------------------------------|---------|---------|
|          |          icmp_ln12_fu_375         |    0    |    9    |
|          |          icmp_ln47_fu_515         |    0    |    14   |
|          |          icmp_ln93_fu_590         |    0    |    29   |
|   icmp   |          icmp_ln99_fu_596         |    0    |    20   |
|          |         icmp_ln124_fu_703         |    0    |    20   |
|          |         icmp_ln12_1_fu_719        |    0    |    9    |
|          |          icmp_ln79_fu_863         |    0    |    17   |
|----------|-----------------------------------|---------|---------|
|   lshr   |          lshr_ln13_fu_385         |    0    |    51   |
|          |         lshr_ln13_1_fu_729        |    0    |    51   |
|----------|-----------------------------------|---------|---------|
|          |          shl_ln14_fu_404          |    0    |    0    |
|    shl   |         shl_ln14_1_fu_748         |    0    |    0    |
|          |          shl_ln80_fu_873          |    0    |   100   |
|----------|-----------------------------------|---------|---------|
|          |             ptr_fu_656            |    0    |    32   |
|  select  |         upper_ptr_1_fu_677        |    0    |    32   |
|          |         lower_ptr_2_fu_685        |    0    |    32   |
|----------|-----------------------------------|---------|---------|
|          |          hashed_5_fu_430          |    0    |    32   |
|    xor   |          hashed_12_fu_490         |    0    |    15   |
|          |          hashed_11_fu_774         |    0    |    32   |
|          |          hashed_13_fu_834         |    0    |    15   |
|----------|-----------------------------------|---------|---------|
|    sub   |          sub_ln101_fu_616         |    0    |    39   |
|          |         sub_ln101_1_fu_636        |    0    |    38   |
|----------|-----------------------------------|---------|---------|
|          |     nextCode_read_read_fu_118     |    0    |    0    |
|   read   |        key_read_read_fu_124       |    0    |    0    |
|          | assoc_mem_fill_read_1_read_fu_130 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |             grp_fu_353            |    0    |    0    |
| bitselect|             tmp_fu_608            |    0    |    0    |
|          |         tobool_i_i_fu_664         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |        key_quarter_0_fu_361       |    0    |    0    |
|          |         trunc_ln13_fu_390         |    0    |    0    |
|          |          empty_53_fu_436          |    0    |    0    |
|          |         trunc_ln17_fu_440         |    0    |    0    |
|          |        trunc_ln17_2_fu_452        |    0    |    0    |
|          |        trunc_ln17_4_fu_456        |    0    |    0    |
|   trunc  |         stored_key_fu_501         |    0    |    0    |
|          |         trunc_ln96_fu_693         |    0    |    0    |
|          |        trunc_ln13_1_fu_734        |    0    |    0    |
|          |          empty_55_fu_780          |    0    |    0    |
|          |        trunc_ln17_5_fu_784        |    0    |    0    |
|          |        trunc_ln17_6_fu_796        |    0    |    0    |
|          |        trunc_ln17_7_fu_800        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |          zext_ln10_fu_365         |    0    |    0    |
|          |           i_cast_fu_381           |    0    |    0    |
|          |          zext_ln13_fu_394         |    0    |    0    |
|          |          zext_ln15_fu_426         |    0    |    0    |
|          |          zext_ln42_fu_496         |    0    |    0    |
|          |         zext_ln116_fu_553         |    0    |    0    |
|          |         zext_ln117_fu_557         |    0    |    0    |
|          |         zext_ln118_fu_562         |    0    |    0    |
|   zext   |         zext_ln119_fu_567         |    0    |    0    |
|          |         zext_ln101_fu_632         |    0    |    0    |
|          |        zext_ln101_1_fu_652        |    0    |    0    |
|          |         zext_ln128_fu_709         |    0    |    0    |
|          |          i_1_cast_fu_725          |    0    |    0    |
|          |         zext_ln13_1_fu_738        |    0    |    0    |
|          |         zext_ln15_1_fu_770        |    0    |    0    |
|          |          zext_ln28_fu_840         |    0    |    0    |
|          |          zext_ln80_fu_869         |    0    |    0    |
|          |         zext_ln145_fu_909         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |           lshr_ln_fu_416          |    0    |    0    |
|          |          trunc_ln3_fu_480         |    0    |    0    |
|          |            value_fu_505           |    0    |    0    |
|          |        key_quarter_1_fu_526       |    0    |    0    |
|          |        key_quarter_2_fu_535       |    0    |    0    |
|partselect|        key_quarter_3_fu_544       |    0    |    0    |
|          |        lshr_ln101_1_fu_622        |    0    |    0    |
|          |        lshr_ln101_2_fu_642        |    0    |    0    |
|          |         lshr_ln15_1_fu_760        |    0    |    0    |
|          |        trunc_ln18_1_fu_824        |    0    |    0    |
|          |            tmp_4_fu_854           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |           shl_ln_fu_444           |    0    |    0    |
|          |        trunc_ln17_1_fu_460        |    0    |    0    |
|bitconcatenate|         shl_ln17_1_fu_788         |    0    |    0    |
|          |        trunc_ln17_3_fu_804        |    0    |    0    |
|          |            or_ln_fu_845           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |            mrv_s_fu_913           |    0    |    0    |
|insertvalue|            mrv_1_fu_919           |    0    |    0    |
|          |            mrv_2_fu_925           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   1457  |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|       add_ln12_1_reg_1076       |    5   |
|         add_ln12_reg_968        |    5   |
|          addr_reg_1057          |    6   |
|         and_ln47_reg_991        |    1   |
|  assoc_mem_fill_read_1_reg_946  |   32   |
| assoc_mem_quarter_0_addr_reg_995|    5   |
|assoc_mem_quarter_1_addr_reg_1000|    5   |
|assoc_mem_quarter_2_addr_reg_1005|    5   |
|assoc_mem_quarter_3_addr_reg_1010|    5   |
|  assoc_mem_value_addr_reg_1066  |    6   |
|  assoc_mem_value_load_reg_1071  |   12   |
|    hash_table_addr_1_reg_1089   |   15   |
|     hash_table_addr_reg_981     |   15   |
|        hashed_11_reg_1084       |   32   |
|         hashed_2_reg_241        |   32   |
|         hashed_5_reg_976        |   32   |
|         hashed_8_reg_287        |   32   |
|     hit_write_assign_reg_317    |    1   |
|           i_1_reg_276           |    5   |
|            i_reg_230            |    5   |
|       icmp_ln124_reg_1062       |    1   |
|        icmp_ln93_reg_1040       |    1   |
|      key_quarter_0_reg_957      |    5   |
|         key_read_reg_937        |   20   |
|       lower_ptr_2_reg_1052      |   32   |
|        lower_ptr_reg_265        |   32   |
|     match_quarter_0_reg_1015    |   64   |
|     match_quarter_1_reg_1020    |   64   |
|     match_quarter_2_reg_1025    |   64   |
|     match_quarter_3_reg_1030    |   64   |
|          match_reg_1035         |   64   |
|      nextCode_read_reg_931      |   12   |
|        phi_ln158_reg_338        |   32   |
|   result_write_assign_reg_299   |   12   |
|       upper_ptr_1_reg_1047      |   32   |
|        upper_ptr_reg_253        |   32   |
|          value_reg_986          |   12   |
|        zext_ln10_reg_962        |   64   |
+---------------------------------+--------+
|              Total              |   863  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_143 |  p0  |   4  |  15  |   60   ||    20   |
| grp_access_fu_156 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_169 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_182 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_195 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_208 |  p0  |   3  |   6  |   18   ||    14   |
|  hashed_2_reg_241 |  p0  |   2  |  32  |   64   ||    9    |
| upper_ptr_reg_253 |  p0  |   2  |  32  |   64   ||    9    |
|  hashed_8_reg_287 |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   310  ||  4.575  ||    97   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1457  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   97   |
|  Register |    -   |   863  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   863  |  1554  |
+-----------+--------+--------+--------+
