Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Jun  3 15:44:13 2025
| Host         : bowang1308-Precision-M4800 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_methodology -file SPI_Master_With_Multi_CS_methodology_drc_routed.rpt -pb SPI_Master_With_Multi_CS_methodology_drc_routed.pb -rpx SPI_Master_With_Multi_CS_methodology_drc_routed.rpx
| Design       : SPI_Master_With_Multi_CS
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 33
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 33         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on i_Rst_L relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on i_SPI_MISO relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on i_Slave_Select[0] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on i_Slave_Select[1] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on i_TX_Byte[0] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on i_TX_Byte[1] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on i_TX_Byte[2] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on i_TX_Byte[3] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on i_TX_Byte[4] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on i_TX_Byte[5] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on i_TX_Byte[6] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on i_TX_Byte[7] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on i_TX_Count[0] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on i_TX_Count[1] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on i_TX_DV relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on o_RX_Byte[0] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on o_RX_Byte[1] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on o_RX_Byte[2] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on o_RX_Byte[3] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on o_RX_Byte[4] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on o_RX_Byte[5] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on o_RX_Byte[6] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on o_RX_Byte[7] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on o_RX_Count[0] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on o_RX_Count[1] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on o_RX_DV relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on o_SPI_CS[0] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on o_SPI_CS[1] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on o_SPI_CS[2] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on o_SPI_CS[3] relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on o_SPI_Clk relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on o_SPI_MOSI relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on o_TX_Ready relative to the rising and/or falling clock edge(s) of clk_sys.
Related violations: <none>


