

================================================================
== Vitis HLS Report for 'l_bias_scale_j_proc48_Pipeline_l_bias_scale_j'
================================================================
* Date:           Fri Sep 15 01:51:51 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|       44|  0.147 us|  0.147 us|   44|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_scale_j  |       42|       42|        13|          2|          2|    16|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1034|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    48|     2288|    44336|    -|
|Memory               |        4|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      607|    -|
|Register             |        -|     -|     3296|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|    48|     5584|    46009|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     1|       ~0|       10|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |               Instance               |             Module            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U20138  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20139  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20140  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20141  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20142  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20143  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20144  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20145  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20146  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20147  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20148  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20149  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20150  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20151  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20152  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20153  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |mux_5129_32_1_1_U20170                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U20171                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U20172                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U20173                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U20174                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U20175                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U20176                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U20177                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U20178                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U20179                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U20180                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U20181                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U20182                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U20183                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U20184                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U20185                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |sitofp_32s_32_5_no_dsp_1_U20154       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U20155       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U20156       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U20157       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U20158       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U20159       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U20160       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U20161       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U20162       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U20163       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U20164       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U20165       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U20166       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U20167       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U20168       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U20169       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |Total                                 |                               |        0|  48| 2288| 44336|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                               Module                              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf10_V_U  |l_bias_scale_j_proc48_Pipeline_l_bias_scale_j_buf10_V_ROM_AUTO_1R  |        4|  0|   0|    0|  3072|   12|     1|        36864|
    +-----------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                                   |        4|  0|   0|    0|  3072|   12|     1|        36864|
    +-----------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln226_fu_1450_p2              |         +|   0|  0|  12|           5|           1|
    |outp0_dp_V_16_fu_1524_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_17_fu_1550_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_18_fu_1576_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_19_fu_1602_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_20_fu_1628_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_21_fu_1654_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_22_fu_1680_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_23_fu_1706_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_24_fu_1732_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_25_fu_1758_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_26_fu_1784_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_27_fu_1810_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_28_fu_1836_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_29_fu_1862_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_30_fu_1888_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_fu_1504_p2             |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_16_fu_1921_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_17_fu_1930_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_18_fu_1939_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_19_fu_1948_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_20_fu_1957_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_21_fu_1966_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_22_fu_1975_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_23_fu_1984_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_24_fu_1993_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_25_fu_2002_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_26_fu_2011_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_27_fu_2020_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_28_fu_2029_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_29_fu_2038_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_30_fu_2047_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_fu_1912_p2             |         +|   0|  0|  31|          24|          24|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln226_fu_1444_p2             |      icmp|   0|  0|  10|           5|           6|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |empty_3524_fu_1480_p2             |        or|   0|  0|  12|          12|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1034|         794|         781|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3              |   9|          2|    5|         10|
    |block_C_drainer3_blk_n            |   9|          2|    1|          2|
    |buf10_V_address0                  |  14|          3|   12|         36|
    |grp_fu_1260_p0                    |  14|          3|   32|         96|
    |grp_fu_1264_p0                    |  14|          3|   32|         96|
    |grp_fu_1268_p0                    |  14|          3|   32|         96|
    |grp_fu_1272_p0                    |  14|          3|   32|         96|
    |grp_fu_1276_p0                    |  14|          3|   32|         96|
    |grp_fu_1280_p0                    |  14|          3|   32|         96|
    |grp_fu_1284_p0                    |  14|          3|   32|         96|
    |grp_fu_1288_p0                    |  14|          3|   32|         96|
    |grp_fu_1292_p0                    |  14|          3|   32|         96|
    |grp_fu_1296_p0                    |  14|          3|   32|         96|
    |grp_fu_1300_p0                    |  14|          3|   32|         96|
    |grp_fu_1304_p0                    |  14|          3|   32|         96|
    |grp_fu_1308_p0                    |  14|          3|   32|         96|
    |grp_fu_1312_p0                    |  14|          3|   32|         96|
    |grp_fu_1316_p0                    |  14|          3|   32|         96|
    |grp_fu_1320_p0                    |  14|          3|   32|         96|
    |grp_fu_1324_p0                    |  14|          3|   32|         96|
    |grp_fu_1327_p0                    |  14|          3|   32|         96|
    |grp_fu_1330_p0                    |  14|          3|   32|         96|
    |grp_fu_1333_p0                    |  14|          3|   32|         96|
    |grp_fu_1336_p0                    |  14|          3|   32|         96|
    |grp_fu_1339_p0                    |  14|          3|   32|         96|
    |grp_fu_1342_p0                    |  14|          3|   32|         96|
    |grp_fu_1345_p0                    |  14|          3|   32|         96|
    |grp_fu_1348_p0                    |  14|          3|   32|         96|
    |grp_fu_1351_p0                    |  14|          3|   32|         96|
    |grp_fu_1354_p0                    |  14|          3|   32|         96|
    |grp_fu_1357_p0                    |  14|          3|   32|         96|
    |grp_fu_1360_p0                    |  14|          3|   32|         96|
    |grp_fu_1363_p0                    |  14|          3|   32|         96|
    |grp_fu_1366_p0                    |  14|          3|   32|         96|
    |grp_fu_1369_p0                    |  14|          3|   32|         96|
    |j_fu_1210                         |   9|          2|    5|         10|
    |outp_ds1_blk_n                    |   9|          2|    1|          2|
    |outp_ds1_din                      |  14|          3|  512|       1536|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 607|        131| 1570|       4689|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |conv_i10_10_i_i_i_reg_19328       |  32|   0|   32|          0|
    |conv_i10_11_i_i_i_reg_19338       |  32|   0|   32|          0|
    |conv_i10_12_i_i_i_reg_19348       |  32|   0|   32|          0|
    |conv_i10_13_i_i_i_reg_19358       |  32|   0|   32|          0|
    |conv_i10_14_i_i_i_reg_19368       |  32|   0|   32|          0|
    |conv_i10_15_i_i_i_reg_19378       |  32|   0|   32|          0|
    |conv_i10_1_i_i_i_reg_19238        |  32|   0|   32|          0|
    |conv_i10_2_i_i_i_reg_19248        |  32|   0|   32|          0|
    |conv_i10_3_i_i_i_reg_19258        |  32|   0|   32|          0|
    |conv_i10_4_i_i_i_reg_19268        |  32|   0|   32|          0|
    |conv_i10_5_i_i_i_reg_19278        |  32|   0|   32|          0|
    |conv_i10_6_i_i_i_reg_19288        |  32|   0|   32|          0|
    |conv_i10_7_i_i_i_reg_19298        |  32|   0|   32|          0|
    |conv_i10_8_i_i_i_reg_19308        |  32|   0|   32|          0|
    |conv_i10_9_i_i_i_reg_19318        |  32|   0|   32|          0|
    |conv_i10_i_i_i_reg_19228          |  32|   0|   32|          0|
    |conv_i_10_i_i_i_reg_19438         |  32|   0|   32|          0|
    |conv_i_11_i_i_i_reg_19443         |  32|   0|   32|          0|
    |conv_i_12_i_i_i_reg_19448         |  32|   0|   32|          0|
    |conv_i_13_i_i_i_reg_19453         |  32|   0|   32|          0|
    |conv_i_14_i_i_i_reg_19458         |  32|   0|   32|          0|
    |conv_i_15_i_i_i_reg_19463         |  32|   0|   32|          0|
    |conv_i_1_i_i_i_reg_19393          |  32|   0|   32|          0|
    |conv_i_2_i_i_i_reg_19398          |  32|   0|   32|          0|
    |conv_i_3_i_i_i_reg_19403          |  32|   0|   32|          0|
    |conv_i_4_i_i_i_reg_19408          |  32|   0|   32|          0|
    |conv_i_5_i_i_i_reg_19413          |  32|   0|   32|          0|
    |conv_i_6_i_i_i_reg_19418          |  32|   0|   32|          0|
    |conv_i_7_i_i_i_reg_19423          |  32|   0|   32|          0|
    |conv_i_8_i_i_i_reg_19428          |  32|   0|   32|          0|
    |conv_i_9_i_i_i_reg_19433          |  32|   0|   32|          0|
    |conv_i_i_i_i_reg_19388            |  32|   0|   32|          0|
    |i_op_assign_15_reg_19253          |  32|   0|   32|          0|
    |i_op_assign_16_reg_19263          |  32|   0|   32|          0|
    |i_op_assign_17_reg_19273          |  32|   0|   32|          0|
    |i_op_assign_18_reg_19283          |  32|   0|   32|          0|
    |i_op_assign_19_reg_19293          |  32|   0|   32|          0|
    |i_op_assign_20_reg_19303          |  32|   0|   32|          0|
    |i_op_assign_21_reg_19313          |  32|   0|   32|          0|
    |i_op_assign_22_reg_19323          |  32|   0|   32|          0|
    |i_op_assign_23_reg_19333          |  32|   0|   32|          0|
    |i_op_assign_24_reg_19343          |  32|   0|   32|          0|
    |i_op_assign_25_reg_19353          |  32|   0|   32|          0|
    |i_op_assign_26_reg_19363          |  32|   0|   32|          0|
    |i_op_assign_27_reg_19373          |  32|   0|   32|          0|
    |i_op_assign_28_reg_19383          |  32|   0|   32|          0|
    |i_op_assign_reg_19233             |  32|   0|   32|          0|
    |i_op_assign_s_reg_19243           |  32|   0|   32|          0|
    |icmp_ln226_reg_18809              |   1|   0|    1|          0|
    |j_fu_1210                         |   5|   0|    5|          0|
    |outp0_dp_V_16_reg_18838           |  24|   0|   24|          0|
    |outp0_dp_V_17_reg_18848           |  24|   0|   24|          0|
    |outp0_dp_V_18_reg_18858           |  24|   0|   24|          0|
    |outp0_dp_V_19_reg_18868           |  24|   0|   24|          0|
    |outp0_dp_V_20_reg_18878           |  24|   0|   24|          0|
    |outp0_dp_V_21_reg_18888           |  24|   0|   24|          0|
    |outp0_dp_V_22_reg_18898           |  24|   0|   24|          0|
    |outp0_dp_V_23_reg_18908           |  24|   0|   24|          0|
    |outp0_dp_V_24_reg_18918           |  24|   0|   24|          0|
    |outp0_dp_V_25_reg_18928           |  24|   0|   24|          0|
    |outp0_dp_V_26_reg_18938           |  24|   0|   24|          0|
    |outp0_dp_V_27_reg_18948           |  24|   0|   24|          0|
    |outp0_dp_V_28_reg_18958           |  24|   0|   24|          0|
    |outp0_dp_V_29_reg_18968           |  24|   0|   24|          0|
    |outp0_dp_V_30_reg_18978           |  24|   0|   24|          0|
    |outp0_dp_V_reg_18823              |  24|   0|   24|          0|
    |outp1_dp_V_16_reg_19003           |  24|   0|   24|          0|
    |outp1_dp_V_17_reg_19013           |  24|   0|   24|          0|
    |outp1_dp_V_18_reg_19023           |  24|   0|   24|          0|
    |outp1_dp_V_19_reg_19033           |  24|   0|   24|          0|
    |outp1_dp_V_20_reg_19043           |  24|   0|   24|          0|
    |outp1_dp_V_21_reg_19053           |  24|   0|   24|          0|
    |outp1_dp_V_22_reg_19063           |  24|   0|   24|          0|
    |outp1_dp_V_23_reg_19073           |  24|   0|   24|          0|
    |outp1_dp_V_24_reg_19083           |  24|   0|   24|          0|
    |outp1_dp_V_25_reg_19093           |  24|   0|   24|          0|
    |outp1_dp_V_26_reg_19103           |  24|   0|   24|          0|
    |outp1_dp_V_27_reg_19113           |  24|   0|   24|          0|
    |outp1_dp_V_28_reg_19123           |  24|   0|   24|          0|
    |outp1_dp_V_29_reg_19133           |  24|   0|   24|          0|
    |outp1_dp_V_30_reg_19143           |  24|   0|   24|          0|
    |outp1_dp_V_reg_18993              |  24|   0|   24|          0|
    |reg_1372                          |  32|   0|   32|          0|
    |reg_1376                          |  32|   0|   32|          0|
    |reg_1380                          |  32|   0|   32|          0|
    |reg_1384                          |  32|   0|   32|          0|
    |reg_1388                          |  32|   0|   32|          0|
    |reg_1392                          |  32|   0|   32|          0|
    |reg_1396                          |  32|   0|   32|          0|
    |reg_1400                          |  32|   0|   32|          0|
    |reg_1404                          |  32|   0|   32|          0|
    |reg_1408                          |  32|   0|   32|          0|
    |reg_1412                          |  32|   0|   32|          0|
    |reg_1416                          |  32|   0|   32|          0|
    |reg_1420                          |  32|   0|   32|          0|
    |reg_1424                          |  32|   0|   32|          0|
    |reg_1428                          |  32|   0|   32|          0|
    |reg_1432                          |  32|   0|   32|          0|
    |tmp_471_i_i_reg_18843             |  24|   0|   24|          0|
    |tmp_473_i_i_reg_18853             |  24|   0|   24|          0|
    |tmp_475_i_i_reg_18863             |  24|   0|   24|          0|
    |tmp_477_i_i_reg_18873             |  24|   0|   24|          0|
    |tmp_479_i_i_reg_18883             |  24|   0|   24|          0|
    |tmp_481_i_i_reg_18893             |  24|   0|   24|          0|
    |tmp_483_i_i_reg_18903             |  24|   0|   24|          0|
    |tmp_485_i_i_reg_18913             |  24|   0|   24|          0|
    |tmp_487_i_i_reg_18923             |  24|   0|   24|          0|
    |tmp_489_i_i_reg_18933             |  24|   0|   24|          0|
    |tmp_491_i_i_reg_18943             |  24|   0|   24|          0|
    |tmp_493_i_i_reg_18953             |  24|   0|   24|          0|
    |tmp_495_i_i_reg_18963             |  24|   0|   24|          0|
    |tmp_497_i_i_reg_18973             |  24|   0|   24|          0|
    |tmp_499_i_i_reg_18983             |  24|   0|   24|          0|
    |tmp_reg_18813                     |  11|   0|   12|          1|
    |trunc_ln674_reg_18833             |  24|   0|   24|          0|
    |icmp_ln226_reg_18809              |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |3296|  32| 3234|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc48_Pipeline_l_bias_scale_j|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc48_Pipeline_l_bias_scale_j|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc48_Pipeline_l_bias_scale_j|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc48_Pipeline_l_bias_scale_j|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc48_Pipeline_l_bias_scale_j|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc48_Pipeline_l_bias_scale_j|  return value|
|block_C_drainer3_dout            |   in|  768|     ap_fifo|                               block_C_drainer3|       pointer|
|block_C_drainer3_num_data_valid  |   in|    3|     ap_fifo|                               block_C_drainer3|       pointer|
|block_C_drainer3_fifo_cap        |   in|    3|     ap_fifo|                               block_C_drainer3|       pointer|
|block_C_drainer3_empty_n         |   in|    1|     ap_fifo|                               block_C_drainer3|       pointer|
|block_C_drainer3_read            |  out|    1|     ap_fifo|                               block_C_drainer3|       pointer|
|outp_ds1_din                     |  out|  512|     ap_fifo|                                       outp_ds1|       pointer|
|outp_ds1_num_data_valid          |   in|    3|     ap_fifo|                                       outp_ds1|       pointer|
|outp_ds1_fifo_cap                |   in|    3|     ap_fifo|                                       outp_ds1|       pointer|
|outp_ds1_full_n                  |   in|    1|     ap_fifo|                                       outp_ds1|       pointer|
|outp_ds1_write                   |  out|    1|     ap_fifo|                                       outp_ds1|       pointer|
|jj_load                          |   in|    7|     ap_none|                                        jj_load|        scalar|
|pack_seq_offset_load             |   in|    9|     ap_none|                           pack_seq_offset_load|        scalar|
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

