<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.3.469
Sat Feb 06 23:55:53 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     top
Device,speed:    LCMXO3LF-6900C,M
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'dac_clk_p_c' 72.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.198ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:genbus/unpackx/SLICE_220">genbus/unpackx/o_dw_bits_i1</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    SP8KC      Port           <A href="#@comp:genbus/genhex/mux_98">genbus/genhex/mux_98</A>(ASIC)  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               0.304ns  (43.8% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.304ns physical path delay genbus/unpackx/SLICE_220 to genbus/genhex/mux_98 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.106ns) by 0.198ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.133,R19C18B.CLK,R19C18B.Q1,genbus/unpackx/SLICE_220:ROUTE, 0.171,R19C18B.Q1,EBR_R20C16.AD4,genbus/hb_bits_1">Data path</A> genbus/unpackx/SLICE_220 to genbus/genhex/mux_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18B.CLK to     R19C18B.Q1 <A href="#@comp:genbus/unpackx/SLICE_220">genbus/unpackx/SLICE_220</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.171<A href="#@net:genbus/hb_bits_1:R19C18B.Q1:EBR_R20C16.AD4:0.171">     R19C18B.Q1 to EBR_R20C16.AD4</A> <A href="#@net:genbus/hb_bits_1">genbus/hb_bits_1</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    0.304   (43.8% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R19C18B.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to genbus/unpackx/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R19C18B.CLK:0.698">     LPLL.CLKOP to R19C18B.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.752,LPLL.CLKOP,EBR_R20C16.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to genbus/genhex/mux_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.752<A href="#@net:dac_clk_p_c:LPLL.CLKOP:EBR_R20C16.CLK:0.752">     LPLL.CLKOP to EBR_R20C16.CLK</A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.752   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.198ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:genbus/unpackx/SLICE_221">genbus/unpackx/o_dw_bits_i3</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    SP8KC      Port           <A href="#@comp:genbus/genhex/mux_98">genbus/genhex/mux_98</A>(ASIC)  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               0.304ns  (43.8% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.304ns physical path delay genbus/unpackx/SLICE_221 to genbus/genhex/mux_98 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.106ns) by 0.198ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.133,R19C17B.CLK,R19C17B.Q1,genbus/unpackx/SLICE_221:ROUTE, 0.171,R19C17B.Q1,EBR_R20C16.AD6,genbus/hb_bits_3">Data path</A> genbus/unpackx/SLICE_221 to genbus/genhex/mux_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C17B.CLK to     R19C17B.Q1 <A href="#@comp:genbus/unpackx/SLICE_221">genbus/unpackx/SLICE_221</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.171<A href="#@net:genbus/hb_bits_3:R19C17B.Q1:EBR_R20C16.AD6:0.171">     R19C17B.Q1 to EBR_R20C16.AD6</A> <A href="#@net:genbus/hb_bits_3">genbus/hb_bits_3</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    0.304   (43.8% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R19C17B.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to genbus/unpackx/SLICE_221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R19C17B.CLK:0.698">     LPLL.CLKOP to R19C17B.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.752,LPLL.CLKOP,EBR_R20C16.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to genbus/genhex/mux_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.752<A href="#@net:dac_clk_p_c:LPLL.CLKOP:EBR_R20C16.CLK:0.752">     LPLL.CLKOP to EBR_R20C16.CLK</A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.752   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.300ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_222">genbus/unpackx/o_dw_bits_i4</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    SP8KC      Port           <A href="#@comp:genbus/genhex/mux_98">genbus/genhex/mux_98</A>(ASIC)  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               0.424ns  (31.4% logic, 68.6% route), 1 logic levels.

 Constraint Details:

      0.424ns physical path delay SLICE_222 to genbus/genhex/mux_98 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.072ns skew requirement (totaling 0.124ns) by 0.300ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.133,R21C18D.CLK,R21C18D.Q0,SLICE_222:ROUTE, 0.291,R21C18D.Q0,EBR_R20C16.AD7,genbus/hb_bits_4">Data path</A> SLICE_222 to genbus/genhex/mux_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C18D.CLK to     R21C18D.Q0 <A href="#@comp:SLICE_222">SLICE_222</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.291<A href="#@net:genbus/hb_bits_4:R21C18D.Q0:EBR_R20C16.AD7:0.291">     R21C18D.Q0 to EBR_R20C16.AD7</A> <A href="#@net:genbus/hb_bits_4">genbus/hb_bits_4</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    0.424   (31.4% logic, 68.6% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.680,LPLL.CLKOP,R21C18D.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.680<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R21C18D.CLK:0.680">     LPLL.CLKOP to R21C18D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.752,LPLL.CLKOP,EBR_R20C16.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to genbus/genhex/mux_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.752<A href="#@net:dac_clk_p_c:LPLL.CLKOP:EBR_R20C16.CLK:0.752">     LPLL.CLKOP to EBR_R20C16.CLK</A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.752   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.300ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/SLICE_516">o_dac_a_9__I_0/startup_timer_FSM_i0_i14</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:o_dac_a_9__I_0/SLICE_515">o_dac_a_9__I_0/startup_timer_FSM_i0_i15</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               0.276ns  (48.2% logic, 51.8% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay o_dac_a_9__I_0/SLICE_516 to o_dac_a_9__I_0/SLICE_515 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.300ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.133,R24C20A.CLK,R24C20A.Q0,o_dac_a_9__I_0/SLICE_516:ROUTE, 0.143,R24C20A.Q0,R24C20B.CE,o_dac_a_9__I_0/dac_clk_p_c_enable_472">Data path</A> o_dac_a_9__I_0/SLICE_516 to o_dac_a_9__I_0/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C20A.CLK to     R24C20A.Q0 <A href="#@comp:o_dac_a_9__I_0/SLICE_516">o_dac_a_9__I_0/SLICE_516</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.143<A href="#@net:o_dac_a_9__I_0/dac_clk_p_c_enable_472:R24C20A.Q0:R24C20B.CE:0.143">     R24C20A.Q0 to R24C20B.CE    </A> <A href="#@net:o_dac_a_9__I_0/dac_clk_p_c_enable_472">o_dac_a_9__I_0/dac_clk_p_c_enable_472</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    0.276   (48.2% logic, 51.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.680,LPLL.CLKOP,R24C20A.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.680<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R24C20A.CLK:0.680">     LPLL.CLKOP to R24C20A.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.680,LPLL.CLKOP,R24C20B.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.680<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R24C20B.CLK:0.680">     LPLL.CLKOP to R24C20B.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.302ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/SLICE_515">o_dac_a_9__I_0/startup_timer_FSM_i0_i15</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:o_dac_a_9__I_0/SLICE_516">o_dac_a_9__I_0/startup_timer_FSM_i0_i14</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               0.278ns  (47.8% logic, 52.2% route), 1 logic levels.

 Constraint Details:

      0.278ns physical path delay o_dac_a_9__I_0/SLICE_515 to o_dac_a_9__I_0/SLICE_516 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.302ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.133,R24C20B.CLK,R24C20B.Q0,o_dac_a_9__I_0/SLICE_515:ROUTE, 0.145,R24C20B.Q0,R24C20A.CE,o_dac_a_9__I_0/cw_mux_dac_a_mux_sel_N_1885">Data path</A> o_dac_a_9__I_0/SLICE_515 to o_dac_a_9__I_0/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C20B.CLK to     R24C20B.Q0 <A href="#@comp:o_dac_a_9__I_0/SLICE_515">o_dac_a_9__I_0/SLICE_515</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE        10     0.145<A href="#@net:o_dac_a_9__I_0/cw_mux_dac_a_mux_sel_N_1885:R24C20B.Q0:R24C20A.CE:0.145">     R24C20B.Q0 to R24C20A.CE    </A> <A href="#@net:o_dac_a_9__I_0/cw_mux_dac_a_mux_sel_N_1885">o_dac_a_9__I_0/cw_mux_dac_a_mux_sel_N_1885</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    0.278   (47.8% logic, 52.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.680,LPLL.CLKOP,R24C20B.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.680<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R24C20B.CLK:0.680">     LPLL.CLKOP to R24C20B.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.680,LPLL.CLKOP,R24C20A.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.680<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R24C20A.CLK:0.680">     LPLL.CLKOP to R24C20A.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_659">txtransport/lcl_data_i0</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:txtransport/SLICE_596">txtransport/o_uart_tx_48</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_659 to txtransport/SLICE_596 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.133,R23C18A.CLK,R23C18A.Q0,SLICE_659:ROUTE, 0.152,R23C18A.Q0,R23C18C.M0,txtransport/lcl_data_0">Data path</A> SLICE_659 to txtransport/SLICE_596:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C18A.CLK to     R23C18A.Q0 <A href="#@comp:SLICE_659">SLICE_659</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.152<A href="#@net:txtransport/lcl_data_0:R23C18A.Q0:R23C18C.M0:0.152">     R23C18A.Q0 to R23C18C.M0    </A> <A href="#@net:txtransport/lcl_data_0">txtransport/lcl_data_0</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.680,LPLL.CLKOP,R23C18A.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to SLICE_659:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.680<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R23C18A.CLK:0.680">     LPLL.CLKOP to R23C18A.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.680,LPLL.CLKOP,R23C18C.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to txtransport/SLICE_596:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.680<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R23C18C.CLK:0.680">     LPLL.CLKOP to R23C18C.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_447">o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i17</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595">o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i8</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_447 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.133,R8C40B.CLK,R8C40B.Q1,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_447:ROUTE, 0.152,R8C40B.Q1,R8C40A.M0,o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_0_14">Data path</A> o_dac_a_9__I_0/carrier/qtr_inst/SLICE_447 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C40B.CLK to      R8C40B.Q1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_447">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_447</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.152<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_0_14:R8C40B.Q1:R8C40A.M0:0.152">      R8C40B.Q1 to R8C40A.M0     </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_0_14">o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_0_14</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R8C40B.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R8C40B.CLK:0.698">     LPLL.CLKOP to R8C40B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R8C40A.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R8C40A.CLK:0.698">     LPLL.CLKOP to R8C40A.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_448">o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i18</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595">o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i9</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_448 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.133,R8C40D.CLK,R8C40D.Q0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_448:ROUTE, 0.152,R8C40D.Q0,R8C40A.M1,o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_0_15">Data path</A> o_dac_a_9__I_0/carrier/qtr_inst/SLICE_448 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C40D.CLK to      R8C40D.Q0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_448">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_448</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.152<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_0_15:R8C40D.Q0:R8C40A.M1:0.152">      R8C40D.Q0 to R8C40A.M1     </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_0_15">o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_0_15</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R8C40D.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_448:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R8C40D.CLK:0.698">     LPLL.CLKOP to R8C40D.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R8C40A.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R8C40A.CLK:0.698">     LPLL.CLKOP to R8C40A.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:rxtransport/SLICE_625">rxtransport/data_reg_i0_i0</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:rxtransport/SLICE_615">rxtransport/o_data__i1</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay rxtransport/SLICE_625 to rxtransport/SLICE_615 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.133,R12C23D.CLK,R12C23D.Q0,rxtransport/SLICE_625:ROUTE, 0.152,R12C23D.Q0,R12C23C.M0,rxtransport/data_reg_0">Data path</A> rxtransport/SLICE_625 to rxtransport/SLICE_615:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C23D.CLK to     R12C23D.Q0 <A href="#@comp:rxtransport/SLICE_625">rxtransport/SLICE_625</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.152<A href="#@net:rxtransport/data_reg_0:R12C23D.Q0:R12C23C.M0:0.152">     R12C23D.Q0 to R12C23C.M0    </A> <A href="#@net:rxtransport/data_reg_0">rxtransport/data_reg_0</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R12C23D.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to rxtransport/SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R12C23D.CLK:0.698">     LPLL.CLKOP to R12C23D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R12C23C.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to rxtransport/SLICE_615:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R12C23C.CLK:0.698">     LPLL.CLKOP to R12C23C.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:rxtransport/SLICE_628">rxtransport/data_reg_i0_i7</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:rxtransport/SLICE_628">rxtransport/data_reg_i0_i6</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay rxtransport/SLICE_628 to rxtransport/SLICE_628 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.133,R19C16D.CLK,R19C16D.Q1,rxtransport/SLICE_628:ROUTE, 0.152,R19C16D.Q1,R19C16D.M0,rxtransport/data_reg_7">Data path</A> rxtransport/SLICE_628 to rxtransport/SLICE_628:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C16D.CLK to     R19C16D.Q1 <A href="#@comp:rxtransport/SLICE_628">rxtransport/SLICE_628</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.152<A href="#@net:rxtransport/data_reg_7:R19C16D.Q1:R19C16D.M0:0.152">     R19C16D.Q1 to R19C16D.M0    </A> <A href="#@net:rxtransport/data_reg_7">rxtransport/data_reg_7</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R19C16D.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to rxtransport/SLICE_628:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R19C16D.CLK:0.698">     LPLL.CLKOP to R19C16D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R19C16D.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to rxtransport/SLICE_628:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R19C16D.CLK:0.698">     LPLL.CLKOP to R19C16D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="FREQUENCY NET 'lo_pll_out' 420.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "lo_pll_out" 420.000000 MHz ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.384ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_342">clock_phase_shifter_inst/o_clk_i_9</A>  (from <A href="#@net:lo_pll_out">lo_pll_out</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_342">clock_phase_shifter_inst/o_clk_i_9</A>  (to <A href="#@net:lo_pll_out">lo_pll_out</A> +)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_342 to SLICE_342 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.384ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'lo_pll_out' 420.000000 MHz ;:REG_DEL, 0.133,R2C25D.CLK,R2C25D.Q0,SLICE_342:ROUTE, 0.135,R2C25D.Q0,R2C25D.D0,i_clk_p_c:CTOF_DEL, 0.101,R2C25D.D0,R2C25D.F0,SLICE_342:ROUTE, 0.002,R2C25D.F0,R2C25D.DI0,i_clk_n_c">Data path</A> SLICE_342 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C25D.CLK to      R2C25D.Q0 <A href="#@comp:SLICE_342">SLICE_342</A> (from <A href="#@net:lo_pll_out">lo_pll_out</A>)
ROUTE         2     0.135<A href="#@net:i_clk_p_c:R2C25D.Q0:R2C25D.D0:0.135">      R2C25D.Q0 to R2C25D.D0     </A> <A href="#@net:i_clk_p_c">i_clk_p_c</A>
CTOF_DEL    ---     0.101      R2C25D.D0 to      R2C25D.F0 <A href="#@comp:SLICE_342">SLICE_342</A>
ROUTE         2     0.002<A href="#@net:i_clk_n_c:R2C25D.F0:R2C25D.DI0:0.002">      R2C25D.F0 to R2C25D.DI0    </A> <A href="#@net:i_clk_n_c">i_clk_n_c</A> (to <A href="#@net:lo_pll_out">lo_pll_out</A>)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'lo_pll_out' 420.000000 MHz ;:ROUTE, 0.707,RPLL.CLKOP,R2C25D.CLK,lo_pll_out">Source Clock Path</A> lo_gen/PLLInst_0 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.707<A href="#@net:lo_pll_out:RPLL.CLKOP:R2C25D.CLK:0.707">     RPLL.CLKOP to R2C25D.CLK    </A> <A href="#@net:lo_pll_out">lo_pll_out</A>
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'lo_pll_out' 420.000000 MHz ;:ROUTE, 0.707,RPLL.CLKOP,R2C25D.CLK,lo_pll_out">Destination Clock Path</A> lo_gen/PLLInst_0 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.707<A href="#@net:lo_pll_out:RPLL.CLKOP:R2C25D.CLK:0.707">     RPLL.CLKOP to R2C25D.CLK    </A> <A href="#@net:lo_pll_out">lo_pll_out</A>
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.384ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_614">clock_phase_shifter_inst/o_clk_q_10</A>  (from <A href="#@net:lo_pll_out">lo_pll_out</A> -)
   Destination:    FF         Data in        <A href="#@comp:SLICE_614">clock_phase_shifter_inst/o_clk_q_10</A>  (to <A href="#@net:lo_pll_out">lo_pll_out</A> -)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_614 to SLICE_614 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.384ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'lo_pll_out' 420.000000 MHz ;:REG_DEL, 0.133,R2C21D.CLK,R2C21D.Q0,SLICE_614:ROUTE, 0.135,R2C21D.Q0,R2C21D.D0,q_clk_p_c:CTOF_DEL, 0.101,R2C21D.D0,R2C21D.F0,SLICE_614:ROUTE, 0.002,R2C21D.F0,R2C21D.DI0,q_clk_n_c">Data path</A> SLICE_614 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C21D.CLK to      R2C21D.Q0 <A href="#@comp:SLICE_614">SLICE_614</A> (from <A href="#@net:lo_pll_out">lo_pll_out</A>)
ROUTE         2     0.135<A href="#@net:q_clk_p_c:R2C21D.Q0:R2C21D.D0:0.135">      R2C21D.Q0 to R2C21D.D0     </A> <A href="#@net:q_clk_p_c">q_clk_p_c</A>
CTOF_DEL    ---     0.101      R2C21D.D0 to      R2C21D.F0 <A href="#@comp:SLICE_614">SLICE_614</A>
ROUTE         2     0.002<A href="#@net:q_clk_n_c:R2C21D.F0:R2C21D.DI0:0.002">      R2C21D.F0 to R2C21D.DI0    </A> <A href="#@net:q_clk_n_c">q_clk_n_c</A> (to <A href="#@net:lo_pll_out">lo_pll_out</A>)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'lo_pll_out' 420.000000 MHz ;:ROUTE, 0.707,RPLL.CLKOP,R2C21D.CLK,lo_pll_out">Source Clock Path</A> lo_gen/PLLInst_0 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.707<A href="#@net:lo_pll_out:RPLL.CLKOP:R2C21D.CLK:0.707">     RPLL.CLKOP to R2C21D.CLK    </A> <A href="#@net:lo_pll_out">lo_pll_out</A>
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'lo_pll_out' 420.000000 MHz ;:ROUTE, 0.707,RPLL.CLKOP,R2C21D.CLK,lo_pll_out">Destination Clock Path</A> lo_gen/PLLInst_0 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.707<A href="#@net:lo_pll_out:RPLL.CLKOP:R2C21D.CLK:0.707">     RPLL.CLKOP to R2C21D.CLK    </A> <A href="#@net:lo_pll_out">lo_pll_out</A>
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="FREQUENCY NET 'i_ref_clk_c' 12.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "i_ref_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "dac_clk_p_c" 72.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.198 ns|   1  
                                        |             |             |
FREQUENCY NET "lo_pll_out" 420.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.384 ns|   2  
                                        |             |             |
FREQUENCY NET "i_ref_clk_c" 12.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: <A href="#@net:lo_pll_out">lo_pll_out</A>   Source: lo_gen/PLLInst_0.CLKOP   Loads: 3
   Covered under: FREQUENCY NET "lo_pll_out" 420.000000 MHz ;

Clock Domain: <A href="#@net:i_ref_clk_c">i_ref_clk_c</A>   Source: i_ref_clk.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>   Source: sys_clk_inst/PLLInst_0.CLKOP   Loads: 686
   Covered under: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 37439 paths, 4 nets, and 16206 connections (97.87% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
