/* 
 * Copyright (C) 2014-2015 ALPINE ELECTRONICS, INC.
 *
 * This program is free software; you can redistribute it and/or 
 * modify it under the terms of the GNU General Public License 
 * version 2 as published by the Free Software Foundation.

 * This program is distributed in the hope that it will be useful, 
 * but WITHOUT ANY WARRANTY; without even the implied warranty of 
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the 
 * GNU General Public License for more details.

 * You should have received a copy of the GNU General Public License 
 * along with this program; if not, write to the Free Software 
 * Foundation, Inc.
 */

/dts-v1/;

#include "imx6q.dtsi"

/ {
	model = "ALPINE LIMO Board";
	compatible = "apn,imx6q-limo", "fsl,imx6q";

	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		spi2 = &ecspi3;
		spi4 = &ecspi5;
		i2c0 = &i2c1;
		i2c1 = &i2c2;
		i2c2 = &i2c3;
		mmc1 = &usdhc2;
	};

	memory {
		reg = <0x10000000 0x80000000>;
	};

	regulators {
		compatible = "simple-bus";
#if 0
		reg_usb_otg_vbus: usb_otg_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio6 9 0>;
			enable-active-high;
		};
#endif
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB24";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB24";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <1>;
		csi_id = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};

	apn-gpio {
		compatible = "apn,imx6q-limo-apn-gpio";

		ucom-gpios {
			gpio-bdet = <&gpio6 15 0>;		/* /BDET_OUT */
			gpio-adet = <&gpio1 17 0>;		/* /ADET_OUT */
			gpio-back = <&gpio5 21 0>;		/* /BACK */
			gpio-stby = <&gpio6 8 0>;		/* /iMX_STBYEN */
			gpio-pre-acc = <&gpio5 9 0>;	/* /Pre_ACC_DET */
		};
		model-gpios {
			gpio-model-0 = <&gpio2 27 0>;	/* MODEL_0 */
			gpio-model-1 = <&gpio2 28 0>;	/* MODEL_1 */
			gpio-model-2 = <&gpio2 29 0>;	/* MODEL_2 */
			gpio-model-3 = <&gpio2 30 0>;	/* MODEL_3 */
			gpio-model-4 = <&gpio5 0 0>;	/* MODEL_4 */
		};
		debug-gpios {
			gpio-msgen = <&gpio1 25 0>;		/* MSG_EN */
		};
	};
	
	limo_aud4: limo-aud4 {
		compatible = "apn,imx6q-limo-aud4";
	};
	
	limo_aud5: limo-aud5 {
		compatible = "apn,imx6q-limo-aud5";
	};
	
	limo_aud6: limo-aud6 {
		compatible = "apn,imx6q-limo-aud6";
	};

	limo_pcm_dma: limo-pcm-dma {
		compatible = "apn,imx6q-limo-pcm-dma";
		asrc-tx = <20 21 22>;
		asrc-rx = <17 18 19>;
	};

	sound-limo-ssi1 {
		compatible = "apn,imx6q-limo-ssi1-dai";
		model = "sound-limo-ssi1";
		ssi-controller = <&ssi1>;
		audio-codec = <&limo_aud4>;
		asoc-platform = <&limo_pcm_dma>;
		asoc-cpu = <&ssi1>;
		audio-routing =
			"Ext Spk", "SPKOUTL",
			"Ext Spk", "SPKOUTR";
		mux-int-port = <1>;
		mux-int-port-regval = <0x9cf7b000 0x00006000>;
		mux-ext-port = <4>;
		mux-ext-port-regval = <0x00108000 0x00000000>;
		
		playback-buffer-size = <65536>;
		capture-buffer-size = <65536>;
		playback-asrc-enable = <1>;
		
		ssi-no = <1>;
		ssi-regs = < 0x00001040 
					 0x0000028f 
					 0x0000028f 
					 0x0004e300 
					 0x0004e300 >;
	};
	
	sound-limo-ssi2 {
		compatible = "apn,imx6q-limo-ssi2-dai";
		model = "sound-limo-ssi2";
		ssi-controller = <&ssi2>;
		audio-codec = <&limo_aud5>;
		asoc-platform = <&limo_pcm_dma>;
		asoc-cpu = <&ssi2>;
		audio-routing =
			"Ext Spk", "SPKOUTL",
			"Ext Spk", "SPKOUTR";
		mux-int-port = <2>;
		mux-int-port-regval = <0xa539c000 0x00008000>;
		mux-ext-port = <5>;
		mux-ext-port-regval = <0x08529000  0x00002000>;
		
		playback-buffer-size = <65536>;
		capture-buffer-size = <65536>;
		playback-asrc-enable = <1>;
		
		ssi-no = <2>;
		ssi-regs = < 0x00001040 
					 0x0000028f 
					 0x0000028f 
					 0x0004e300 
					 0x0004e300 >;
	};
	
	sound-limo-ssi3 {
		compatible = "apn,imx6q-limo-ssi3-dai";
		model = "sound-limo-ssi3";
		ssi-controller = <&ssi3>;
		audio-codec = <&limo_aud6>;
		asoc-platform = <&limo_pcm_dma>;
		asoc-cpu = <&ssi3>;
		audio-routing =
			"Ext Spk", "SPKOUTL",
			"Ext Spk", "SPKOUTR";
		mux-int-port = <7>;
		mux-int-port-regval = <0xad7bd000 0x0000a000>;
		mux-ext-port = <6>;
		mux-ext-port-regval = <0x319ce000 0x0000c000>;
		
		playback-buffer-size = <65536>;
		capture-buffer-size = <65536>;
		playback-asrc-enable = <1>;
		
		ssi-no = <3>;
		ssi-regs = < 0x00001040 
					 0x0000028f 
					 0x0000028f 
					 0x0004e300 
					 0x0004e300 >;
	};

	usb_bc:usb_bc {
		compatible = "maxim,max16984rati";
		status = "okay";
	};
};

&iomuxc {
	audmux {
		pinctrl_audmux_limo: audmuxgrp-limo {
			fsl,pins = <
				/*MX6QDL_PAD_CSI0_DAT4__AUD3_TXC	  0x130b0*/
				/*MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS   0x130b0*/
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD    0x130b0
				MX6QDL_PAD_DISP0_DAT19__AUD4_RXC  0x130b0
				MX6QDL_PAD_DISP0_DAT23__AUD4_RXD  0x130b0
				MX6QDL_PAD_DISP0_DAT18__AUD4_RXFS 0x130b0
				MX6QDL_PAD_DISP0_DAT20__AUD4_TXC  0x130b0
				MX6QDL_PAD_DISP0_DAT21__AUD4_TXD  0x130b0
				MX6QDL_PAD_DISP0_DAT22__AUD4_TXFS 0x130b0
				MX6QDL_PAD_DISP0_DAT14__AUD5_RXC  0x130b0
				MX6QDL_PAD_KEY_ROW1__AUD5_RXD     0x130b0
				MX6QDL_PAD_DISP0_DAT13__AUD5_RXFS 0x130b0
				MX6QDL_PAD_DISP0_DAT16__AUD5_TXC  0x130b0
				MX6QDL_PAD_DISP0_DAT17__AUD5_TXD  0x130b0
				MX6QDL_PAD_KEY_COL1__AUD5_TXFS    0x130b0
				MX6QDL_PAD_DISP0_DAT6__AUD6_RXC   0x130b0
				MX6QDL_PAD_DI0_PIN4__AUD6_RXD     0x130b0
				MX6QDL_PAD_DISP0_DAT5__AUD6_RXFS  0x130b0
				MX6QDL_PAD_DI0_PIN15__AUD6_TXC    0x130b0
				MX6QDL_PAD_DI0_PIN2__AUD6_TXD     0x130b0
				MX6QDL_PAD_DI0_PIN3__AUD6_TXFS    0x130b0
			>;
		};
	};

	enet {
		pinctrl_enet_limo_normal: enetgrp-limo_normal {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__GPIO1_IO22    0x1b0b0
				MX6QDL_PAD_ENET_MDC__GPIO1_IO31     0x1b0b0
				MX6QDL_PAD_RGMII_TXC__GPIO6_IO19    0x13030
				MX6QDL_PAD_RGMII_TD0__GPIO6_IO20    0x1b030
				MX6QDL_PAD_RGMII_TD1__GPIO6_IO21    0x1b030
				MX6QDL_PAD_RGMII_TD2__GPIO6_IO22    0x1b030
				MX6QDL_PAD_RGMII_TD3__GPIO6_IO23    0x1b030
				MX6QDL_PAD_RGMII_TX_CTL__GPIO6_IO26 0x1b030
				MX6QDL_PAD_ENET_REF_CLK__GPIO1_IO23 0x1b0b0
				MX6QDL_PAD_RGMII_RXC__GPIO6_IO30    0x1b030
				MX6QDL_PAD_RGMII_RD0__GPIO6_IO25    0x1b030
				MX6QDL_PAD_RGMII_RD1__GPIO6_IO27    0x1b030
				MX6QDL_PAD_RGMII_RD2__GPIO6_IO28    0x1b030
				MX6QDL_PAD_RGMII_RD3__GPIO6_IO29    0x1b030
				MX6QDL_PAD_RGMII_RX_CTL__GPIO6_IO24 0x1b030
			>;
		};

		pinctrl_enet_limo_debug: enetgrp-limo_debug {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x13030
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b030
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b030
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b030
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b030
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b030
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b030
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b030
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b030
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b030
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b030
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b030
			>;
		};
	};

	ecspi3 {
		pinctrl_ecspi3_limo: ecspi3grp-limo {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK 0x1b0b0
				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI 0x1a0b0
				MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO 0x1b0b0
			>;
		};
	};
	
	ecspi5 {
		pinctrl_ecspi5_limo: ecspi5grp-limo {
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT0__ECSPI5_MISO 0x1b0b0
				MX6QDL_PAD_SD1_CMD__ECSPI5_MOSI  0x1b0b0
				MX6QDL_PAD_SD1_CLK__ECSPI5_SCLK  0x1b0b0
			>;
		};
	};

	i2c1 {
		pinctrl_i2c1_limo: i2c1grp-limo {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001a8b0
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001a8b0
			>;
		};
	};

	i2c2 {
		pinctrl_i2c2_limo: i2c2grp-limo {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL  0x4001a8b0
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA  0x4001a8b0
			>;
		};
		pinctrl_i2c2_limo_gpio: i2c2grp-limo-gpio {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__GPIO4_IO12  0x1b0b0 
				MX6QDL_PAD_KEY_ROW3__GPIO4_IO13  0x1b0b0
			>;
		};
	};

	i2c3 {
		pinctrl_i2c3_limo: i2c3grp-limo {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL    0x4001a8b0
				MX6QDL_PAD_GPIO_6__I2C3_SDA    0x4001a8b0
			>;
		};
	};

	uart1 {
		pinctrl_uart1_limo: uart1grp-limo {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA    0x1b0b0
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA    0x1b0b0
			>;
		};
	};

	uart2 {
		pinctrl_uart2_limo: uart2grp-limo {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT6__UART2_CTS_B       0x1b0b0
				MX6QDL_PAD_SD4_DAT5__UART2_RTS_B       0x1b0b0
				MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA     0x1b0b0
				MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA     0x1b0b0
			>;
		};
	};

	uart3 {
		pinctrl_uart3_limo: uart3grp-limo {
			fsl,pins = <
				MX6QDL_PAD_SD4_CLK__UART3_RX_DATA 0x1b0b0
				MX6QDL_PAD_SD4_CMD__UART3_TX_DATA 0x1b0b0
			>;
		};
	};

	uart4 {
		pinctrl_uart4_limo: uart4grp-limo {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b0
				MX6QDL_PAD_KEY_COL0__UART4_TX_DATA 0x1b0b0
			>;
		};
	};

	usbotg {
		pinctrl_usbotg_limo: usbotggrp-limo {
			fsl,pins = <
				MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID 0x1a0b0
				MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09 0x1a0b0
			>;
		};
	};

	usdhc2 {
		pinctrl_usdhc2_limo: usdhc2grp-limo {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x4001a0b0
				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x1b0b0
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x1f0b0
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x1f0b0
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x1f0b0
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x1f0b0
				MX6QDL_PAD_NANDF_D4__SD2_DATA4 0x1f0b0
				MX6QDL_PAD_NANDF_D5__SD2_DATA5 0x1f0b0
				MX6QDL_PAD_NANDF_D6__SD2_DATA6 0x1f0b0
				MX6QDL_PAD_NANDF_D7__SD2_DATA7 0x1f0b0
			>;
		};
	};

	usdhc3 {
		pinctrl_usdhc3_limo: usdhc3grp-limo {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD    0x4001f0b0
				MX6QDL_PAD_SD3_CLK__SD3_CLK    0x1f0b0
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x1f0b0
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x1f0b0
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x1f0b0
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x1f0b0
			>;
		};
	};

	weim {
    	pinctrl_weim_limo: weimgrp-limo {
			fsl,pins = <
				MX6QDL_PAD_EIM_OE__EIM_OE_B    0x1b0b0
				MX6QDL_PAD_EIM_RW__EIM_RW      0x1a0b0
				MX6QDL_PAD_EIM_CS0__EIM_CS0_B  0x1b0b0

				/* data */
				MX6QDL_PAD_EIM_D16__EIM_DATA16 0x1b0b0
				MX6QDL_PAD_EIM_D17__EIM_DATA17 0x1b0b0
				MX6QDL_PAD_EIM_D18__EIM_DATA18 0x1b0b0
				MX6QDL_PAD_EIM_D19__EIM_DATA19 0x1b0b0
				MX6QDL_PAD_EIM_D20__EIM_DATA20 0x1b0b0
				MX6QDL_PAD_EIM_D21__EIM_DATA21 0x1b0b0
				MX6QDL_PAD_EIM_D22__EIM_DATA22 0x1b0b0
				MX6QDL_PAD_EIM_D23__EIM_DATA23 0x1b0b0
				MX6QDL_PAD_EIM_D24__EIM_DATA24 0x1b0b0
				MX6QDL_PAD_EIM_D25__EIM_DATA25 0x1b0b0
				MX6QDL_PAD_EIM_D26__EIM_DATA26 0x1b0b0
				MX6QDL_PAD_EIM_D27__EIM_DATA27 0x1b0b0
				MX6QDL_PAD_EIM_D28__EIM_DATA28 0x1b0b0
				MX6QDL_PAD_EIM_D29__EIM_DATA29 0x1b0b0
				MX6QDL_PAD_EIM_D30__EIM_DATA30 0x1b0b0
				MX6QDL_PAD_EIM_D31__EIM_DATA31 0x1b0b0

				/* address */
				MX6QDL_PAD_EIM_A23__EIM_ADDR23 0x1a0b0
				MX6QDL_PAD_EIM_A22__EIM_ADDR22 0x1a0b0
				MX6QDL_PAD_EIM_A21__EIM_ADDR21 0x1a0b0
				MX6QDL_PAD_EIM_A20__EIM_ADDR20 0x1a0b0
				MX6QDL_PAD_EIM_A19__EIM_ADDR19 0x1a0b0
				MX6QDL_PAD_EIM_A18__EIM_ADDR18 0x1a0b0
				MX6QDL_PAD_EIM_A17__EIM_ADDR17 0x1a0b0
				MX6QDL_PAD_EIM_A16__EIM_ADDR16 0x1a0b0

				MX6QDL_PAD_EIM_DA15__EIM_AD15  0x1a0b0
				MX6QDL_PAD_EIM_DA14__EIM_AD14  0x1a0b0
				MX6QDL_PAD_EIM_DA13__EIM_AD13  0x1a0b0
				MX6QDL_PAD_EIM_DA12__EIM_AD12  0x1a0b0
				MX6QDL_PAD_EIM_DA11__EIM_AD11  0x1a0b0
				MX6QDL_PAD_EIM_DA10__EIM_AD10  0x1a0b0
				MX6QDL_PAD_EIM_DA9__EIM_AD09   0x1a0b0
				MX6QDL_PAD_EIM_DA8__EIM_AD08   0x1a0b0
				MX6QDL_PAD_EIM_DA7__EIM_AD07   0x1a0b0
				MX6QDL_PAD_EIM_DA6__EIM_AD06   0x1a0b0
				MX6QDL_PAD_EIM_DA5__EIM_AD05   0x1a0b0
				MX6QDL_PAD_EIM_DA4__EIM_AD04   0x1a0b0
				MX6QDL_PAD_EIM_DA3__EIM_AD03   0x1a0b0
				MX6QDL_PAD_EIM_DA2__EIM_AD02   0x1a0b0
				MX6QDL_PAD_EIM_DA1__EIM_AD01   0x1a0b0
				MX6QDL_PAD_EIM_DA0__EIM_AD00   0x1a0b0
			>;
		};
	};

	wdog1 {
		pinctrl_wdog1_limo: wdog1grp-limo {
			fsl,pins = <
					MX6QDL_PAD_SD1_DAT2__WDOG1_RESET_B_DEB  0x1a0b0
			>;
		};
	};

	vdec {
		pinctrl_vdec_limo: vdec-limo {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14         0x1a0b0
				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12  0x1b0b0
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13  0x1b0b0
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14  0x1b0b0
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15  0x1b0b0
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16  0x1b0b0
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17  0x1b0b0
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18  0x1b0b0
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19  0x1b0b0
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK 0x1b0b0
			    >;
		};
	};
	
	serializer {
		pinctrl_serializer_limo: serializer-limo {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW4__GPIO4_IO15         0x130b0
				MX6QDL_PAD_KEY_COL2__GPIO4_IO10         0x130b0
				MX6QDL_PAD_GPIO_18__GPIO7_IO13          0x1b0b0
				MX6QDL_PAD_KEY_COL4__GPIO4_IO14         0x130b0
			>;
		};
	};

	touch {
		pinctrl_touch_limo: touch-limo {
			fsl,pins = <
				MX6QDL_PAD_EIM_A24__GPIO5_IO04          0x1a0b0
				MX6QDL_PAD_KEY_ROW2__GPIO4_IO11         0x1b0b0
		    >;
		};
	};

	tcon {
		pinctrl_tcon_limo: tcon-limo {
			fsl,pins = <
				MX6QDL_PAD_EIM_A25__GPIO5_IO02          0x130b0
				MX6QDL_PAD_GPIO_4__GPIO1_IO04           0x120b0
		    >;
		};
	};
	ecnr {
		pinctrl_ecnr_limo: ecnr-limo {
			fsl,pins = <
				MX6QDL_PAD_NANDF_D1__GPIO2_IO01         0x1a0b0
				MX6QDL_PAD_NANDF_D3__GPIO2_IO03         0x1b0b0
				MX6QDL_PAD_SD4_DAT0__GPIO2_IO08         0x1b0b0
		    >;
		};
	};

	usb_bc {
		pinctrl_usb_bc_limo: usb_bc-limo {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11        0x1a0b0
				MX6QDL_PAD_NANDF_D2__GPIO2_IO02         0x1b0b0
				MX6QDL_PAD_SD4_DAT2__GPIO2_IO10         0x1b0b0
		    >;
		};
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_limo>;

	hog {
		pinctrl_hog_limo: hoggrp-limo {
			fsl,pins = <
				MX6QDL_PAD_GPIO_0__CCM_CLKO1        0x130b0
				MX6QDL_PAD_GPIO_1__GPIO1_IO01       0x1a0b0
				MX6QDL_PAD_GPIO_9__GPIO1_IO09       0x130b0
				MX6QDL_PAD_SD1_DAT1__GPIO1_IO17     0x1b0b0
				MX6QDL_PAD_SD1_DAT3__GPIO1_IO21     0x1b0b0
				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25  0x1b0b0
				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27    0x1b0b0
				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28   0x1b0b0
				MX6QDL_PAD_ENET_TXD1__GPIO1_IO29    0x1b0b0
				MX6QDL_PAD_ENET_TXD0__GPIO1_IO30    0x1b0b0
				MX6QDL_PAD_NANDF_D0__GPIO2_IO00     0x1a0b0
				MX6QDL_PAD_SD4_DAT1__GPIO2_IO09     0x1a0b0
				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11     0x1a0b0
				MX6QDL_PAD_EIM_LBA__GPIO2_IO27      0x1a0b0
				MX6QDL_PAD_EIM_EB0__GPIO2_IO28      0x1a0b0
				MX6QDL_PAD_EIM_EB1__GPIO2_IO29      0x1a0b0
				MX6QDL_PAD_EIM_EB2__GPIO2_IO30      0x1a0b0
				MX6QDL_PAD_GPIO_19__GPIO4_IO05      0x1b0b0
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24   0x1a0b0
				MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25   0x1a0b0
				MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30   0x1b0b0
				MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31  0x1b0b0
				MX6QDL_PAD_EIM_WAIT__GPIO5_IO00     0x1a0b0
				MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06  0x1b0b0
				MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09  0x1b0b0
				MX6QDL_PAD_CSI0_MCLK__GPIO5_IO19    0x1a0b0
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20 0x1a0b0
				MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21   0x1a0b0
				MX6QDL_PAD_CSI0_DAT4__GPIO5_IO22    0x1b0b0
				MX6QDL_PAD_CSI0_DAT6__GPIO5_IO24    0x1b0b0
				MX6QDL_PAD_CSI0_DAT7__GPIO5_IO25    0x1b0b0
				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07    0x1a0b0
				MX6QDL_PAD_NANDF_ALE__GPIO6_IO08    0x1a0b0
				MX6QDL_PAD_NANDF_RB0__GPIO6_IO10    0x1a0b0
				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15    0x130b0
				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16    0x1a0b0
				MX6QDL_PAD_SD3_DAT6__GPIO6_IO18     0x1b0b0
				MX6QDL_PAD_SD3_DAT5__GPIO7_IO00     0x1a0b0
				MX6QDL_PAD_SD3_DAT4__GPIO7_IO01     0x130b0
				MX6QDL_PAD_SD3_RST__GPIO7_IO08      0x1a0b0
				MX6QDL_PAD_GPIO_17__GPIO7_IO12      0x1a0b0
						
				/* unused gpio */
				MX6QDL_PAD_GPIO_2__GPIO1_IO02       0x1b0b0
				MX6QDL_PAD_GPIO_3__GPIO1_IO03       0x1b0b0
				MX6QDL_PAD_GPIO_7__GPIO1_IO07       0x1b0b0
				MX6QDL_PAD_GPIO_8__GPIO1_IO08       0x1b0b0
				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26    0x1b0b0
				MX6QDL_PAD_EIM_CS1__GPIO2_IO24      0x1b0b0
				MX6QDL_PAD_EIM_EB3__GPIO2_IO31      0x1a0b0
				MX6QDL_PAD_DI0_DISP_CLK__GPIO4_IO16 0x1b0b0
				MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28   0x1b0b0
				MX6QDL_PAD_DISP0_DAT8__GPIO4_IO29   0x1b0b0
				MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05  0x1b0b0
				MX6QDL_PAD_SD3_DAT7__GPIO6_IO17     0x1b0b0
				MX6QDL_PAD_EIM_BCLK__GPIO6_IO31     0x1b0b0
				MX6QDL_PAD_GPIO_16__GPIO7_IO11      0x1b0b0
		    >;
		};
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux_limo>;
	status = "okay";
};

&fec {
	pinctrl-names = "default", "debug";
	pinctrl-0 = <&pinctrl_enet_limo_normal>;
	pinctrl-1 = <&pinctrl_enet_limo_debug>;
	phy-mode = "rgmii";
	status = "okay";
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0xf>;
	fsl,cpu_pupscr_sw = <0xf>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <0>; /* does not use ldo-bypass */
	fsl,wdog-reset = <1>; /* watchdog select of reset source */
};

&ecspi3 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3_limo>;
	status = "okay";

	spidev@0 {
		compatible = "spidev";
		spi-max-frequency = <1000000>;
		reg = <0>;
	};
};

&ecspi5 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi5_limo>;
	status = "okay";

	spidev@0 {
		compatible = "spidev";
		spi-max-frequency = <1000000>;
		reg = <0>;
	};
};

&i2c1 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1_limo>;
	status = "okay";

	ecnr_ak7736a: ecnr_ak7736a@19 {
		compatible = "akm,ecnr_ak7736a";
		reg = <0x19>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ecnr_limo>;
		ecrst-gpios = <&gpio2 1 0>;
		ecrdy-gpios = <&gpio2 3 0>;
		ecsto-gpios = <&gpio2 8 0>;
	};
};

&i2c2 {
	clock-frequency = <400000>;
	pinctrl-names = "default" , "scl_gpio";
	pinctrl-0 = <&pinctrl_i2c2_limo>;
	pinctrl-1 = <&pinctrl_i2c2_limo_gpio>;
	gpio-bank = <4>;
	gpio-pin = <12>;
	scl-gpios = <&gpio4 12 1>;
        sda-gpios = <&gpio4 13 1>;
	status = "okay";

	ml86v8201: ml86v8201@3c {
		compatible = "lapis,ml86v8201";
		reg = <0x3c>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_vdec_limo>;
		rst-gpios = <&gpio6 14 0>;
		csi_id = <1>;
		mclk = <27000000>;
		mclk_source = <0>;
	};
    tc358748: tc358748@0e {
		compatible = "Panasonic,tc358748";
		reg = <0x0e>;
		tc3587-gpios = <&gpio5 25 0>;
	};
	adv748x: adv748x@70 {
		compatible = "adv,adv748x";
		reg = <0x70>;
		rst-gpios = <&gpio5 19 0>;
		csi_id = <0>;
		mclk = <27000000>;
		mclk_source = <0>;
	};
};

&i2c3 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3_limo>;
	status = "okay";

	ds90uh927q: ds90uh927q@c {
		compatible = "ti,ds90uh927q";
		reg = <0x0c>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_serializer_limo>;
		rst-gpio = <&gpio4 15 0>;
		busy-gpio = <&gpio4 10 0>;
		int-gpio = <&gpio7 13 0>;
		reserve-gpio = <&gpio4 14 0>;
	};

	tcon_tw8834: tcon_tw8834@44 {
		compatible = "techwell,tcon_tw8834";
		reg = <0x44>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_tcon_limo>;
		mute-gpios = <&gpio1 4 1>;
		rst-gpios = <&gpio5 2 1>;
	};

	nju6062: nju6062@20 {
		compatible = "jrc,nju6062";
		reg = <0x20>;
	};

	cyttsp4_i2c: cyttsp4_i2c@01 {
		compatible = "cypress,cyttsp4_i2c";
		reg = <0x01>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_touch_limo>;
		rst-gpios = <&gpio5 4 0>;
		irq-gpios = <&gpio4 11 0>;
		tch_addr = <0x67>;
		ldr_addr = <0x69>;
	};
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		crtc = "ipu1-di0";
		fsl,data-mapping = "spwg";
		fsl,data-width = <24>;
		primary;
		status = "okay";

		display-timings {
			native-mode = <&timing0>;
			timing0: ldb_wvga {
				clock-frequency = <27000000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <23>;
				hfront-porch = <15>;
				vback-porch = <35>;
				vfront-porch = <8>;
				hsync-len = <20>;
				vsync-len = <2>;
			};
		};
	};

	lvds-channel@1 {
		crtc = "ipu2-di1";
		fsl,data-mapping = "spwg";
		fsl,data-width = <24>;
		status = "okay";

		display-timings {
			native-mode = <&timing1>;
			timing1: 480p {
				clock-frequency = <27000000>;
				hactive = <720>;
				vactive = <480>;
				hback-porch = <60>;
				hfront-porch = <16>;
				vback-porch = <30>;
				vfront-porch = <9>;
				hsync-len = <62>;
				vsync-len = <6>;
			};
		};
	};
};

&mipi_csi {
	status = "okay";
	ipu_id = <1>;
	csi_id = <1>;
	v_channel = <3>;
	lanes = <2>;
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1_limo>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2_limo>;
	status = "okay";
	fsl,uart-has-rtscts;
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3_limo>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4_limo>;
	status = "okay";
};

&usbotg {
#if 0
	vbus-supply = <&reg_usb_otg_vbus>;
#endif
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg_limo>;
	disable-over-current;
	dr_mode = "otg";
	status = "okay";
};

&usbphy1 {
	fsl,tx_d_cal = <0x03>;
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2_limo>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3_limo>;
	bus-width = <4>;
	status = "okay";
};

&weim {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_weim_limo>;
	#address-cells = <2>;
	#size-cells = <1>;
	ranges = <0 0 0x08000000 0x08000000>;
	status = "okay";

	nor@0,0 {
		compatible = "cfi-flash";
		reg = <0 0 0x02000000>;
		#address-cells = <1>;
		#size-cells = <1>;
		bank-width = <2>;
		fsl,weim-cs-timing = <0x10320281 0x00000001 0x0e020000
				0x0000a000 0x09089240 0x00000000>;

		partition@0 {
			label = "bootloader";
			reg = <0x0 0x80000>;
		};

		partition@80000 {
			label = "reserved1";
			reg = <0x80000 0x20000>;
		};

		partition@a0000 {
			label = "dtb-1";
			reg = <0xa0000 0x40000>;
		};

		partition@e0000 {
			label = "kernel-1";
			reg = <0xe0000 0x600000>;
		};

		partition@6e0000 {
			label = "dtb-2";
			reg = <0x6e0000 0x40000>;
		};

		partition@720000 {
			label = "kernel-2";
			reg = <0x720000 0x600000>;
		};

		partition@d20000 {
		label = "dtb-Update";
			reg = <0xd20000 0x40000>;
		};

		partition@d60000 {
			label = "kernel-Update";
			reg = <0xd60000 0x600000>;
		};

		partition@1360000 {
			label = "splash1";
			reg = <0x1360000 0x120000>;
		};

		partition@1480000 {
			label = "splash2";
			reg = <0x1480000 0x120000>;
		};

		partition@1560000 {
			label = "reserved2";
			reg = <0x15a0000 0x920000>;
		};

		partition@1ec0000 {
			label = "dab learn memory";
			reg = <0x1ec0000 0x60000>;
		};

		partition@1f20000 {
			label = "ec-nr params";
			reg = <0x1f20000 0x20000>;
		};

		partition@1f40000 {
			label = "settings";
			reg = <0x1f40000 0xA0000>;
		};

		partition@1fe0000 {
			label = "reserved3";
			reg = <0x1fe0000 0x20000>;
		};
	};
};

&wdog1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_wdog1_limo>;
};

&ssi1 {
	fsl,mode = "i2s-slave";
	fsl,fifo-depth = <4>;
	limo,ssi-asynchronous;
	dmas = <&sdma 37 0 0>,
	       <&sdma 38 0 0>;
	status = "okay";
};

&ssi2 {
	fsl,mode = "i2s-slave";
	fsl,fifo-depth = <4>;
	limo,ssi-asynchronous;
	dmas = <&sdma 41 0 0>,
	       <&sdma 42 0 0>;
	status = "okay";
};

&ssi3 {
	fsl,mode = "i2s-slave";
	fsl,fifo-depth = <4>;
	limo,ssi-asynchronous;
	dmas = <&sdma 45 0 0>,
	       <&sdma 46 0 0>;
	status = "okay";
};

&asrc_p2p {
	status = "disable";
};

&usb_bc {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usb_bc_limo>;
  		usb_ovc = <&gpio6 11 0>;
		usb_cd0 = <&gpio2 2 0>;
		usb_cd1 = <&gpio2 10 0>;
};

&anatop {
	regulator-3p0@120 {
		regulator-min-microvolt = <3200000>;
		regulator-max-microvolt = <3200000>;
	};
};

