xrun(64): 18.09-s011: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun(64)	18.09-s011: Started on Nov 17, 2021 at 21:54:31 CST
xrun
	-64bit
	-gui
	-access r
	inst_mem.v
	inst_tb.v
Recompiling... reason: file './cpu.v' is newer than expected.
	expected: Mon Nov 15 17:42:33 2021
	actual:   Wed Nov 17 21:46:18 2021
file: inst_mem.v
        1'h2 : hex = 1;
           |
xmvlog: *W,INTOVF (lib/sram.v,44|11): bit overflow during conversion from text [2.5(IEEE)] (1 bits).
(`include file: lib/sram.v line 44, file: inst_mem.v line 2)
        1'h3 : hex = 1;
           |
xmvlog: *W,INTOVF (lib/sram.v,45|11): bit overflow during conversion from text [2.5(IEEE)] (1 bits).
(`include file: lib/sram.v line 45, file: inst_mem.v line 2)
        1'h4 : hex = 1;
           |
xmvlog: *W,INTOVF (lib/sram.v,46|11): bit overflow during conversion from text [2.5(IEEE)] (1 bits).
(`include file: lib/sram.v line 46, file: inst_mem.v line 2)
        1'h5 : hex = 1;
           |
xmvlog: *W,INTOVF (lib/sram.v,47|11): bit overflow during conversion from text [2.5(IEEE)] (1 bits).
(`include file: lib/sram.v line 47, file: inst_mem.v line 2)
        1'h6 : hex = 1;
           |
xmvlog: *W,INTOVF (lib/sram.v,48|11): bit overflow during conversion from text [2.5(IEEE)] (1 bits).
(`include file: lib/sram.v line 48, file: inst_mem.v line 2)
        1'h7 : hex = 1;
           |
xmvlog: *W,INTOVF (lib/sram.v,49|11): bit overflow during conversion from text [2.5(IEEE)] (1 bits).
(`include file: lib/sram.v line 49, file: inst_mem.v line 2)
        1'h8 : hex = 1;
           |
xmvlog: *W,INTOVF (lib/sram.v,50|11): bit overflow during conversion from text [2.5(IEEE)] (1 bits).
(`include file: lib/sram.v line 50, file: inst_mem.v line 2)
        1'h9 : hex = 1;
           |
xmvlog: *W,INTOVF (lib/sram.v,51|11): bit overflow during conversion from text [2.5(IEEE)] (1 bits).
(`include file: lib/sram.v line 51, file: inst_mem.v line 2)
        1'ha : hex = 1;
           |
xmvlog: *W,INTOVF (lib/sram.v,52|11): bit overflow during conversion from text [2.5(IEEE)] (1 bits).
(`include file: lib/sram.v line 52, file: inst_mem.v line 2)
        1'hb : hex = 1;
           |
xmvlog: *W,INTOVF (lib/sram.v,53|11): bit overflow during conversion from text [2.5(IEEE)] (1 bits).
(`include file: lib/sram.v line 53, file: inst_mem.v line 2)
        1'hc : hex = 1;
           |
xmvlog: *W,INTOVF (lib/sram.v,54|11): bit overflow during conversion from text [2.5(IEEE)] (1 bits).
(`include file: lib/sram.v line 54, file: inst_mem.v line 2)
        1'hd : hex = 1;
           |
xmvlog: *W,INTOVF (lib/sram.v,55|11): bit overflow during conversion from text [2.5(IEEE)] (1 bits).
(`include file: lib/sram.v line 55, file: inst_mem.v line 2)
        1'he : hex = 1;
           |
xmvlog: *W,INTOVF (lib/sram.v,56|11): bit overflow during conversion from text [2.5(IEEE)] (1 bits).
(`include file: lib/sram.v line 56, file: inst_mem.v line 2)
        1'hf : hex = 1;
           |
xmvlog: *W,INTOVF (lib/sram.v,57|11): bit overflow during conversion from text [2.5(IEEE)] (1 bits).
(`include file: lib/sram.v line 57, file: inst_mem.v line 2)
        1'hA : hex = 1;
           |
xmvlog: *W,INTOVF (lib/sram.v,58|11): bit overflow during conversion from text [2.5(IEEE)] (1 bits).
(`include file: lib/sram.v line 58, file: inst_mem.v line 2)
        1'hB : hex = 1;
           |
xmvlog: *W,INTOVF (lib/sram.v,59|11): bit overflow during conversion from text [2.5(IEEE)] (1 bits).
(`include file: lib/sram.v line 59, file: inst_mem.v line 2)
        1'hC : hex = 1;
           |
xmvlog: *W,INTOVF (lib/sram.v,60|11): bit overflow during conversion from text [2.5(IEEE)] (1 bits).
(`include file: lib/sram.v line 60, file: inst_mem.v line 2)
        1'hD : hex = 1;
           |
xmvlog: *W,INTOVF (lib/sram.v,61|11): bit overflow during conversion from text [2.5(IEEE)] (1 bits).
(`include file: lib/sram.v line 61, file: inst_mem.v line 2)
        1'hE : hex = 1;
           |
xmvlog: *W,INTOVF (lib/sram.v,62|11): bit overflow during conversion from text [2.5(IEEE)] (1 bits).
(`include file: lib/sram.v line 62, file: inst_mem.v line 2)
        1'hF : hex = 1;
           |
xmvlog: *W,INTOVF (lib/sram.v,63|11): bit overflow during conversion from text [2.5(IEEE)] (1 bits).
(`include file: lib/sram.v line 63, file: inst_mem.v line 2)
        initiate();
                 |
xmvlog: *W,TMTPAR (lib/sram.v,171|17): A task enable with no arguments must not include an empty set of parentheses [10.2.2 (IEEE Std 1364-2005)].  The compiler has ignored the parentheses.  Use 'xmhelp xmvlog TMTPAR'  for further information.
(`include file: lib/sram.v line 171, file: inst_mem.v line 2)
        checkRAM();
                 |
xmvlog: *W,TMTPAR (lib/sram.v,176|17): A task enable with no arguments must not include an empty set of parentheses [10.2.2 (IEEE Std 1364-2005)].  The compiler has ignored the parentheses.  Use 'xmhelp xmvlog TMTPAR'  for further information.
(`include file: lib/sram.v line 176, file: inst_mem.v line 2)
file: inst_tb.v
	module worklib.inst_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		pc_branch
		inst_tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.inst_tb:v <0x4f001bc6>
			streams:   2, words:   839
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:             11       9
		Registers:           27      27
		Scalar wires:        12       -
		Expanded wires:      16       1
		Vectored wires:      12       -
		Always blocks:        4       4
		Initial blocks:      10      10
		Cont. assignments:    5       6
		Pseudo assignments:   2       2
	Writing initial simulation snapshot: worklib.pc_branch:v
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /vol/cadence2018/XCELIUM1809/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm inst_tb.clk_tb inst_tb.inst_tb
Created probe 1
xcelium> run
Now initializing sram
Addr is written: 00400020
Data is written: 20050001
Addr is written: 00400024
Data is written: 20060064
Addr is written: 00400028
Data is written: 20021000
Addr is written: 0040002c
Data is written: 00421400
Addr is written: 00400030
Data is written: 20470028
Addr is written: 00400034
Data is written: 8c430000
Addr is written: 00400038
Data is written: 00c3202a
Addr is written: 0040003c
Data is written: 10850002
Addr is written: 00400040
Data is written: 00c33022
Addr is written: 00400044
Data is written: ac400000
Addr is written: 00400048
Data is written: 20420004
Addr is written: 0040004c
Data is written: 1447fff9
Addr is written: 00400050
Data is written: ace60000
Addr is written: 10000000
Data is written: 0000000a
Addr is written: 10000004
Data is written: 00000009
Addr is written: 10000008
Data is written: 00000008
Addr is written: 1000000c
Data is written: 000002bc
Addr is written: 10000010
Data is written: 00000005
Addr is written: 10000014
Data is written: 00000006
Addr is written: 10000018
Data is written: 00000190
Addr is written: 1000001c
Data is written: 00000001
Addr is written: 10000020
Data is written: 00000002
Addr is written: 10000024
Data is written: 00000003
Addr is checking: 00400020
Data is checking: 20050001
Addr is checking: 00400024
Data is checking: 20060064
Addr is checking: 00400028
Data is checking: 20021000
Addr is checking: 0040002c
Data is checking: 00421400
Addr is checking: 00400030
Data is checking: 20470028
Addr is checking: 00400034
Data is checking: 8c430000
Addr is checking: 00400038
Data is checking: 00c3202a
Addr is checking: 0040003c
Data is checking: 10850002
Addr is checking: 00400040
Data is checking: 00c33022
Addr is checking: 00400044
Data is checking: ac400000
Addr is checking: 00400048
Data is checking: 20420004
Addr is checking: 0040004c
Data is checking: 1447fff9
Addr is checking: 00400050
Data is checking: ace60000
Addr is checking: 10000000
Data is checking: 0000000a
Addr is checking: 10000004
Data is checking: 00000009
Addr is checking: 10000008
Data is checking: 00000008
Addr is checking: 1000000c
Data is checking: 000002bc
Addr is checking: 10000010
Data is checking: 00000005
Addr is checking: 10000014
Data is checking: 00000006
Addr is checking: 10000018
Data is checking: 00000190
Addr is checking: 1000001c
Data is checking: 00000001
Addr is checking: 10000020
Data is checking: 00000002
Addr is checking: 10000024
Data is checking: 00000003
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Addr is checking: xxxxxxxx
Data is checking: xxxxxxxx
Writing to dout:          x
READ Addr FOUND!: 00400020
Writing to dout:  537198593
READ Addr FOUND!: 00400024
Writing to dout:  537264228
READ Addr FOUND!: 00400028
Writing to dout:  537006080
READ Addr FOUND!: 0040002c
Writing to dout:    4330496
READ Addr FOUND!: 00400030
Writing to dout:  541524008
READ Addr FOUND!: 00400034
Writing to dout: 2353201152
READ Addr FOUND!: 00400038
Writing to dout:   12787754
READ Addr FOUND!: 0040003c
Writing to dout:  277151746
READ Addr FOUND!: 00400040
Writing to dout:   12791842
READ Addr FOUND!: 00400044
Writing to dout: 2889875456
Simulation complete via $finish(1) at time 100 NS + 0
./inst_tb.v:13       #100 $finish;
xcelium> ^C
xcelium> exit
TOOL:	xrun(64)	18.09-s011: Exiting on Nov 17, 2021 at 22:03:23 CST  (total: 00:08:52)
