module MUX_5bit(OUT, IN0, IN1, SEL);
input [4:0] IN0, IN1;
input SEL;
output reg [4:0] OUT;
always@(*)
case(SEL)
1'b0 : OUT <= IN0;
1'b1 : OUT <= IN1;
endcase
endmodule
