verilog xil_defaultlib --include "E:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/ec67/hdl" --include "../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/aed8/hdl" --include "../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/f0b6/hdl/verilog" --include "../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/66be/hdl/verilog" \
"../../../bd/design1_direct/ip/design1_direct_processing_system7_0_0/sim/design1_direct_processing_system7_0_0.v" \
"../../../bd/design1_direct/ip/design1_direct_blk_mem_gen_0_0/sim/design1_direct_blk_mem_gen_0_0.v" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_0/sim/bd_f811_one_0.v" \

sv xil_defaultlib --include "E:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/ec67/hdl" --include "../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/aed8/hdl" --include "../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/f0b6/hdl/verilog" --include "../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/66be/hdl/verilog" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_2/sim/bd_f811_arsw_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_3/sim/bd_f811_rsw_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_4/sim/bd_f811_awsw_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_5/sim/bd_f811_wsw_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_6/sim/bd_f811_bsw_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_7/sim/bd_f811_s00mmu_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_8/sim/bd_f811_s00tr_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_9/sim/bd_f811_s00sic_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_10/sim/bd_f811_s00a2s_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_11/sim/bd_f811_sarn_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_12/sim/bd_f811_srn_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_13/sim/bd_f811_sawn_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_14/sim/bd_f811_swn_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_15/sim/bd_f811_sbn_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_16/sim/bd_f811_m00s2a_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_17/sim/bd_f811_m00arn_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_18/sim/bd_f811_m00rn_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_19/sim/bd_f811_m00awn_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_20/sim/bd_f811_m00wn_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_21/sim/bd_f811_m00bn_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_22/sim/bd_f811_m00e_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_23/sim/bd_f811_m01s2a_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_24/sim/bd_f811_m01arn_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_25/sim/bd_f811_m01rn_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_26/sim/bd_f811_m01awn_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_27/sim/bd_f811_m01wn_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_28/sim/bd_f811_m01bn_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_29/sim/bd_f811_m01e_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_30/sim/bd_f811_m02s2a_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_31/sim/bd_f811_m02arn_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_32/sim/bd_f811_m02rn_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_33/sim/bd_f811_m02awn_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_34/sim/bd_f811_m02wn_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_35/sim/bd_f811_m02bn_0.sv" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_36/sim/bd_f811_m02e_0.sv" \

verilog xil_defaultlib --include "E:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/ec67/hdl" --include "../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/aed8/hdl" --include "../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/f0b6/hdl/verilog" --include "../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/66be/hdl/verilog" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/sim/bd_f811.v" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/sim/design1_direct_axi_smc_0.v" \
"../../../bd/design1_direct/ip/design1_direct_inference_bram_inter_0_0/sim/design1_direct_inference_bram_inter_0_0.v" \
"../../../bd/design1_direct/sim/design1_direct.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
