#include <dt-bindings/gpio/tegra-gpio.h>
#include <dt-bindings/memory/tegra-swgroup.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>

/include/ "tegra124-soc.dtsi"

/ {
	compatible = "nvidia,tegra124";
	interrupt-parent = <&intc>;
	#address-cells = <2>;
	#size-cells = <2>;

	intc: interrupt-controller@50041000 {
		compatible = "arm,cortex-a15-gic";
		interrupt-controller;
		#interrupt-cells = <3>;
		reg = <0x0 0x50041000 0x0 0x1000>,
		      <0x0 0x50042000 0x0 0x0100>;
	};

	lic: interrupt-controller@60004000 {
		compatible = "nvidia,tegra-gic";
		interrupt-controller;
		num-ictrls = <5>;
		reg = <0x0 0x60004000 0x0 0x40>,
		      <0x0 0x60004100 0x0 0x40>,
		      <0x0 0x60004200 0x0 0x40>,
		      <0x0 0x60004300 0x0 0x40>,
		      <0x0 0x60004400 0x0 0x40>;
        };

	smmu: iommu {
		compatible = "nvidia,tegra124-smmu";
		reg = <0x0 0x70019010 0x0 0x34
		       0x0 0x700191f0 0x0 0x10
		       0x0 0x70019228 0x0 0x58
		       0x0 0x70019600 0x0 0x4
		       0x0 0x700199b8 0x0 0x4
		       0x0 0x700199e0 0x0 0x18
		       0x0 0x70019a88 0x0 0x24>;
		nvidia,#asids = <128>;
		dma-window = <0x0 0x0 0x0 0x40000000>;
		iommu-cells = <2>;
	};

	timer {
		compatible = "arm,armv7-timer";
		interrupts = <1 13 0xf04
			      1 14 0xf04>;
	};

	dfll@70110000 {
			compatible = "nvidia,tegra124-dfll";
			reg = <0x0 0x70110000 0x0 0x400>;
			out-clock-name="dfll_cpu";
			status = "disabled";
	};

	power-detect {
		compatible = "nvidia,tegra124-pwr-detect";
	};
};
