// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pow_generic_float_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        base_r,
        exp,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] base_r;
input  [31:0] exp;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
reg    ap_block_pp0_stage0_11001;
wire   [5:0] pow_reduce_anonymo_7_address0;
reg    pow_reduce_anonymo_7_ce0;
wire   [5:0] pow_reduce_anonymo_7_q0;
wire   [5:0] pow_reduce_anonymo_6_address0;
reg    pow_reduce_anonymo_6_ce0;
wire   [55:0] pow_reduce_anonymo_6_q0;
wire   [3:0] pow_reduce_anonymo_9_address0;
reg    pow_reduce_anonymo_9_ce0;
wire   [51:0] pow_reduce_anonymo_9_q0;
wire   [5:0] pow_reduce_anonymo_10_address0;
reg    pow_reduce_anonymo_10_ce0;
wire   [48:0] pow_reduce_anonymo_10_q0;
wire   [5:0] pow_reduce_anonymo_8_address0;
reg    pow_reduce_anonymo_8_ce0;
wire   [43:0] pow_reduce_anonymo_8_q0;
wire   [8:0] pow_reduce_anonymo_11_address0;
reg    pow_reduce_anonymo_11_ce0;
wire   [26:0] pow_reduce_anonymo_11_q0;
wire   [4:0] pow_reduce_anonymo_address0;
reg    pow_reduce_anonymo_ce0;
wire   [7:0] pow_reduce_anonymo_q0;
reg   [31:0] exp_read_reg_2184;
reg   [0:0] p_Result_s_reg_2189;
reg   [7:0] tmp_V_5_reg_2195;
wire   [22:0] tmp_V_6_fu_409_p1;
reg   [22:0] tmp_V_6_reg_2202;
reg   [22:0] tmp_V_6_reg_2202_pp0_iter1_reg;
reg   [0:0] tmp_20_reg_2210;
reg   [0:0] tmp_20_reg_2210_pp0_iter1_reg;
wire   [0:0] p_Result_15_fu_440_p3;
reg   [0:0] p_Result_15_reg_2226;
reg   [0:0] p_Result_15_reg_2226_pp0_iter2_reg;
reg   [0:0] p_Result_15_reg_2226_pp0_iter3_reg;
reg   [0:0] p_Result_15_reg_2226_pp0_iter4_reg;
reg   [0:0] p_Result_15_reg_2226_pp0_iter5_reg;
reg   [0:0] p_Result_15_reg_2226_pp0_iter6_reg;
reg   [0:0] p_Result_15_reg_2226_pp0_iter7_reg;
reg   [0:0] p_Result_15_reg_2226_pp0_iter8_reg;
reg   [0:0] p_Result_15_reg_2226_pp0_iter9_reg;
reg   [0:0] p_Result_15_reg_2226_pp0_iter10_reg;
reg   [0:0] p_Result_15_reg_2226_pp0_iter11_reg;
reg   [0:0] p_Result_15_reg_2226_pp0_iter12_reg;
wire   [7:0] tmp_V_7_fu_448_p4;
reg   [7:0] tmp_V_7_reg_2231;
reg   [7:0] tmp_V_7_reg_2231_pp0_iter2_reg;
reg   [7:0] tmp_V_7_reg_2231_pp0_iter3_reg;
reg   [7:0] tmp_V_7_reg_2231_pp0_iter4_reg;
reg   [7:0] tmp_V_7_reg_2231_pp0_iter5_reg;
reg   [7:0] tmp_V_7_reg_2231_pp0_iter6_reg;
reg   [7:0] tmp_V_7_reg_2231_pp0_iter7_reg;
reg   [7:0] tmp_V_7_reg_2231_pp0_iter8_reg;
reg   [7:0] tmp_V_7_reg_2231_pp0_iter9_reg;
reg   [7:0] tmp_V_7_reg_2231_pp0_iter10_reg;
reg   [7:0] tmp_V_7_reg_2231_pp0_iter11_reg;
reg   [7:0] tmp_V_7_reg_2231_pp0_iter12_reg;
reg   [7:0] tmp_V_7_reg_2231_pp0_iter13_reg;
reg   [7:0] tmp_V_7_reg_2231_pp0_iter14_reg;
reg   [7:0] tmp_V_7_reg_2231_pp0_iter15_reg;
wire   [22:0] tmp_V_8_fu_458_p1;
reg   [22:0] tmp_V_8_reg_2236;
reg   [22:0] tmp_V_8_reg_2236_pp0_iter2_reg;
reg   [22:0] tmp_V_8_reg_2236_pp0_iter3_reg;
reg   [22:0] tmp_V_8_reg_2236_pp0_iter4_reg;
reg   [22:0] tmp_V_8_reg_2236_pp0_iter5_reg;
reg   [22:0] tmp_V_8_reg_2236_pp0_iter6_reg;
reg   [22:0] tmp_V_8_reg_2236_pp0_iter7_reg;
reg   [22:0] tmp_V_8_reg_2236_pp0_iter8_reg;
reg   [22:0] tmp_V_8_reg_2236_pp0_iter9_reg;
reg   [22:0] tmp_V_8_reg_2236_pp0_iter10_reg;
reg   [22:0] tmp_V_8_reg_2236_pp0_iter11_reg;
reg   [22:0] tmp_V_8_reg_2236_pp0_iter12_reg;
wire   [8:0] m_exp_fu_475_p2;
reg   [8:0] m_exp_reg_2241;
reg   [8:0] m_exp_reg_2241_pp0_iter2_reg;
reg   [8:0] m_exp_reg_2241_pp0_iter3_reg;
reg   [8:0] m_exp_reg_2241_pp0_iter4_reg;
reg   [8:0] m_exp_reg_2241_pp0_iter5_reg;
reg   [8:0] m_exp_reg_2241_pp0_iter6_reg;
reg   [8:0] m_exp_reg_2241_pp0_iter7_reg;
reg   [8:0] m_exp_reg_2241_pp0_iter8_reg;
reg   [8:0] m_exp_reg_2241_pp0_iter9_reg;
reg   [8:0] m_exp_reg_2241_pp0_iter10_reg;
reg   [8:0] m_exp_reg_2241_pp0_iter11_reg;
reg   [8:0] m_exp_reg_2241_pp0_iter12_reg;
reg   [8:0] m_exp_reg_2241_pp0_iter13_reg;
reg   [8:0] m_exp_reg_2241_pp0_iter14_reg;
reg   [8:0] m_exp_reg_2241_pp0_iter15_reg;
wire   [0:0] x_is_n1_fu_515_p2;
reg   [0:0] x_is_n1_reg_2246;
reg   [0:0] x_is_n1_reg_2246_pp0_iter2_reg;
reg   [0:0] x_is_n1_reg_2246_pp0_iter3_reg;
reg   [0:0] x_is_n1_reg_2246_pp0_iter4_reg;
reg   [0:0] x_is_n1_reg_2246_pp0_iter5_reg;
reg   [0:0] x_is_n1_reg_2246_pp0_iter6_reg;
reg   [0:0] x_is_n1_reg_2246_pp0_iter7_reg;
reg   [0:0] x_is_n1_reg_2246_pp0_iter8_reg;
reg   [0:0] x_is_n1_reg_2246_pp0_iter9_reg;
reg   [0:0] x_is_n1_reg_2246_pp0_iter10_reg;
reg   [0:0] x_is_n1_reg_2246_pp0_iter11_reg;
reg   [0:0] x_is_n1_reg_2246_pp0_iter12_reg;
reg   [0:0] x_is_n1_reg_2246_pp0_iter13_reg;
reg   [0:0] x_is_n1_reg_2246_pp0_iter14_reg;
reg   [0:0] x_is_n1_reg_2246_pp0_iter15_reg;
reg   [0:0] x_is_n1_reg_2246_pp0_iter16_reg;
reg   [0:0] x_is_n1_reg_2246_pp0_iter17_reg;
reg   [0:0] x_is_n1_reg_2246_pp0_iter18_reg;
reg   [0:0] x_is_n1_reg_2246_pp0_iter19_reg;
reg   [0:0] x_is_n1_reg_2246_pp0_iter20_reg;
reg   [0:0] x_is_n1_reg_2246_pp0_iter21_reg;
reg   [0:0] x_is_n1_reg_2246_pp0_iter22_reg;
wire   [0:0] tmp_16_fu_601_p3;
reg   [0:0] tmp_16_reg_2252;
reg   [0:0] tmp_16_reg_2252_pp0_iter2_reg;
reg   [0:0] tmp_16_reg_2252_pp0_iter3_reg;
reg   [0:0] tmp_16_reg_2252_pp0_iter4_reg;
reg   [0:0] tmp_16_reg_2252_pp0_iter5_reg;
reg   [0:0] tmp_16_reg_2252_pp0_iter6_reg;
reg   [0:0] tmp_16_reg_2252_pp0_iter7_reg;
reg   [0:0] tmp_16_reg_2252_pp0_iter8_reg;
reg   [0:0] tmp_16_reg_2252_pp0_iter9_reg;
reg   [0:0] tmp_16_reg_2252_pp0_iter10_reg;
reg   [0:0] tmp_16_reg_2252_pp0_iter11_reg;
reg   [0:0] tmp_16_reg_2252_pp0_iter12_reg;
reg   [0:0] tmp_16_reg_2252_pp0_iter13_reg;
reg   [0:0] tmp_16_reg_2252_pp0_iter14_reg;
reg   [0:0] tmp_16_reg_2252_pp0_iter15_reg;
reg   [0:0] tmp_16_reg_2252_pp0_iter16_reg;
wire   [0:0] or_ln407_1_fu_689_p2;
reg   [0:0] or_ln407_1_reg_2257;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter2_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter3_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter4_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter5_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter6_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter7_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter8_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter9_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter10_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter11_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter12_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter13_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter14_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter15_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter16_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter17_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter18_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter19_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter20_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter21_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter22_reg;
reg   [0:0] or_ln407_1_reg_2257_pp0_iter23_reg;
wire   [0:0] icmp_ln415_fu_733_p2;
reg   [0:0] icmp_ln415_reg_2264;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter2_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter3_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter4_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter5_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter6_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter7_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter8_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter9_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter10_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter11_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter12_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter13_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter14_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter15_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter16_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter17_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter18_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter19_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter20_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter21_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter22_reg;
reg   [0:0] icmp_ln415_reg_2264_pp0_iter23_reg;
wire   [0:0] icmp_ln451_fu_777_p2;
reg   [0:0] icmp_ln451_reg_2270;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter2_reg;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter3_reg;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter4_reg;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter5_reg;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter6_reg;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter7_reg;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter8_reg;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter9_reg;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter10_reg;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter11_reg;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter12_reg;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter13_reg;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter14_reg;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter15_reg;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter16_reg;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter17_reg;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter18_reg;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter19_reg;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter20_reg;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter21_reg;
reg   [0:0] icmp_ln451_reg_2270_pp0_iter22_reg;
wire   [0:0] r_sign_fu_837_p2;
reg   [0:0] r_sign_reg_2278;
reg   [0:0] r_sign_reg_2278_pp0_iter2_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter3_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter4_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter5_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter6_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter7_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter8_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter9_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter10_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter11_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter12_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter13_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter14_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter15_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter16_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter17_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter18_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter19_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter20_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter21_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter22_reg;
reg   [0:0] r_sign_reg_2278_pp0_iter23_reg;
wire   [0:0] icmp_ln460_fu_901_p2;
reg   [0:0] icmp_ln460_reg_2286;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter2_reg;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter3_reg;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter4_reg;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter5_reg;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter6_reg;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter7_reg;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter8_reg;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter9_reg;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter10_reg;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter11_reg;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter12_reg;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter13_reg;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter14_reg;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter15_reg;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter16_reg;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter17_reg;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter18_reg;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter19_reg;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter20_reg;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter21_reg;
reg   [0:0] icmp_ln460_reg_2286_pp0_iter22_reg;
wire   [0:0] icmp_ln467_fu_957_p2;
reg   [0:0] icmp_ln467_reg_2292;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter2_reg;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter3_reg;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter4_reg;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter5_reg;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter6_reg;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter7_reg;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter8_reg;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter9_reg;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter10_reg;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter11_reg;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter12_reg;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter13_reg;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter14_reg;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter15_reg;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter16_reg;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter17_reg;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter18_reg;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter19_reg;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter20_reg;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter21_reg;
reg   [0:0] icmp_ln467_reg_2292_pp0_iter22_reg;
wire   [8:0] b_exp_3_fu_969_p3;
reg   [8:0] b_exp_3_reg_2298;
reg   [8:0] b_exp_3_reg_2298_pp0_iter2_reg;
reg   [8:0] b_exp_3_reg_2298_pp0_iter3_reg;
reg   [8:0] b_exp_3_reg_2298_pp0_iter4_reg;
reg   [8:0] b_exp_3_reg_2298_pp0_iter5_reg;
reg   [8:0] b_exp_3_reg_2298_pp0_iter6_reg;
reg   [8:0] b_exp_3_reg_2298_pp0_iter7_reg;
reg   [8:0] b_exp_3_reg_2298_pp0_iter8_reg;
reg   [8:0] b_exp_3_reg_2298_pp0_iter9_reg;
reg  signed [8:0] b_exp_3_reg_2298_pp0_iter10_reg;
reg   [5:0] b_frac_tilde_inverse_reg_2303;
reg   [55:0] log_sum_V_reg_2308;
reg   [55:0] log_sum_V_reg_2308_pp0_iter2_reg;
reg   [55:0] log_sum_V_reg_2308_pp0_iter3_reg;
reg   [55:0] log_sum_V_reg_2308_pp0_iter4_reg;
reg   [55:0] log_sum_V_reg_2308_pp0_iter5_reg;
reg   [55:0] log_sum_V_reg_2308_pp0_iter6_reg;
reg   [55:0] log_sum_V_reg_2308_pp0_iter7_reg;
reg   [55:0] log_sum_V_reg_2308_pp0_iter8_reg;
reg   [0:0] isNeg_reg_2313;
reg   [0:0] isNeg_reg_2313_pp0_iter2_reg;
reg   [0:0] isNeg_reg_2313_pp0_iter3_reg;
reg   [0:0] isNeg_reg_2313_pp0_iter4_reg;
reg   [0:0] isNeg_reg_2313_pp0_iter5_reg;
reg   [0:0] isNeg_reg_2313_pp0_iter6_reg;
reg   [0:0] isNeg_reg_2313_pp0_iter7_reg;
reg   [0:0] isNeg_reg_2313_pp0_iter8_reg;
reg   [0:0] isNeg_reg_2313_pp0_iter9_reg;
reg   [0:0] isNeg_reg_2313_pp0_iter10_reg;
reg   [0:0] isNeg_reg_2313_pp0_iter11_reg;
reg   [0:0] isNeg_reg_2313_pp0_iter12_reg;
reg   [0:0] isNeg_reg_2313_pp0_iter13_reg;
reg   [0:0] isNeg_reg_2313_pp0_iter14_reg;
reg   [0:0] isNeg_reg_2313_pp0_iter15_reg;
reg   [0:0] isNeg_reg_2313_pp0_iter16_reg;
wire  signed [24:0] mul_ln682_fu_2160_p2;
reg  signed [24:0] mul_ln682_reg_2320;
reg  signed [24:0] mul_ln682_reg_2320_pp0_iter3_reg;
reg   [3:0] a_V_reg_2329;
reg   [3:0] a_V_reg_2329_pp0_iter3_reg;
reg   [3:0] a_V_reg_2329_pp0_iter4_reg;
reg   [3:0] a_V_reg_2329_pp0_iter5_reg;
reg   [3:0] a_V_reg_2329_pp0_iter6_reg;
reg   [3:0] a_V_reg_2329_pp0_iter7_reg;
wire   [42:0] r_V_22_fu_1037_p2;
reg   [42:0] r_V_22_reg_2335;
reg   [40:0] p_Val2_28_reg_2340;
reg   [5:0] a_V_1_reg_2346;
reg   [5:0] a_V_1_reg_2346_pp0_iter5_reg;
reg   [5:0] a_V_1_reg_2346_pp0_iter6_reg;
reg   [34:0] tmp_12_reg_2352;
wire   [49:0] ret_V_31_fu_1170_p2;
reg   [49:0] ret_V_31_reg_2357;
reg   [49:0] ret_V_31_reg_2357_pp0_iter6_reg;
wire   [46:0] grp_fu_1182_p2;
reg   [46:0] r_V_23_reg_2372;
reg   [43:0] p_Val2_35_reg_2377;
wire   [5:0] a_V_2_fu_1222_p4;
reg   [5:0] a_V_2_reg_2388;
reg   [37:0] tmp_13_reg_2393;
wire   [62:0] ret_V_33_fu_1277_p2;
reg   [62:0] ret_V_33_reg_2408;
reg   [62:0] ret_V_33_reg_2408_pp0_iter9_reg;
reg   [62:0] ret_V_33_reg_2408_pp0_iter10_reg;
wire   [49:0] add_ln657_1_fu_1299_p2;
reg   [49:0] add_ln657_1_reg_2423;
wire   [55:0] log_sum_V_1_fu_1317_p2;
reg   [55:0] log_sum_V_1_reg_2428;
reg   [55:0] log_sum_V_1_reg_2428_pp0_iter10_reg;
reg   [55:0] log_sum_V_1_reg_2428_pp0_iter11_reg;
reg   [55:0] log_sum_V_1_reg_2428_pp0_iter12_reg;
wire   [49:0] grp_fu_1289_p2;
reg   [49:0] r_V_24_reg_2433;
reg   [38:0] tmp_14_reg_2443;
reg   [38:0] tmp_14_reg_2443_pp0_iter12_reg;
reg   [22:0] trunc_ln6_reg_2448;
wire   [51:0] grp_fu_1326_p2;
reg   [51:0] Elog2_V_reg_2453;
reg   [44:0] lshr_ln_reg_2458;
reg  signed [42:0] log_base_V_reg_2463;
wire   [24:0] e_frac_V_2_fu_1486_p3;
reg  signed [24:0] e_frac_V_2_reg_2468;
wire   [66:0] grp_fu_1499_p2;
reg   [66:0] m_frac_l_V_reg_2483;
reg   [66:0] m_frac_l_V_reg_2483_pp0_iter16_reg;
reg   [0:0] tmp_27_reg_2491;
reg   [0:0] tmp_27_reg_2491_pp0_iter16_reg;
reg   [0:0] tmp_27_reg_2491_pp0_iter17_reg;
reg   [0:0] tmp_27_reg_2491_pp0_iter18_reg;
reg   [0:0] tmp_27_reg_2491_pp0_iter19_reg;
reg   [0:0] tmp_27_reg_2491_pp0_iter20_reg;
reg   [0:0] tmp_27_reg_2491_pp0_iter21_reg;
reg   [0:0] tmp_27_reg_2491_pp0_iter22_reg;
wire  signed [7:0] ush_1_fu_1513_p2;
reg  signed [7:0] ush_1_reg_2497;
wire  signed [31:0] sext_ln1311_3_fu_1528_p1;
reg  signed [31:0] sext_ln1311_3_reg_2502;
wire   [66:0] select_ln1312_fu_1546_p3;
reg   [66:0] select_ln1312_reg_2507;
wire   [65:0] m_fix_l_V_fu_1553_p1;
reg   [65:0] m_fix_l_V_reg_2512;
reg   [35:0] m_fix_V_reg_2518;
reg   [35:0] m_fix_V_reg_2518_pp0_iter18_reg;
reg   [35:0] m_fix_V_reg_2518_pp0_iter19_reg;
reg  signed [12:0] m_fix_hi_V_reg_2523;
reg   [0:0] p_Result_51_reg_2528;
wire   [0:0] icmp_ln657_fu_1627_p2;
reg   [0:0] icmp_ln657_reg_2533;
reg   [0:0] icmp_ln657_reg_2533_pp0_iter18_reg;
reg   [0:0] icmp_ln657_reg_2533_pp0_iter19_reg;
reg   [0:0] icmp_ln657_reg_2533_pp0_iter20_reg;
reg   [0:0] icmp_ln657_reg_2533_pp0_iter21_reg;
reg   [0:0] icmp_ln657_reg_2533_pp0_iter22_reg;
wire  signed [9:0] r_exp_V_3_fu_1685_p3;
reg  signed [9:0] r_exp_V_3_reg_2538;
reg  signed [9:0] r_exp_V_3_reg_2538_pp0_iter19_reg;
reg  signed [9:0] r_exp_V_3_reg_2538_pp0_iter20_reg;
reg  signed [9:0] r_exp_V_3_reg_2538_pp0_iter21_reg;
reg  signed [9:0] r_exp_V_3_reg_2538_pp0_iter22_reg;
reg   [35:0] m_fix_a_V_reg_2545;
wire   [17:0] m_diff_lo_V_fu_1734_p1;
reg   [17:0] m_diff_lo_V_reg_2550;
reg   [26:0] exp_Z1_V_reg_2565;
reg   [17:0] exp_Z1P_m_1_V_reg_2570;
reg   [17:0] exp_Z1_hi_V_reg_2575;
wire   [27:0] ret_V_41_fu_1794_p2;
reg   [27:0] ret_V_41_reg_2580;
wire   [35:0] r_V_29_fu_2178_p2;
reg   [35:0] r_V_29_reg_2585;
wire   [31:0] p_Result_52_fu_1912_p4;
reg   [31:0] p_Result_52_reg_2590;
wire   [0:0] and_ln460_4_fu_1952_p2;
reg   [0:0] and_ln460_4_reg_2595;
wire   [0:0] sel_tmp44_fu_2007_p2;
reg   [0:0] sel_tmp44_reg_2600;
wire   [0:0] or_cond_fu_2058_p2;
reg   [0:0] or_cond_reg_2605;
wire   [0:0] or_cond97_fu_2070_p2;
reg   [0:0] or_cond97_reg_2610;
wire   [0:0] or_cond99_fu_2076_p2;
reg   [0:0] or_cond99_reg_2615;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln498_fu_431_p1;
wire   [63:0] zext_ln498_3_fu_1218_p1;
wire   [63:0] zext_ln498_4_fu_1242_p1;
wire   [63:0] zext_ln498_2_fu_1247_p1;
wire   [63:0] zext_ln498_1_fu_1738_p1;
wire   [63:0] zext_ln498_5_fu_1753_p1;
wire   [31:0] p_Val2_s_fu_387_p1;
wire   [5:0] index0_V_fu_413_p4;
wire   [31:0] p_Val2_11_fu_437_p1;
wire   [8:0] zext_ln339_fu_462_p1;
wire   [8:0] zext_ln339_1_fu_471_p1;
wire   [8:0] b_exp_fu_465_p2;
wire   [0:0] icmp_ln369_fu_487_p2;
wire   [0:0] icmp_ln833_1_fu_493_p2;
wire   [0:0] and_ln369_fu_498_p2;
wire   [0:0] xor_ln936_fu_504_p2;
wire   [0:0] icmp_ln833_4_fu_520_p2;
wire   [0:0] icmp_ln833_5_fu_526_p2;
wire   [0:0] icmp_ln837_fu_538_p2;
wire   [0:0] icmp_ln833_6_fu_550_p2;
wire   [0:0] icmp_ln837_1_fu_555_p2;
wire   [0:0] and_ln18_3_fu_571_p2;
wire   [0:0] or_ln386_fu_577_p2;
wire   [0:0] icmp_ln833_2_fu_566_p2;
wire   [0:0] or_ln386_1_fu_583_p2;
wire   [4:0] tmp_17_fu_615_p4;
wire   [4:0] add_ln601_fu_625_p2;
wire   [22:0] zext_ln601_fu_631_p1;
wire   [22:0] lshr_ln601_fu_635_p2;
wire   [22:0] p_Result_44_fu_641_p2;
wire   [0:0] icmp_ln401_fu_595_p2;
wire   [0:0] icmp_ln833_3_fu_647_p2;
wire   [0:0] xor_ln401_fu_653_p2;
wire   [0:0] and_ln402_fu_659_p2;
wire   [0:0] xor_ln402_fu_609_p2;
wire   [0:0] and_ln402_1_fu_665_p2;
wire   [0:0] and_ln18_fu_532_p2;
wire   [0:0] x_is_p1_fu_509_p2;
wire   [0:0] and_ln407_fu_677_p2;
wire   [0:0] or_ln407_fu_683_p2;
wire   [0:0] icmp_ln833_fu_481_p2;
wire   [0:0] or_ln401_fu_671_p2;
wire   [0:0] or_ln415_fu_695_p2;
wire   [0:0] xor_ln415_fu_701_p2;
wire   [0:0] xor_ln386_fu_589_p2;
wire   [0:0] and_ln18_1_fu_544_p2;
wire   [0:0] and_ln415_fu_707_p2;
wire   [0:0] or_ln415_3_fu_713_p2;
wire   [0:0] and_ln18_2_fu_560_p2;
wire   [0:0] or_ln415_2_fu_719_p2;
wire   [31:0] or_ln415_1_fu_725_p3;
wire   [0:0] xor_ln936_1_fu_739_p2;
wire   [0:0] tmp_18_fu_757_p3;
wire   [8:0] sub_ln745_fu_789_p2;
wire  signed [22:0] sext_ln745_fu_795_p1;
wire   [0:0] icmp_ln450_fu_771_p2;
wire   [0:0] icmp_ln451_1_fu_783_p2;
wire   [0:0] p_Result_45_fu_799_p3;
wire   [0:0] xor_ln450_fu_807_p2;
wire   [0:0] and_ln451_1_fu_819_p2;
wire   [0:0] and_ln451_fu_813_p2;
wire   [0:0] and_ln451_2_fu_825_p2;
wire   [0:0] or_ln450_fu_831_p2;
wire   [0:0] y_is_pinf_fu_745_p2;
wire   [0:0] xor_ln445_fu_765_p2;
wire   [0:0] tmp_19_fu_849_p3;
wire   [0:0] y_is_ninf_fu_751_p2;
wire   [0:0] and_ln460_2_fu_863_p2;
wire   [0:0] and_ln460_fu_843_p2;
wire   [0:0] or_ln460_fu_875_p2;
wire   [0:0] and_ln460_3_fu_869_p2;
wire   [0:0] or_ln460_1_fu_881_p2;
wire   [0:0] and_ln460_1_fu_857_p2;
wire   [0:0] or_ln460_2_fu_887_p2;
wire   [31:0] or_ln460_3_fu_893_p3;
wire   [0:0] and_ln467_2_fu_919_p2;
wire   [0:0] and_ln467_1_fu_913_p2;
wire   [0:0] and_ln467_3_fu_931_p2;
wire   [0:0] and_ln467_fu_907_p2;
wire   [0:0] or_ln467_1_fu_937_p2;
wire   [0:0] or_ln467_fu_925_p2;
wire   [0:0] or_ln467_3_fu_943_p2;
wire   [31:0] or_ln467_2_fu_949_p3;
wire   [8:0] b_exp_1_fu_963_p2;
wire   [23:0] r_V_s_fu_993_p3;
wire   [24:0] r_V_21_fu_1000_p1;
wire   [24:0] p_Result_48_fu_984_p4;
wire   [38:0] z1_V_fu_1023_p3;
wire   [38:0] r_V_22_fu_1037_p0;
wire   [3:0] r_V_22_fu_1037_p1;
wire   [42:0] sf_fu_1053_p4;
wire   [0:0] tmp_21_fu_1046_p3;
wire   [43:0] tmp_11_fu_1062_p4;
wire   [43:0] zext_ln1287_2_fu_1071_p1;
wire   [20:0] trunc_ln657_fu_1043_p1;
wire   [42:0] lhs_V_fu_1083_p3;
wire   [43:0] eZ_V_fu_1075_p3;
wire   [44:0] zext_ln682_1_fu_1091_p1;
wire   [44:0] rhs_V_fu_1095_p1;
wire   [44:0] ret_V_fu_1099_p2;
wire   [45:0] lhs_V_1_fu_1105_p1;
wire   [45:0] rhs_V_1_fu_1109_p1;
wire   [45:0] ret_V_30_fu_1112_p2;
wire   [48:0] lhs_V_2_fu_1155_p3;
wire   [48:0] eZ_V_1_fu_1148_p3;
wire   [49:0] zext_ln682_2_fu_1162_p1;
wire   [49:0] rhs_V_2_fu_1166_p1;
wire   [40:0] grp_fu_1182_p0;
wire   [5:0] grp_fu_1182_p1;
wire   [47:0] rhs_V_3_fu_1191_p3;
wire   [50:0] lhs_V_3_fu_1188_p1;
wire   [50:0] zext_ln682_3_fu_1198_p1;
wire   [50:0] ret_V_32_fu_1202_p2;
wire   [61:0] lhs_V_4_fu_1262_p3;
wire   [56:0] eZ_V_2_fu_1255_p3;
wire   [62:0] zext_ln682_4_fu_1269_p1;
wire   [62:0] rhs_V_4_fu_1273_p1;
wire   [43:0] grp_fu_1289_p0;
wire   [5:0] grp_fu_1289_p1;
wire   [49:0] zext_ln157_1_fu_1251_p1;
wire   [49:0] zext_ln157_2_fu_1295_p1;
wire   [55:0] zext_ln157_fu_1305_p1;
wire   [55:0] zext_ln657_10_fu_1314_p1;
wire   [55:0] add_ln657_fu_1309_p2;
wire   [44:0] grp_fu_1326_p0;
wire   [55:0] rhs_V_5_fu_1335_p3;
wire   [63:0] lhs_V_5_fu_1332_p1;
wire   [63:0] zext_ln682_5_fu_1342_p1;
wire   [63:0] ret_V_34_fu_1346_p2;
wire   [22:0] r_V_25_fu_1375_p0;
wire   [45:0] zext_ln1070_fu_1372_p1;
wire   [22:0] r_V_25_fu_1375_p1;
wire   [45:0] r_V_25_fu_1375_p2;
wire   [62:0] lhs_V_6_fu_1394_p3;
wire   [63:0] zext_ln682_6_fu_1401_p1;
wire   [63:0] zext_ln657_11_fu_1405_p1;
wire   [63:0] ret_V_35_fu_1408_p2;
wire   [39:0] trunc_ln662_1_fu_1414_p4;
wire   [63:0] lhs_V_7_fu_1428_p3;
wire  signed [64:0] sext_ln657_3_fu_1391_p1;
wire  signed [65:0] sext_ln682_fu_1435_p1;
wire   [65:0] zext_ln657_fu_1439_p1;
wire   [65:0] ret_V_36_fu_1443_p2;
wire  signed [64:0] sum_V_fu_1424_p1;
wire   [66:0] zext_ln657_1_fu_1449_p1;
wire   [66:0] zext_ln657_2_fu_1453_p1;
wire   [66:0] ret_V_37_fu_1457_p2;
wire   [24:0] p_Result_50_fu_1473_p3;
wire   [24:0] e_frac_V_fu_1480_p2;
wire  signed [8:0] sext_ln1311_2_fu_1518_p1;
wire   [8:0] ush_fu_1522_p3;
wire   [66:0] zext_ln1287_fu_1532_p1;
wire   [66:0] r_V_9_fu_1536_p2;
wire   [66:0] r_V_10_fu_1541_p2;
wire   [65:0] zext_ln1253_fu_1560_p1;
wire   [65:0] r_V_11_fu_1563_p2;
wire   [65:0] r_V_12_fu_1568_p2;
wire  signed [31:0] sext_ln1311_fu_1557_p1;
wire   [66:0] zext_ln1253_1_fu_1580_p1;
wire   [66:0] r_V_14_fu_1584_p2;
wire   [66:0] select_ln581_fu_1589_p3;
wire   [65:0] r_V_26_fu_1573_p3;
wire  signed [66:0] sext_ln1453_fu_1623_p1;
wire  signed [15:0] rhs_V_6_fu_1635_p3;
wire  signed [24:0] grp_fu_2167_p3;
wire   [14:0] trunc_ln805_fu_1662_p1;
wire   [9:0] tmp_fu_1646_p4;
wire   [0:0] icmp_ln805_fu_1665_p2;
wire   [9:0] add_ln805_fu_1671_p2;
wire   [0:0] p_Result_32_fu_1655_p3;
wire   [9:0] select_ln805_fu_1677_p3;
wire  signed [9:0] r_V_28_fu_1696_p1;
wire   [45:0] r_V_28_fu_1696_p2;
wire  signed [36:0] lhs_V_8_fu_1712_p1;
wire  signed [36:0] rhs_V_7_fu_1715_p1;
wire   [36:0] ret_V_39_fu_1718_p2;
wire   [8:0] m_diff_hi_V_fu_1724_p4;
wire   [4:0] Z2_ind_V_fu_1743_p4;
wire   [18:0] lhs_V_9_fu_1758_p1;
wire   [18:0] rhs_V_8_fu_1761_p1;
wire   [18:0] ret_V_40_fu_1765_p2;
wire   [27:0] lhs_V_10_fu_1791_p1;
wire   [44:0] lhs_V_11_fu_1806_p3;
wire   [44:0] zext_ln657_15_fu_1813_p1;
wire   [44:0] ret_V_42_fu_1816_p2;
wire   [0:0] tmp_25_fu_1822_p3;
wire   [9:0] r_exp_V_fu_1830_p2;
wire   [9:0] r_exp_V_2_fu_1835_p3;
wire   [2:0] tmp_26_fu_1842_p4;
wire   [0:0] icmp_ln849_fu_1852_p2;
wire   [22:0] tmp_5_fu_1884_p4;
wire   [22:0] tmp_s_fu_1874_p4;
wire   [7:0] trunc_ln168_fu_1902_p1;
wire   [7:0] out_exp_V_fu_1906_p2;
wire   [22:0] tmp_V_fu_1894_p3;
wire   [0:0] xor_ln407_fu_1921_p2;
wire   [0:0] and_ln415_1_fu_1926_p2;
wire   [0:0] xor_ln371_fu_1936_p2;
wire   [0:0] and_ln371_1_fu_1941_p2;
wire   [0:0] xor_ln460_fu_1947_p2;
wire   [0:0] and_ln460_5_fu_1958_p2;
wire   [0:0] xor_ln467_fu_1963_p2;
wire   [0:0] or_ln657_fu_1858_p2;
wire   [0:0] xor_ln657_fu_1984_p2;
wire   [0:0] and_ln657_fu_1979_p2;
wire   [0:0] and_ln849_fu_1989_p2;
wire   [0:0] or_ln849_fu_1995_p2;
wire   [0:0] xor_ln181_fu_1863_p2;
wire   [0:0] tmp91_fu_2001_p2;
wire   [0:0] and_ln467_5_fu_1974_p2;
wire   [0:0] xor_ln657_1_fu_2018_p2;
wire   [0:0] or_ln849_1_fu_2029_p2;
wire   [0:0] and_ln657_1_fu_2024_p2;
wire   [0:0] xor_ln849_fu_2034_p2;
wire   [0:0] icmp_ln853_fu_1868_p2;
wire   [0:0] or_ln849_2_fu_2040_p2;
wire   [0:0] tmp93_fu_2046_p2;
wire   [0:0] tmp92_fu_2013_p2;
wire   [0:0] sel_tmp73104_fu_2052_p2;
wire   [0:0] and_ln467_4_fu_1968_p2;
wire   [0:0] and_ln371_fu_1931_p2;
wire   [0:0] or_cond95_fu_2064_p2;
wire   [31:0] p_Result_47_fu_2089_p3;
wire   [31:0] p_Result_49_fu_2096_p3;
wire   [31:0] p_Result_46_fu_2082_p3;
wire   [31:0] newSel94_fu_2103_p3;
wire   [31:0] newSel96_fu_2110_p3;
wire   [31:0] newSel98_fu_2117_p3;
wire   [31:0] newSel100_fu_2124_p3;
wire   [31:0] newSel102_fu_2130_p3;
wire   [31:0] sel_tmp74_fu_2137_p1;
wire   [0:0] or_ln415_4_fu_2148_p2;
wire   [31:0] select_ln407_fu_2141_p3;
wire  signed [24:0] mul_ln682_fu_2160_p0;
wire   [5:0] mul_ln682_fu_2160_p1;
wire   [12:0] grp_fu_2167_p0;
wire   [17:0] r_V_29_fu_2178_p0;
wire   [17:0] r_V_29_fu_2178_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to23;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [46:0] grp_fu_1182_p00;
wire   [46:0] grp_fu_1182_p10;
wire   [49:0] grp_fu_1289_p00;
wire   [49:0] grp_fu_1289_p10;
wire   [24:0] mul_ln682_fu_2160_p10;
wire   [42:0] r_V_22_fu_1037_p00;
wire   [42:0] r_V_22_fu_1037_p10;
wire   [35:0] r_V_29_fu_2178_p00;
wire   [35:0] r_V_29_fu_2178_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
end

pow_generic_floatbkb #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_7_address0),
    .ce0(pow_reduce_anonymo_7_ce0),
    .q0(pow_reduce_anonymo_7_q0)
);

pow_generic_floatcud #(
    .DataWidth( 56 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_6_address0),
    .ce0(pow_reduce_anonymo_6_ce0),
    .q0(pow_reduce_anonymo_6_q0)
);

pow_generic_floatdEe #(
    .DataWidth( 52 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pow_reduce_anonymo_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_9_address0),
    .ce0(pow_reduce_anonymo_9_ce0),
    .q0(pow_reduce_anonymo_9_q0)
);

pow_generic_floateOg #(
    .DataWidth( 49 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_10_address0),
    .ce0(pow_reduce_anonymo_10_ce0),
    .q0(pow_reduce_anonymo_10_q0)
);

pow_generic_floatfYi #(
    .DataWidth( 44 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_8_address0),
    .ce0(pow_reduce_anonymo_8_ce0),
    .q0(pow_reduce_anonymo_8_q0)
);

pow_generic_floatg8j #(
    .DataWidth( 27 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
pow_reduce_anonymo_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_11_address0),
    .ce0(pow_reduce_anonymo_11_ce0),
    .q0(pow_reduce_anonymo_11_q0)
);

pow_generic_floathbi #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
pow_reduce_anonymo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_address0),
    .ce0(pow_reduce_anonymo_ce0),
    .q0(pow_reduce_anonymo_q0)
);

attention_mul_41nibs #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 41 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 47 ))
attention_mul_41nibs_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1182_p0),
    .din1(grp_fu_1182_p1),
    .ce(1'b1),
    .dout(grp_fu_1182_p2)
);

attention_mul_44njbC #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 44 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 50 ))
attention_mul_44njbC_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1289_p0),
    .din1(grp_fu_1289_p1),
    .ce(1'b1),
    .dout(grp_fu_1289_p2)
);

attention_mul_45nkbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 45 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 52 ))
attention_mul_45nkbM_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1326_p0),
    .din1(b_exp_3_reg_2298_pp0_iter10_reg),
    .ce(1'b1),
    .dout(grp_fu_1326_p2)
);

attention_mul_43slbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 25 ),
    .dout_WIDTH( 67 ))
attention_mul_43slbW_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(log_base_V_reg_2463),
    .din1(e_frac_V_2_reg_2468),
    .ce(1'b1),
    .dout(grp_fu_1499_p2)
);

attention_mul_mulmb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 25 ))
attention_mul_mulmb6_U5(
    .din0(mul_ln682_fu_2160_p0),
    .din1(mul_ln682_fu_2160_p1),
    .dout(mul_ln682_fu_2160_p2)
);

attention_mac_mulncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 25 ))
attention_mac_mulncg_U6(
    .din0(grp_fu_2167_p0),
    .din1(m_fix_hi_V_reg_2523),
    .din2(rhs_V_6_fu_1635_p3),
    .dout(grp_fu_2167_p3)
);

attention_mul_mulocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
attention_mul_mulocq_U7(
    .din0(r_V_29_fu_2178_p0),
    .din1(r_V_29_fu_2178_p1),
    .dout(r_V_29_fu_2178_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Elog2_V_reg_2453 <= grp_fu_1326_p2;
        lshr_ln_reg_2458 <= {{r_V_25_fu_1375_p2[45:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_1_reg_2346 <= {{ret_V_30_fu_1112_p2[43:38]}};
        p_Val2_28_reg_2340 <= {{ret_V_30_fu_1112_p2[43:3]}};
        tmp_12_reg_2352 <= {{ret_V_30_fu_1112_p2[37:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        a_V_1_reg_2346_pp0_iter5_reg <= a_V_1_reg_2346;
        a_V_1_reg_2346_pp0_iter6_reg <= a_V_1_reg_2346_pp0_iter5_reg;
        a_V_reg_2329_pp0_iter3_reg <= a_V_reg_2329;
        a_V_reg_2329_pp0_iter4_reg <= a_V_reg_2329_pp0_iter3_reg;
        a_V_reg_2329_pp0_iter5_reg <= a_V_reg_2329_pp0_iter4_reg;
        a_V_reg_2329_pp0_iter6_reg <= a_V_reg_2329_pp0_iter5_reg;
        a_V_reg_2329_pp0_iter7_reg <= a_V_reg_2329_pp0_iter6_reg;
        b_exp_3_reg_2298_pp0_iter10_reg <= b_exp_3_reg_2298_pp0_iter9_reg;
        b_exp_3_reg_2298_pp0_iter2_reg <= b_exp_3_reg_2298;
        b_exp_3_reg_2298_pp0_iter3_reg <= b_exp_3_reg_2298_pp0_iter2_reg;
        b_exp_3_reg_2298_pp0_iter4_reg <= b_exp_3_reg_2298_pp0_iter3_reg;
        b_exp_3_reg_2298_pp0_iter5_reg <= b_exp_3_reg_2298_pp0_iter4_reg;
        b_exp_3_reg_2298_pp0_iter6_reg <= b_exp_3_reg_2298_pp0_iter5_reg;
        b_exp_3_reg_2298_pp0_iter7_reg <= b_exp_3_reg_2298_pp0_iter6_reg;
        b_exp_3_reg_2298_pp0_iter8_reg <= b_exp_3_reg_2298_pp0_iter7_reg;
        b_exp_3_reg_2298_pp0_iter9_reg <= b_exp_3_reg_2298_pp0_iter8_reg;
        icmp_ln415_reg_2264_pp0_iter10_reg <= icmp_ln415_reg_2264_pp0_iter9_reg;
        icmp_ln415_reg_2264_pp0_iter11_reg <= icmp_ln415_reg_2264_pp0_iter10_reg;
        icmp_ln415_reg_2264_pp0_iter12_reg <= icmp_ln415_reg_2264_pp0_iter11_reg;
        icmp_ln415_reg_2264_pp0_iter13_reg <= icmp_ln415_reg_2264_pp0_iter12_reg;
        icmp_ln415_reg_2264_pp0_iter14_reg <= icmp_ln415_reg_2264_pp0_iter13_reg;
        icmp_ln415_reg_2264_pp0_iter15_reg <= icmp_ln415_reg_2264_pp0_iter14_reg;
        icmp_ln415_reg_2264_pp0_iter16_reg <= icmp_ln415_reg_2264_pp0_iter15_reg;
        icmp_ln415_reg_2264_pp0_iter17_reg <= icmp_ln415_reg_2264_pp0_iter16_reg;
        icmp_ln415_reg_2264_pp0_iter18_reg <= icmp_ln415_reg_2264_pp0_iter17_reg;
        icmp_ln415_reg_2264_pp0_iter19_reg <= icmp_ln415_reg_2264_pp0_iter18_reg;
        icmp_ln415_reg_2264_pp0_iter20_reg <= icmp_ln415_reg_2264_pp0_iter19_reg;
        icmp_ln415_reg_2264_pp0_iter21_reg <= icmp_ln415_reg_2264_pp0_iter20_reg;
        icmp_ln415_reg_2264_pp0_iter22_reg <= icmp_ln415_reg_2264_pp0_iter21_reg;
        icmp_ln415_reg_2264_pp0_iter23_reg <= icmp_ln415_reg_2264_pp0_iter22_reg;
        icmp_ln415_reg_2264_pp0_iter2_reg <= icmp_ln415_reg_2264;
        icmp_ln415_reg_2264_pp0_iter3_reg <= icmp_ln415_reg_2264_pp0_iter2_reg;
        icmp_ln415_reg_2264_pp0_iter4_reg <= icmp_ln415_reg_2264_pp0_iter3_reg;
        icmp_ln415_reg_2264_pp0_iter5_reg <= icmp_ln415_reg_2264_pp0_iter4_reg;
        icmp_ln415_reg_2264_pp0_iter6_reg <= icmp_ln415_reg_2264_pp0_iter5_reg;
        icmp_ln415_reg_2264_pp0_iter7_reg <= icmp_ln415_reg_2264_pp0_iter6_reg;
        icmp_ln415_reg_2264_pp0_iter8_reg <= icmp_ln415_reg_2264_pp0_iter7_reg;
        icmp_ln415_reg_2264_pp0_iter9_reg <= icmp_ln415_reg_2264_pp0_iter8_reg;
        icmp_ln451_reg_2270_pp0_iter10_reg <= icmp_ln451_reg_2270_pp0_iter9_reg;
        icmp_ln451_reg_2270_pp0_iter11_reg <= icmp_ln451_reg_2270_pp0_iter10_reg;
        icmp_ln451_reg_2270_pp0_iter12_reg <= icmp_ln451_reg_2270_pp0_iter11_reg;
        icmp_ln451_reg_2270_pp0_iter13_reg <= icmp_ln451_reg_2270_pp0_iter12_reg;
        icmp_ln451_reg_2270_pp0_iter14_reg <= icmp_ln451_reg_2270_pp0_iter13_reg;
        icmp_ln451_reg_2270_pp0_iter15_reg <= icmp_ln451_reg_2270_pp0_iter14_reg;
        icmp_ln451_reg_2270_pp0_iter16_reg <= icmp_ln451_reg_2270_pp0_iter15_reg;
        icmp_ln451_reg_2270_pp0_iter17_reg <= icmp_ln451_reg_2270_pp0_iter16_reg;
        icmp_ln451_reg_2270_pp0_iter18_reg <= icmp_ln451_reg_2270_pp0_iter17_reg;
        icmp_ln451_reg_2270_pp0_iter19_reg <= icmp_ln451_reg_2270_pp0_iter18_reg;
        icmp_ln451_reg_2270_pp0_iter20_reg <= icmp_ln451_reg_2270_pp0_iter19_reg;
        icmp_ln451_reg_2270_pp0_iter21_reg <= icmp_ln451_reg_2270_pp0_iter20_reg;
        icmp_ln451_reg_2270_pp0_iter22_reg <= icmp_ln451_reg_2270_pp0_iter21_reg;
        icmp_ln451_reg_2270_pp0_iter2_reg <= icmp_ln451_reg_2270;
        icmp_ln451_reg_2270_pp0_iter3_reg <= icmp_ln451_reg_2270_pp0_iter2_reg;
        icmp_ln451_reg_2270_pp0_iter4_reg <= icmp_ln451_reg_2270_pp0_iter3_reg;
        icmp_ln451_reg_2270_pp0_iter5_reg <= icmp_ln451_reg_2270_pp0_iter4_reg;
        icmp_ln451_reg_2270_pp0_iter6_reg <= icmp_ln451_reg_2270_pp0_iter5_reg;
        icmp_ln451_reg_2270_pp0_iter7_reg <= icmp_ln451_reg_2270_pp0_iter6_reg;
        icmp_ln451_reg_2270_pp0_iter8_reg <= icmp_ln451_reg_2270_pp0_iter7_reg;
        icmp_ln451_reg_2270_pp0_iter9_reg <= icmp_ln451_reg_2270_pp0_iter8_reg;
        icmp_ln460_reg_2286_pp0_iter10_reg <= icmp_ln460_reg_2286_pp0_iter9_reg;
        icmp_ln460_reg_2286_pp0_iter11_reg <= icmp_ln460_reg_2286_pp0_iter10_reg;
        icmp_ln460_reg_2286_pp0_iter12_reg <= icmp_ln460_reg_2286_pp0_iter11_reg;
        icmp_ln460_reg_2286_pp0_iter13_reg <= icmp_ln460_reg_2286_pp0_iter12_reg;
        icmp_ln460_reg_2286_pp0_iter14_reg <= icmp_ln460_reg_2286_pp0_iter13_reg;
        icmp_ln460_reg_2286_pp0_iter15_reg <= icmp_ln460_reg_2286_pp0_iter14_reg;
        icmp_ln460_reg_2286_pp0_iter16_reg <= icmp_ln460_reg_2286_pp0_iter15_reg;
        icmp_ln460_reg_2286_pp0_iter17_reg <= icmp_ln460_reg_2286_pp0_iter16_reg;
        icmp_ln460_reg_2286_pp0_iter18_reg <= icmp_ln460_reg_2286_pp0_iter17_reg;
        icmp_ln460_reg_2286_pp0_iter19_reg <= icmp_ln460_reg_2286_pp0_iter18_reg;
        icmp_ln460_reg_2286_pp0_iter20_reg <= icmp_ln460_reg_2286_pp0_iter19_reg;
        icmp_ln460_reg_2286_pp0_iter21_reg <= icmp_ln460_reg_2286_pp0_iter20_reg;
        icmp_ln460_reg_2286_pp0_iter22_reg <= icmp_ln460_reg_2286_pp0_iter21_reg;
        icmp_ln460_reg_2286_pp0_iter2_reg <= icmp_ln460_reg_2286;
        icmp_ln460_reg_2286_pp0_iter3_reg <= icmp_ln460_reg_2286_pp0_iter2_reg;
        icmp_ln460_reg_2286_pp0_iter4_reg <= icmp_ln460_reg_2286_pp0_iter3_reg;
        icmp_ln460_reg_2286_pp0_iter5_reg <= icmp_ln460_reg_2286_pp0_iter4_reg;
        icmp_ln460_reg_2286_pp0_iter6_reg <= icmp_ln460_reg_2286_pp0_iter5_reg;
        icmp_ln460_reg_2286_pp0_iter7_reg <= icmp_ln460_reg_2286_pp0_iter6_reg;
        icmp_ln460_reg_2286_pp0_iter8_reg <= icmp_ln460_reg_2286_pp0_iter7_reg;
        icmp_ln460_reg_2286_pp0_iter9_reg <= icmp_ln460_reg_2286_pp0_iter8_reg;
        icmp_ln467_reg_2292_pp0_iter10_reg <= icmp_ln467_reg_2292_pp0_iter9_reg;
        icmp_ln467_reg_2292_pp0_iter11_reg <= icmp_ln467_reg_2292_pp0_iter10_reg;
        icmp_ln467_reg_2292_pp0_iter12_reg <= icmp_ln467_reg_2292_pp0_iter11_reg;
        icmp_ln467_reg_2292_pp0_iter13_reg <= icmp_ln467_reg_2292_pp0_iter12_reg;
        icmp_ln467_reg_2292_pp0_iter14_reg <= icmp_ln467_reg_2292_pp0_iter13_reg;
        icmp_ln467_reg_2292_pp0_iter15_reg <= icmp_ln467_reg_2292_pp0_iter14_reg;
        icmp_ln467_reg_2292_pp0_iter16_reg <= icmp_ln467_reg_2292_pp0_iter15_reg;
        icmp_ln467_reg_2292_pp0_iter17_reg <= icmp_ln467_reg_2292_pp0_iter16_reg;
        icmp_ln467_reg_2292_pp0_iter18_reg <= icmp_ln467_reg_2292_pp0_iter17_reg;
        icmp_ln467_reg_2292_pp0_iter19_reg <= icmp_ln467_reg_2292_pp0_iter18_reg;
        icmp_ln467_reg_2292_pp0_iter20_reg <= icmp_ln467_reg_2292_pp0_iter19_reg;
        icmp_ln467_reg_2292_pp0_iter21_reg <= icmp_ln467_reg_2292_pp0_iter20_reg;
        icmp_ln467_reg_2292_pp0_iter22_reg <= icmp_ln467_reg_2292_pp0_iter21_reg;
        icmp_ln467_reg_2292_pp0_iter2_reg <= icmp_ln467_reg_2292;
        icmp_ln467_reg_2292_pp0_iter3_reg <= icmp_ln467_reg_2292_pp0_iter2_reg;
        icmp_ln467_reg_2292_pp0_iter4_reg <= icmp_ln467_reg_2292_pp0_iter3_reg;
        icmp_ln467_reg_2292_pp0_iter5_reg <= icmp_ln467_reg_2292_pp0_iter4_reg;
        icmp_ln467_reg_2292_pp0_iter6_reg <= icmp_ln467_reg_2292_pp0_iter5_reg;
        icmp_ln467_reg_2292_pp0_iter7_reg <= icmp_ln467_reg_2292_pp0_iter6_reg;
        icmp_ln467_reg_2292_pp0_iter8_reg <= icmp_ln467_reg_2292_pp0_iter7_reg;
        icmp_ln467_reg_2292_pp0_iter9_reg <= icmp_ln467_reg_2292_pp0_iter8_reg;
        icmp_ln657_reg_2533_pp0_iter18_reg <= icmp_ln657_reg_2533;
        icmp_ln657_reg_2533_pp0_iter19_reg <= icmp_ln657_reg_2533_pp0_iter18_reg;
        icmp_ln657_reg_2533_pp0_iter20_reg <= icmp_ln657_reg_2533_pp0_iter19_reg;
        icmp_ln657_reg_2533_pp0_iter21_reg <= icmp_ln657_reg_2533_pp0_iter20_reg;
        icmp_ln657_reg_2533_pp0_iter22_reg <= icmp_ln657_reg_2533_pp0_iter21_reg;
        isNeg_reg_2313_pp0_iter10_reg <= isNeg_reg_2313_pp0_iter9_reg;
        isNeg_reg_2313_pp0_iter11_reg <= isNeg_reg_2313_pp0_iter10_reg;
        isNeg_reg_2313_pp0_iter12_reg <= isNeg_reg_2313_pp0_iter11_reg;
        isNeg_reg_2313_pp0_iter13_reg <= isNeg_reg_2313_pp0_iter12_reg;
        isNeg_reg_2313_pp0_iter14_reg <= isNeg_reg_2313_pp0_iter13_reg;
        isNeg_reg_2313_pp0_iter15_reg <= isNeg_reg_2313_pp0_iter14_reg;
        isNeg_reg_2313_pp0_iter16_reg <= isNeg_reg_2313_pp0_iter15_reg;
        isNeg_reg_2313_pp0_iter2_reg <= isNeg_reg_2313;
        isNeg_reg_2313_pp0_iter3_reg <= isNeg_reg_2313_pp0_iter2_reg;
        isNeg_reg_2313_pp0_iter4_reg <= isNeg_reg_2313_pp0_iter3_reg;
        isNeg_reg_2313_pp0_iter5_reg <= isNeg_reg_2313_pp0_iter4_reg;
        isNeg_reg_2313_pp0_iter6_reg <= isNeg_reg_2313_pp0_iter5_reg;
        isNeg_reg_2313_pp0_iter7_reg <= isNeg_reg_2313_pp0_iter6_reg;
        isNeg_reg_2313_pp0_iter8_reg <= isNeg_reg_2313_pp0_iter7_reg;
        isNeg_reg_2313_pp0_iter9_reg <= isNeg_reg_2313_pp0_iter8_reg;
        log_sum_V_1_reg_2428_pp0_iter10_reg <= log_sum_V_1_reg_2428;
        log_sum_V_1_reg_2428_pp0_iter11_reg <= log_sum_V_1_reg_2428_pp0_iter10_reg;
        log_sum_V_1_reg_2428_pp0_iter12_reg <= log_sum_V_1_reg_2428_pp0_iter11_reg;
        log_sum_V_reg_2308_pp0_iter2_reg <= log_sum_V_reg_2308;
        log_sum_V_reg_2308_pp0_iter3_reg <= log_sum_V_reg_2308_pp0_iter2_reg;
        log_sum_V_reg_2308_pp0_iter4_reg <= log_sum_V_reg_2308_pp0_iter3_reg;
        log_sum_V_reg_2308_pp0_iter5_reg <= log_sum_V_reg_2308_pp0_iter4_reg;
        log_sum_V_reg_2308_pp0_iter6_reg <= log_sum_V_reg_2308_pp0_iter5_reg;
        log_sum_V_reg_2308_pp0_iter7_reg <= log_sum_V_reg_2308_pp0_iter6_reg;
        log_sum_V_reg_2308_pp0_iter8_reg <= log_sum_V_reg_2308_pp0_iter7_reg;
        m_exp_reg_2241_pp0_iter10_reg <= m_exp_reg_2241_pp0_iter9_reg;
        m_exp_reg_2241_pp0_iter11_reg <= m_exp_reg_2241_pp0_iter10_reg;
        m_exp_reg_2241_pp0_iter12_reg <= m_exp_reg_2241_pp0_iter11_reg;
        m_exp_reg_2241_pp0_iter13_reg <= m_exp_reg_2241_pp0_iter12_reg;
        m_exp_reg_2241_pp0_iter14_reg <= m_exp_reg_2241_pp0_iter13_reg;
        m_exp_reg_2241_pp0_iter15_reg <= m_exp_reg_2241_pp0_iter14_reg;
        m_exp_reg_2241_pp0_iter2_reg <= m_exp_reg_2241;
        m_exp_reg_2241_pp0_iter3_reg <= m_exp_reg_2241_pp0_iter2_reg;
        m_exp_reg_2241_pp0_iter4_reg <= m_exp_reg_2241_pp0_iter3_reg;
        m_exp_reg_2241_pp0_iter5_reg <= m_exp_reg_2241_pp0_iter4_reg;
        m_exp_reg_2241_pp0_iter6_reg <= m_exp_reg_2241_pp0_iter5_reg;
        m_exp_reg_2241_pp0_iter7_reg <= m_exp_reg_2241_pp0_iter6_reg;
        m_exp_reg_2241_pp0_iter8_reg <= m_exp_reg_2241_pp0_iter7_reg;
        m_exp_reg_2241_pp0_iter9_reg <= m_exp_reg_2241_pp0_iter8_reg;
        m_fix_V_reg_2518_pp0_iter18_reg <= m_fix_V_reg_2518;
        m_fix_V_reg_2518_pp0_iter19_reg <= m_fix_V_reg_2518_pp0_iter18_reg;
        m_frac_l_V_reg_2483_pp0_iter16_reg <= m_frac_l_V_reg_2483;
        mul_ln682_reg_2320_pp0_iter3_reg <= mul_ln682_reg_2320;
        or_ln407_1_reg_2257_pp0_iter10_reg <= or_ln407_1_reg_2257_pp0_iter9_reg;
        or_ln407_1_reg_2257_pp0_iter11_reg <= or_ln407_1_reg_2257_pp0_iter10_reg;
        or_ln407_1_reg_2257_pp0_iter12_reg <= or_ln407_1_reg_2257_pp0_iter11_reg;
        or_ln407_1_reg_2257_pp0_iter13_reg <= or_ln407_1_reg_2257_pp0_iter12_reg;
        or_ln407_1_reg_2257_pp0_iter14_reg <= or_ln407_1_reg_2257_pp0_iter13_reg;
        or_ln407_1_reg_2257_pp0_iter15_reg <= or_ln407_1_reg_2257_pp0_iter14_reg;
        or_ln407_1_reg_2257_pp0_iter16_reg <= or_ln407_1_reg_2257_pp0_iter15_reg;
        or_ln407_1_reg_2257_pp0_iter17_reg <= or_ln407_1_reg_2257_pp0_iter16_reg;
        or_ln407_1_reg_2257_pp0_iter18_reg <= or_ln407_1_reg_2257_pp0_iter17_reg;
        or_ln407_1_reg_2257_pp0_iter19_reg <= or_ln407_1_reg_2257_pp0_iter18_reg;
        or_ln407_1_reg_2257_pp0_iter20_reg <= or_ln407_1_reg_2257_pp0_iter19_reg;
        or_ln407_1_reg_2257_pp0_iter21_reg <= or_ln407_1_reg_2257_pp0_iter20_reg;
        or_ln407_1_reg_2257_pp0_iter22_reg <= or_ln407_1_reg_2257_pp0_iter21_reg;
        or_ln407_1_reg_2257_pp0_iter23_reg <= or_ln407_1_reg_2257_pp0_iter22_reg;
        or_ln407_1_reg_2257_pp0_iter2_reg <= or_ln407_1_reg_2257;
        or_ln407_1_reg_2257_pp0_iter3_reg <= or_ln407_1_reg_2257_pp0_iter2_reg;
        or_ln407_1_reg_2257_pp0_iter4_reg <= or_ln407_1_reg_2257_pp0_iter3_reg;
        or_ln407_1_reg_2257_pp0_iter5_reg <= or_ln407_1_reg_2257_pp0_iter4_reg;
        or_ln407_1_reg_2257_pp0_iter6_reg <= or_ln407_1_reg_2257_pp0_iter5_reg;
        or_ln407_1_reg_2257_pp0_iter7_reg <= or_ln407_1_reg_2257_pp0_iter6_reg;
        or_ln407_1_reg_2257_pp0_iter8_reg <= or_ln407_1_reg_2257_pp0_iter7_reg;
        or_ln407_1_reg_2257_pp0_iter9_reg <= or_ln407_1_reg_2257_pp0_iter8_reg;
        p_Result_15_reg_2226_pp0_iter10_reg <= p_Result_15_reg_2226_pp0_iter9_reg;
        p_Result_15_reg_2226_pp0_iter11_reg <= p_Result_15_reg_2226_pp0_iter10_reg;
        p_Result_15_reg_2226_pp0_iter12_reg <= p_Result_15_reg_2226_pp0_iter11_reg;
        p_Result_15_reg_2226_pp0_iter2_reg <= p_Result_15_reg_2226;
        p_Result_15_reg_2226_pp0_iter3_reg <= p_Result_15_reg_2226_pp0_iter2_reg;
        p_Result_15_reg_2226_pp0_iter4_reg <= p_Result_15_reg_2226_pp0_iter3_reg;
        p_Result_15_reg_2226_pp0_iter5_reg <= p_Result_15_reg_2226_pp0_iter4_reg;
        p_Result_15_reg_2226_pp0_iter6_reg <= p_Result_15_reg_2226_pp0_iter5_reg;
        p_Result_15_reg_2226_pp0_iter7_reg <= p_Result_15_reg_2226_pp0_iter6_reg;
        p_Result_15_reg_2226_pp0_iter8_reg <= p_Result_15_reg_2226_pp0_iter7_reg;
        p_Result_15_reg_2226_pp0_iter9_reg <= p_Result_15_reg_2226_pp0_iter8_reg;
        r_exp_V_3_reg_2538_pp0_iter19_reg <= r_exp_V_3_reg_2538;
        r_exp_V_3_reg_2538_pp0_iter20_reg <= r_exp_V_3_reg_2538_pp0_iter19_reg;
        r_exp_V_3_reg_2538_pp0_iter21_reg <= r_exp_V_3_reg_2538_pp0_iter20_reg;
        r_exp_V_3_reg_2538_pp0_iter22_reg <= r_exp_V_3_reg_2538_pp0_iter21_reg;
        r_sign_reg_2278_pp0_iter10_reg <= r_sign_reg_2278_pp0_iter9_reg;
        r_sign_reg_2278_pp0_iter11_reg <= r_sign_reg_2278_pp0_iter10_reg;
        r_sign_reg_2278_pp0_iter12_reg <= r_sign_reg_2278_pp0_iter11_reg;
        r_sign_reg_2278_pp0_iter13_reg <= r_sign_reg_2278_pp0_iter12_reg;
        r_sign_reg_2278_pp0_iter14_reg <= r_sign_reg_2278_pp0_iter13_reg;
        r_sign_reg_2278_pp0_iter15_reg <= r_sign_reg_2278_pp0_iter14_reg;
        r_sign_reg_2278_pp0_iter16_reg <= r_sign_reg_2278_pp0_iter15_reg;
        r_sign_reg_2278_pp0_iter17_reg <= r_sign_reg_2278_pp0_iter16_reg;
        r_sign_reg_2278_pp0_iter18_reg <= r_sign_reg_2278_pp0_iter17_reg;
        r_sign_reg_2278_pp0_iter19_reg <= r_sign_reg_2278_pp0_iter18_reg;
        r_sign_reg_2278_pp0_iter20_reg <= r_sign_reg_2278_pp0_iter19_reg;
        r_sign_reg_2278_pp0_iter21_reg <= r_sign_reg_2278_pp0_iter20_reg;
        r_sign_reg_2278_pp0_iter22_reg <= r_sign_reg_2278_pp0_iter21_reg;
        r_sign_reg_2278_pp0_iter23_reg <= r_sign_reg_2278_pp0_iter22_reg;
        r_sign_reg_2278_pp0_iter2_reg <= r_sign_reg_2278;
        r_sign_reg_2278_pp0_iter3_reg <= r_sign_reg_2278_pp0_iter2_reg;
        r_sign_reg_2278_pp0_iter4_reg <= r_sign_reg_2278_pp0_iter3_reg;
        r_sign_reg_2278_pp0_iter5_reg <= r_sign_reg_2278_pp0_iter4_reg;
        r_sign_reg_2278_pp0_iter6_reg <= r_sign_reg_2278_pp0_iter5_reg;
        r_sign_reg_2278_pp0_iter7_reg <= r_sign_reg_2278_pp0_iter6_reg;
        r_sign_reg_2278_pp0_iter8_reg <= r_sign_reg_2278_pp0_iter7_reg;
        r_sign_reg_2278_pp0_iter9_reg <= r_sign_reg_2278_pp0_iter8_reg;
        ret_V_31_reg_2357_pp0_iter6_reg <= ret_V_31_reg_2357;
        ret_V_33_reg_2408_pp0_iter10_reg <= ret_V_33_reg_2408_pp0_iter9_reg;
        ret_V_33_reg_2408_pp0_iter9_reg <= ret_V_33_reg_2408;
        tmp_14_reg_2443_pp0_iter12_reg <= tmp_14_reg_2443;
        tmp_16_reg_2252_pp0_iter10_reg <= tmp_16_reg_2252_pp0_iter9_reg;
        tmp_16_reg_2252_pp0_iter11_reg <= tmp_16_reg_2252_pp0_iter10_reg;
        tmp_16_reg_2252_pp0_iter12_reg <= tmp_16_reg_2252_pp0_iter11_reg;
        tmp_16_reg_2252_pp0_iter13_reg <= tmp_16_reg_2252_pp0_iter12_reg;
        tmp_16_reg_2252_pp0_iter14_reg <= tmp_16_reg_2252_pp0_iter13_reg;
        tmp_16_reg_2252_pp0_iter15_reg <= tmp_16_reg_2252_pp0_iter14_reg;
        tmp_16_reg_2252_pp0_iter16_reg <= tmp_16_reg_2252_pp0_iter15_reg;
        tmp_16_reg_2252_pp0_iter2_reg <= tmp_16_reg_2252;
        tmp_16_reg_2252_pp0_iter3_reg <= tmp_16_reg_2252_pp0_iter2_reg;
        tmp_16_reg_2252_pp0_iter4_reg <= tmp_16_reg_2252_pp0_iter3_reg;
        tmp_16_reg_2252_pp0_iter5_reg <= tmp_16_reg_2252_pp0_iter4_reg;
        tmp_16_reg_2252_pp0_iter6_reg <= tmp_16_reg_2252_pp0_iter5_reg;
        tmp_16_reg_2252_pp0_iter7_reg <= tmp_16_reg_2252_pp0_iter6_reg;
        tmp_16_reg_2252_pp0_iter8_reg <= tmp_16_reg_2252_pp0_iter7_reg;
        tmp_16_reg_2252_pp0_iter9_reg <= tmp_16_reg_2252_pp0_iter8_reg;
        tmp_27_reg_2491_pp0_iter16_reg <= tmp_27_reg_2491;
        tmp_27_reg_2491_pp0_iter17_reg <= tmp_27_reg_2491_pp0_iter16_reg;
        tmp_27_reg_2491_pp0_iter18_reg <= tmp_27_reg_2491_pp0_iter17_reg;
        tmp_27_reg_2491_pp0_iter19_reg <= tmp_27_reg_2491_pp0_iter18_reg;
        tmp_27_reg_2491_pp0_iter20_reg <= tmp_27_reg_2491_pp0_iter19_reg;
        tmp_27_reg_2491_pp0_iter21_reg <= tmp_27_reg_2491_pp0_iter20_reg;
        tmp_27_reg_2491_pp0_iter22_reg <= tmp_27_reg_2491_pp0_iter21_reg;
        tmp_V_7_reg_2231_pp0_iter10_reg <= tmp_V_7_reg_2231_pp0_iter9_reg;
        tmp_V_7_reg_2231_pp0_iter11_reg <= tmp_V_7_reg_2231_pp0_iter10_reg;
        tmp_V_7_reg_2231_pp0_iter12_reg <= tmp_V_7_reg_2231_pp0_iter11_reg;
        tmp_V_7_reg_2231_pp0_iter13_reg <= tmp_V_7_reg_2231_pp0_iter12_reg;
        tmp_V_7_reg_2231_pp0_iter14_reg <= tmp_V_7_reg_2231_pp0_iter13_reg;
        tmp_V_7_reg_2231_pp0_iter15_reg <= tmp_V_7_reg_2231_pp0_iter14_reg;
        tmp_V_7_reg_2231_pp0_iter2_reg <= tmp_V_7_reg_2231;
        tmp_V_7_reg_2231_pp0_iter3_reg <= tmp_V_7_reg_2231_pp0_iter2_reg;
        tmp_V_7_reg_2231_pp0_iter4_reg <= tmp_V_7_reg_2231_pp0_iter3_reg;
        tmp_V_7_reg_2231_pp0_iter5_reg <= tmp_V_7_reg_2231_pp0_iter4_reg;
        tmp_V_7_reg_2231_pp0_iter6_reg <= tmp_V_7_reg_2231_pp0_iter5_reg;
        tmp_V_7_reg_2231_pp0_iter7_reg <= tmp_V_7_reg_2231_pp0_iter6_reg;
        tmp_V_7_reg_2231_pp0_iter8_reg <= tmp_V_7_reg_2231_pp0_iter7_reg;
        tmp_V_7_reg_2231_pp0_iter9_reg <= tmp_V_7_reg_2231_pp0_iter8_reg;
        tmp_V_8_reg_2236_pp0_iter10_reg <= tmp_V_8_reg_2236_pp0_iter9_reg;
        tmp_V_8_reg_2236_pp0_iter11_reg <= tmp_V_8_reg_2236_pp0_iter10_reg;
        tmp_V_8_reg_2236_pp0_iter12_reg <= tmp_V_8_reg_2236_pp0_iter11_reg;
        tmp_V_8_reg_2236_pp0_iter2_reg <= tmp_V_8_reg_2236;
        tmp_V_8_reg_2236_pp0_iter3_reg <= tmp_V_8_reg_2236_pp0_iter2_reg;
        tmp_V_8_reg_2236_pp0_iter4_reg <= tmp_V_8_reg_2236_pp0_iter3_reg;
        tmp_V_8_reg_2236_pp0_iter5_reg <= tmp_V_8_reg_2236_pp0_iter4_reg;
        tmp_V_8_reg_2236_pp0_iter6_reg <= tmp_V_8_reg_2236_pp0_iter5_reg;
        tmp_V_8_reg_2236_pp0_iter7_reg <= tmp_V_8_reg_2236_pp0_iter6_reg;
        tmp_V_8_reg_2236_pp0_iter8_reg <= tmp_V_8_reg_2236_pp0_iter7_reg;
        tmp_V_8_reg_2236_pp0_iter9_reg <= tmp_V_8_reg_2236_pp0_iter8_reg;
        x_is_n1_reg_2246_pp0_iter10_reg <= x_is_n1_reg_2246_pp0_iter9_reg;
        x_is_n1_reg_2246_pp0_iter11_reg <= x_is_n1_reg_2246_pp0_iter10_reg;
        x_is_n1_reg_2246_pp0_iter12_reg <= x_is_n1_reg_2246_pp0_iter11_reg;
        x_is_n1_reg_2246_pp0_iter13_reg <= x_is_n1_reg_2246_pp0_iter12_reg;
        x_is_n1_reg_2246_pp0_iter14_reg <= x_is_n1_reg_2246_pp0_iter13_reg;
        x_is_n1_reg_2246_pp0_iter15_reg <= x_is_n1_reg_2246_pp0_iter14_reg;
        x_is_n1_reg_2246_pp0_iter16_reg <= x_is_n1_reg_2246_pp0_iter15_reg;
        x_is_n1_reg_2246_pp0_iter17_reg <= x_is_n1_reg_2246_pp0_iter16_reg;
        x_is_n1_reg_2246_pp0_iter18_reg <= x_is_n1_reg_2246_pp0_iter17_reg;
        x_is_n1_reg_2246_pp0_iter19_reg <= x_is_n1_reg_2246_pp0_iter18_reg;
        x_is_n1_reg_2246_pp0_iter20_reg <= x_is_n1_reg_2246_pp0_iter19_reg;
        x_is_n1_reg_2246_pp0_iter21_reg <= x_is_n1_reg_2246_pp0_iter20_reg;
        x_is_n1_reg_2246_pp0_iter22_reg <= x_is_n1_reg_2246_pp0_iter21_reg;
        x_is_n1_reg_2246_pp0_iter2_reg <= x_is_n1_reg_2246;
        x_is_n1_reg_2246_pp0_iter3_reg <= x_is_n1_reg_2246_pp0_iter2_reg;
        x_is_n1_reg_2246_pp0_iter4_reg <= x_is_n1_reg_2246_pp0_iter3_reg;
        x_is_n1_reg_2246_pp0_iter5_reg <= x_is_n1_reg_2246_pp0_iter4_reg;
        x_is_n1_reg_2246_pp0_iter6_reg <= x_is_n1_reg_2246_pp0_iter5_reg;
        x_is_n1_reg_2246_pp0_iter7_reg <= x_is_n1_reg_2246_pp0_iter6_reg;
        x_is_n1_reg_2246_pp0_iter8_reg <= x_is_n1_reg_2246_pp0_iter7_reg;
        x_is_n1_reg_2246_pp0_iter9_reg <= x_is_n1_reg_2246_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_2_reg_2388 <= {{ret_V_32_fu_1202_p2[49:44]}};
        p_Val2_35_reg_2377 <= {{ret_V_32_fu_1202_p2[49:6]}};
        tmp_13_reg_2393 <= {{ret_V_32_fu_1202_p2[43:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_reg_2329 <= {{mul_ln682_fu_2160_p2[24:21]}};
        mul_ln682_reg_2320 <= mul_ln682_fu_2160_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln657_1_reg_2423 <= add_ln657_1_fu_1299_p2;
        ret_V_33_reg_2408 <= ret_V_33_fu_1277_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257_pp0_iter22_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln460_4_reg_2595 <= and_ln460_4_fu_1952_p2;
        or_cond97_reg_2610 <= or_cond97_fu_2070_p2;
        or_cond99_reg_2615 <= or_cond99_fu_2076_p2;
        or_cond_reg_2605 <= or_cond_fu_2058_p2;
        p_Result_52_reg_2590 <= p_Result_52_fu_1912_p4;
        sel_tmp44_reg_2600 <= sel_tmp44_fu_2007_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_exp_3_reg_2298 <= b_exp_3_fu_969_p3;
        b_frac_tilde_inverse_reg_2303 <= pow_reduce_anonymo_7_q0;
        exp_read_reg_2184 <= exp;
        icmp_ln415_reg_2264 <= icmp_ln415_fu_733_p2;
        icmp_ln451_reg_2270 <= icmp_ln451_fu_777_p2;
        icmp_ln460_reg_2286 <= icmp_ln460_fu_901_p2;
        icmp_ln467_reg_2292 <= icmp_ln467_fu_957_p2;
        isNeg_reg_2313 <= m_exp_fu_475_p2[32'd8];
        log_sum_V_reg_2308 <= pow_reduce_anonymo_6_q0;
        m_exp_reg_2241 <= m_exp_fu_475_p2;
        or_ln407_1_reg_2257 <= or_ln407_1_fu_689_p2;
        p_Result_15_reg_2226 <= p_Val2_11_fu_437_p1[32'd31];
        p_Result_s_reg_2189 <= p_Val2_s_fu_387_p1[32'd31];
        r_sign_reg_2278 <= r_sign_fu_837_p2;
        tmp_16_reg_2252 <= m_exp_fu_475_p2[32'd8];
        tmp_20_reg_2210 <= p_Val2_s_fu_387_p1[32'd22];
        tmp_20_reg_2210_pp0_iter1_reg <= tmp_20_reg_2210;
        tmp_V_5_reg_2195 <= {{p_Val2_s_fu_387_p1[30:23]}};
        tmp_V_6_reg_2202 <= tmp_V_6_fu_409_p1;
        tmp_V_6_reg_2202_pp0_iter1_reg <= tmp_V_6_reg_2202;
        tmp_V_7_reg_2231 <= {{p_Val2_11_fu_437_p1[30:23]}};
        tmp_V_8_reg_2236 <= tmp_V_8_fu_458_p1;
        x_is_n1_reg_2246 <= x_is_n1_fu_515_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        e_frac_V_2_reg_2468 <= e_frac_V_2_fu_1486_p3;
        log_base_V_reg_2463 <= {{ret_V_37_fu_1457_p2[64:22]}};
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257_pp0_iter20_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_Z1P_m_1_V_reg_2570 <= {{ret_V_40_fu_1765_p2[18:1]}};
        exp_Z1_V_reg_2565 <= pow_reduce_anonymo_11_q0;
        exp_Z1_hi_V_reg_2575 <= {{pow_reduce_anonymo_11_q0[26:9]}};
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln657_reg_2533 <= icmp_ln657_fu_1627_p2;
        m_fix_V_reg_2518 <= {{select_ln581_fu_1589_p3[65:30]}};
        m_fix_hi_V_reg_2523 <= {{select_ln581_fu_1589_p3[65:53]}};
        p_Result_51_reg_2528 <= select_ln581_fu_1589_p3[32'd65];
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        log_sum_V_1_reg_2428 <= log_sum_V_1_fu_1317_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_diff_lo_V_reg_2550 <= m_diff_lo_V_fu_1734_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_fix_a_V_reg_2545 <= {{r_V_28_fu_1696_p2[44:9]}};
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257_pp0_iter15_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_fix_l_V_reg_2512 <= m_fix_l_V_fu_1553_p1;
        select_ln1312_reg_2507 <= select_ln1312_fu_1546_p3;
        sext_ln1311_3_reg_2502 <= sext_ln1311_3_fu_1528_p1;
        ush_1_reg_2497 <= ush_1_fu_1513_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_frac_l_V_reg_2483 <= grp_fu_1499_p2;
        tmp_27_reg_2491 <= grp_fu_1499_p2[32'd66];
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_22_reg_2335 <= r_V_22_fu_1037_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_23_reg_2372 <= grp_fu_1182_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_24_reg_2433 <= grp_fu_1289_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_29_reg_2585 <= r_V_29_fu_2178_p2;
        ret_V_41_reg_2580 <= ret_V_41_fu_1794_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_exp_V_3_reg_2538 <= r_exp_V_3_fu_1685_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ret_V_31_reg_2357 <= ret_V_31_fu_1170_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln407_1_reg_2257_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_14_reg_2443 <= {{ret_V_34_fu_1346_p2[62:24]}};
        trunc_ln6_reg_2448 <= {{ret_V_34_fu_1346_p2[62:40]}};
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to23 = 1'b1;
    end else begin
        ap_idle_pp0_0to23 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to23 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_10_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_11_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_6_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_7_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_8_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_9_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Z2_ind_V_fu_1743_p4 = {{ret_V_39_fu_1718_p2[17:13]}};

assign a_V_2_fu_1222_p4 = {{ret_V_32_fu_1202_p2[49:44]}};

assign add_ln601_fu_625_p2 = (5'd1 + tmp_17_fu_615_p4);

assign add_ln657_1_fu_1299_p2 = (zext_ln157_1_fu_1251_p1 + zext_ln157_2_fu_1295_p1);

assign add_ln657_fu_1309_p2 = (zext_ln157_fu_1305_p1 + log_sum_V_reg_2308_pp0_iter8_reg);

assign add_ln805_fu_1671_p2 = (10'd1 + tmp_fu_1646_p4);

assign and_ln18_1_fu_544_p2 = (icmp_ln837_fu_538_p2 & icmp_ln833_4_fu_520_p2);

assign and_ln18_2_fu_560_p2 = (icmp_ln837_1_fu_555_p2 & icmp_ln833_6_fu_550_p2);

assign and_ln18_3_fu_571_p2 = (icmp_ln833_6_fu_550_p2 & icmp_ln833_1_fu_493_p2);

assign and_ln18_fu_532_p2 = (icmp_ln833_5_fu_526_p2 & icmp_ln833_4_fu_520_p2);

assign and_ln369_fu_498_p2 = (icmp_ln833_1_fu_493_p2 & icmp_ln369_fu_487_p2);

assign and_ln371_1_fu_1941_p2 = (xor_ln371_fu_1936_p2 & and_ln415_1_fu_1926_p2);

assign and_ln371_fu_1931_p2 = (x_is_n1_reg_2246_pp0_iter22_reg & and_ln415_1_fu_1926_p2);

assign and_ln402_1_fu_665_p2 = (xor_ln402_fu_609_p2 & and_ln402_fu_659_p2);

assign and_ln402_fu_659_p2 = (xor_ln401_fu_653_p2 & icmp_ln833_3_fu_647_p2);

assign and_ln407_fu_677_p2 = (x_is_n1_fu_515_p2 & and_ln18_fu_532_p2);

assign and_ln415_1_fu_1926_p2 = (xor_ln407_fu_1921_p2 & icmp_ln415_reg_2264_pp0_iter22_reg);

assign and_ln415_fu_707_p2 = (xor_ln415_fu_701_p2 & xor_ln386_fu_589_p2);

assign and_ln451_1_fu_819_p2 = (xor_ln450_fu_807_p2 & p_Result_45_fu_799_p3);

assign and_ln451_2_fu_825_p2 = (and_ln451_fu_813_p2 & and_ln451_1_fu_819_p2);

assign and_ln451_fu_813_p2 = (icmp_ln451_fu_777_p2 & icmp_ln451_1_fu_783_p2);

assign and_ln460_1_fu_857_p2 = (y_is_ninf_fu_751_p2 & tmp_19_fu_849_p3);

assign and_ln460_2_fu_863_p2 = (xor_ln936_1_fu_739_p2 & and_ln18_3_fu_571_p2);

assign and_ln460_3_fu_869_p2 = (p_Result_15_fu_440_p3 & icmp_ln833_2_fu_566_p2);

assign and_ln460_4_fu_1952_p2 = (xor_ln460_fu_1947_p2 & and_ln371_1_fu_1941_p2);

assign and_ln460_5_fu_1958_p2 = (icmp_ln460_reg_2286_pp0_iter22_reg & and_ln371_1_fu_1941_p2);

assign and_ln460_fu_843_p2 = (y_is_pinf_fu_745_p2 & xor_ln445_fu_765_p2);

assign and_ln467_1_fu_913_p2 = (xor_ln936_1_fu_739_p2 & icmp_ln833_2_fu_566_p2);

assign and_ln467_2_fu_919_p2 = (p_Result_15_fu_440_p3 & and_ln18_3_fu_571_p2);

assign and_ln467_3_fu_931_p2 = (y_is_pinf_fu_745_p2 & tmp_19_fu_849_p3);

assign and_ln467_4_fu_1968_p2 = (xor_ln467_fu_1963_p2 & and_ln460_5_fu_1958_p2);

assign and_ln467_5_fu_1974_p2 = (icmp_ln467_reg_2292_pp0_iter22_reg & and_ln460_5_fu_1958_p2);

assign and_ln467_fu_907_p2 = (y_is_ninf_fu_751_p2 & xor_ln445_fu_765_p2);

assign and_ln657_1_fu_2024_p2 = (xor_ln657_1_fu_2018_p2 & icmp_ln451_reg_2270_pp0_iter22_reg);

assign and_ln657_fu_1979_p2 = (or_ln657_fu_1858_p2 & icmp_ln451_reg_2270_pp0_iter22_reg);

assign and_ln849_fu_1989_p2 = (xor_ln657_fu_1984_p2 & icmp_ln849_fu_1852_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = ((or_ln415_4_fu_2148_p2[0:0] === 1'b1) ? select_ln407_fu_2141_p3 : 32'd2147483647);

assign b_exp_1_fu_963_p2 = ($signed(9'd386) + $signed(zext_ln339_fu_462_p1));

assign b_exp_3_fu_969_p3 = ((tmp_20_reg_2210[0:0] === 1'b1) ? b_exp_1_fu_963_p2 : b_exp_fu_465_p2);

assign b_exp_fu_465_p2 = ($signed(9'd385) + $signed(zext_ln339_fu_462_p1));

assign eZ_V_1_fu_1148_p3 = {{8'd128}, {p_Val2_28_reg_2340}};

assign eZ_V_2_fu_1255_p3 = {{13'd4096}, {p_Val2_35_reg_2377}};

assign eZ_V_fu_1075_p3 = ((tmp_21_fu_1046_p3[0:0] === 1'b1) ? tmp_11_fu_1062_p4 : zext_ln1287_2_fu_1071_p1);

assign e_frac_V_2_fu_1486_p3 = ((p_Result_15_reg_2226_pp0_iter12_reg[0:0] === 1'b1) ? e_frac_V_fu_1480_p2 : p_Result_50_fu_1473_p3);

assign e_frac_V_fu_1480_p2 = (25'd0 - p_Result_50_fu_1473_p3);

assign grp_fu_1182_p0 = grp_fu_1182_p00;

assign grp_fu_1182_p00 = p_Val2_28_reg_2340;

assign grp_fu_1182_p1 = grp_fu_1182_p10;

assign grp_fu_1182_p10 = a_V_1_reg_2346;

assign grp_fu_1289_p0 = grp_fu_1289_p00;

assign grp_fu_1289_p00 = p_Val2_35_reg_2377;

assign grp_fu_1289_p1 = grp_fu_1289_p10;

assign grp_fu_1289_p10 = a_V_2_reg_2388;

assign grp_fu_1326_p0 = 52'd12193974156572;

assign grp_fu_2167_p0 = 25'd2954;

assign icmp_ln369_fu_487_p2 = ((b_exp_fu_465_p2 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln401_fu_595_p2 = (($signed(m_exp_fu_475_p2) > $signed(9'd22)) ? 1'b1 : 1'b0);

assign icmp_ln415_fu_733_p2 = ((or_ln415_1_fu_725_p3 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln450_fu_771_p2 = ((m_exp_fu_475_p2 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln451_1_fu_783_p2 = (($signed(m_exp_fu_475_p2) < $signed(9'd24)) ? 1'b1 : 1'b0);

assign icmp_ln451_fu_777_p2 = (($signed(m_exp_fu_475_p2) > $signed(9'd0)) ? 1'b1 : 1'b0);

assign icmp_ln460_fu_901_p2 = ((or_ln460_3_fu_893_p3 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln467_fu_957_p2 = ((or_ln467_2_fu_949_p3 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln657_fu_1627_p2 = ((sext_ln1453_fu_1623_p1 != m_frac_l_V_reg_2483_pp0_iter16_reg) ? 1'b1 : 1'b0);

assign icmp_ln805_fu_1665_p2 = ((trunc_ln805_fu_1662_p1 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln833_1_fu_493_p2 = ((tmp_V_6_reg_2202 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln833_2_fu_566_p2 = ((tmp_V_5_reg_2195 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln833_3_fu_647_p2 = ((p_Result_44_fu_641_p2 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln833_4_fu_520_p2 = ((tmp_V_7_fu_448_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln833_5_fu_526_p2 = ((tmp_V_8_fu_458_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln833_6_fu_550_p2 = ((tmp_V_5_reg_2195 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln833_fu_481_p2 = ((tmp_V_7_fu_448_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln837_1_fu_555_p2 = ((tmp_V_6_reg_2202 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln837_fu_538_p2 = ((tmp_V_8_fu_458_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln849_fu_1852_p2 = (($signed(tmp_26_fu_1842_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln853_fu_1868_p2 = (($signed(r_exp_V_2_fu_1835_p3) < $signed(10'd898)) ? 1'b1 : 1'b0);

assign index0_V_fu_413_p4 = {{p_Val2_s_fu_387_p1[22:17]}};

assign lhs_V_10_fu_1791_p1 = exp_Z1_V_reg_2565;

assign lhs_V_11_fu_1806_p3 = {{ret_V_41_reg_2580}, {17'd0}};

assign lhs_V_1_fu_1105_p1 = ret_V_fu_1099_p2;

assign lhs_V_2_fu_1155_p3 = {{tmp_12_reg_2352}, {14'd0}};

assign lhs_V_3_fu_1188_p1 = ret_V_31_reg_2357_pp0_iter6_reg;

assign lhs_V_4_fu_1262_p3 = {{tmp_13_reg_2393}, {24'd0}};

assign lhs_V_5_fu_1332_p1 = ret_V_33_reg_2408_pp0_iter10_reg;

assign lhs_V_6_fu_1394_p3 = {{tmp_14_reg_2443_pp0_iter12_reg}, {24'd0}};

assign lhs_V_7_fu_1428_p3 = {{Elog2_V_reg_2453}, {12'd0}};

assign lhs_V_8_fu_1712_p1 = $signed(m_fix_V_reg_2518_pp0_iter19_reg);

assign lhs_V_9_fu_1758_p1 = m_diff_lo_V_reg_2550;

assign lhs_V_fu_1083_p3 = {{trunc_ln657_fu_1043_p1}, {22'd0}};

assign log_sum_V_1_fu_1317_p2 = (zext_ln657_10_fu_1314_p1 + add_ln657_fu_1309_p2);

assign lshr_ln601_fu_635_p2 = 23'd8388607 >> zext_ln601_fu_631_p1;

assign m_diff_hi_V_fu_1724_p4 = {{ret_V_39_fu_1718_p2[26:18]}};

assign m_diff_lo_V_fu_1734_p1 = ret_V_39_fu_1718_p2[17:0];

assign m_exp_fu_475_p2 = ($signed(9'd385) + $signed(zext_ln339_1_fu_471_p1));

assign m_fix_l_V_fu_1553_p1 = select_ln1312_fu_1546_p3[65:0];

assign mul_ln682_fu_2160_p0 = ((tmp_20_reg_2210_pp0_iter1_reg[0:0] === 1'b1) ? r_V_21_fu_1000_p1 : p_Result_48_fu_984_p4);

assign mul_ln682_fu_2160_p1 = mul_ln682_fu_2160_p10;

assign mul_ln682_fu_2160_p10 = b_frac_tilde_inverse_reg_2303;

assign newSel100_fu_2124_p3 = ((or_cond97_reg_2610[0:0] === 1'b1) ? newSel96_fu_2110_p3 : p_Result_52_reg_2590);

assign newSel102_fu_2130_p3 = ((or_cond99_reg_2615[0:0] === 1'b1) ? newSel98_fu_2117_p3 : newSel100_fu_2124_p3);

assign newSel94_fu_2103_p3 = ((sel_tmp44_reg_2600[0:0] === 1'b1) ? p_Result_47_fu_2089_p3 : p_Result_49_fu_2096_p3);

assign newSel96_fu_2110_p3 = ((and_ln460_4_reg_2595[0:0] === 1'b1) ? p_Result_47_fu_2089_p3 : p_Result_46_fu_2082_p3);

assign newSel98_fu_2117_p3 = ((or_cond_reg_2605[0:0] === 1'b1) ? p_Result_49_fu_2096_p3 : newSel94_fu_2103_p3);

assign or_cond95_fu_2064_p2 = (sel_tmp44_fu_2007_p2 | and_ln467_4_fu_1968_p2);

assign or_cond97_fu_2070_p2 = (and_ln460_4_fu_1952_p2 | and_ln371_fu_1931_p2);

assign or_cond99_fu_2076_p2 = (or_cond_fu_2058_p2 | or_cond95_fu_2064_p2);

assign or_cond_fu_2058_p2 = (sel_tmp73104_fu_2052_p2 & and_ln467_5_fu_1974_p2);

assign or_ln386_1_fu_583_p2 = (or_ln386_fu_577_p2 | icmp_ln833_2_fu_566_p2);

assign or_ln386_fu_577_p2 = (xor_ln936_fu_504_p2 | and_ln18_3_fu_571_p2);

assign or_ln401_fu_671_p2 = (icmp_ln401_fu_595_p2 | and_ln402_1_fu_665_p2);

assign or_ln407_1_fu_689_p2 = (or_ln407_fu_683_p2 | icmp_ln833_fu_481_p2);

assign or_ln407_fu_683_p2 = (x_is_p1_fu_509_p2 | and_ln407_fu_677_p2);

assign or_ln415_1_fu_725_p3 = {{31'd0}, {or_ln415_2_fu_719_p2}};

assign or_ln415_2_fu_719_p2 = (or_ln415_3_fu_713_p2 | and_ln18_2_fu_560_p2);

assign or_ln415_3_fu_713_p2 = (and_ln415_fu_707_p2 | and_ln18_1_fu_544_p2);

assign or_ln415_4_fu_2148_p2 = (or_ln407_1_reg_2257_pp0_iter23_reg | icmp_ln415_reg_2264_pp0_iter23_reg);

assign or_ln415_fu_695_p2 = (or_ln401_fu_671_p2 | and_ln18_fu_532_p2);

assign or_ln450_fu_831_p2 = (icmp_ln450_fu_771_p2 | and_ln451_2_fu_825_p2);

assign or_ln460_1_fu_881_p2 = (or_ln460_fu_875_p2 | and_ln460_3_fu_869_p2);

assign or_ln460_2_fu_887_p2 = (or_ln460_1_fu_881_p2 | and_ln460_1_fu_857_p2);

assign or_ln460_3_fu_893_p3 = {{31'd0}, {or_ln460_2_fu_887_p2}};

assign or_ln460_fu_875_p2 = (and_ln460_fu_843_p2 | and_ln460_2_fu_863_p2);

assign or_ln467_1_fu_937_p2 = (and_ln467_fu_907_p2 | and_ln467_3_fu_931_p2);

assign or_ln467_2_fu_949_p3 = {{31'd0}, {or_ln467_3_fu_943_p2}};

assign or_ln467_3_fu_943_p2 = (or_ln467_fu_925_p2 | or_ln467_1_fu_937_p2);

assign or_ln467_fu_925_p2 = (and_ln467_2_fu_919_p2 | and_ln467_1_fu_913_p2);

assign or_ln657_fu_1858_p2 = (icmp_ln849_fu_1852_p2 | icmp_ln657_reg_2533_pp0_iter22_reg);

assign or_ln849_1_fu_2029_p2 = (icmp_ln849_fu_1852_p2 | icmp_ln451_reg_2270_pp0_iter22_reg);

assign or_ln849_2_fu_2040_p2 = (xor_ln849_fu_2034_p2 | and_ln657_1_fu_2024_p2);

assign or_ln849_fu_1995_p2 = (and_ln849_fu_1989_p2 | and_ln657_fu_1979_p2);

assign out_exp_V_fu_1906_p2 = (8'd127 + trunc_ln168_fu_1902_p1);

assign p_Result_15_fu_440_p3 = p_Val2_11_fu_437_p1[32'd31];

assign p_Result_32_fu_1655_p3 = grp_fu_2167_p3[32'd24];

assign p_Result_44_fu_641_p2 = (tmp_V_8_fu_458_p1 & lshr_ln601_fu_635_p2);

assign p_Result_45_fu_799_p3 = tmp_V_8_fu_458_p1[sext_ln745_fu_795_p1];

assign p_Result_46_fu_2082_p3 = {{r_sign_reg_2278_pp0_iter23_reg}, {31'd1065353216}};

assign p_Result_47_fu_2089_p3 = {{r_sign_reg_2278_pp0_iter23_reg}, {31'd2139095040}};

assign p_Result_48_fu_984_p4 = {{{{1'd1}, {tmp_V_6_reg_2202_pp0_iter1_reg}}}, {1'd0}};

assign p_Result_49_fu_2096_p3 = {{r_sign_reg_2278_pp0_iter23_reg}, {31'd0}};

assign p_Result_50_fu_1473_p3 = {{2'd1}, {tmp_V_8_reg_2236_pp0_iter12_reg}};

assign p_Result_52_fu_1912_p4 = {{{r_sign_reg_2278_pp0_iter22_reg}, {out_exp_V_fu_1906_p2}}, {tmp_V_fu_1894_p3}};

assign p_Val2_11_fu_437_p1 = exp_read_reg_2184;

assign p_Val2_s_fu_387_p1 = base_r;

assign pow_reduce_anonymo_10_address0 = zext_ln498_3_fu_1218_p1;

assign pow_reduce_anonymo_11_address0 = zext_ln498_1_fu_1738_p1;

assign pow_reduce_anonymo_6_address0 = zext_ln498_fu_431_p1;

assign pow_reduce_anonymo_7_address0 = zext_ln498_fu_431_p1;

assign pow_reduce_anonymo_8_address0 = zext_ln498_4_fu_1242_p1;

assign pow_reduce_anonymo_9_address0 = zext_ln498_2_fu_1247_p1;

assign pow_reduce_anonymo_address0 = zext_ln498_5_fu_1753_p1;

assign r_V_10_fu_1541_p2 = m_frac_l_V_reg_2483 << zext_ln1287_fu_1532_p1;

assign r_V_11_fu_1563_p2 = m_fix_l_V_reg_2512 << zext_ln1253_fu_1560_p1;

assign r_V_12_fu_1568_p2 = $signed(m_fix_l_V_reg_2512) >>> zext_ln1253_fu_1560_p1;

assign r_V_14_fu_1584_p2 = $signed(m_frac_l_V_reg_2483_pp0_iter16_reg) >>> zext_ln1253_1_fu_1580_p1;

assign r_V_21_fu_1000_p1 = r_V_s_fu_993_p3;

assign r_V_22_fu_1037_p0 = r_V_22_fu_1037_p00;

assign r_V_22_fu_1037_p00 = z1_V_fu_1023_p3;

assign r_V_22_fu_1037_p1 = r_V_22_fu_1037_p10;

assign r_V_22_fu_1037_p10 = a_V_reg_2329;

assign r_V_22_fu_1037_p2 = (r_V_22_fu_1037_p0 * r_V_22_fu_1037_p1);

assign r_V_25_fu_1375_p0 = zext_ln1070_fu_1372_p1;

assign r_V_25_fu_1375_p1 = zext_ln1070_fu_1372_p1;

assign r_V_25_fu_1375_p2 = (r_V_25_fu_1375_p0 * r_V_25_fu_1375_p1);

assign r_V_26_fu_1573_p3 = ((isNeg_reg_2313_pp0_iter16_reg[0:0] === 1'b1) ? r_V_11_fu_1563_p2 : r_V_12_fu_1568_p2);

assign r_V_28_fu_1696_p1 = r_exp_V_3_reg_2538;

assign r_V_28_fu_1696_p2 = ($signed({{1'b0}, {46'd47632711549}}) * $signed(r_V_28_fu_1696_p1));

assign r_V_29_fu_2178_p0 = r_V_29_fu_2178_p00;

assign r_V_29_fu_2178_p00 = exp_Z1_hi_V_reg_2575;

assign r_V_29_fu_2178_p1 = r_V_29_fu_2178_p10;

assign r_V_29_fu_2178_p10 = exp_Z1P_m_1_V_reg_2570;

assign r_V_9_fu_1536_p2 = $signed(m_frac_l_V_reg_2483) >>> zext_ln1287_fu_1532_p1;

assign r_V_s_fu_993_p3 = {{1'd1}, {tmp_V_6_reg_2202_pp0_iter1_reg}};

assign r_exp_V_2_fu_1835_p3 = ((tmp_25_fu_1822_p3[0:0] === 1'b1) ? r_exp_V_3_reg_2538_pp0_iter22_reg : r_exp_V_fu_1830_p2);

assign r_exp_V_3_fu_1685_p3 = ((p_Result_32_fu_1655_p3[0:0] === 1'b1) ? select_ln805_fu_1677_p3 : tmp_fu_1646_p4);

assign r_exp_V_fu_1830_p2 = ($signed(10'd1023) + $signed(r_exp_V_3_reg_2538_pp0_iter22_reg));

assign r_sign_fu_837_p2 = (xor_ln386_fu_589_p2 & or_ln450_fu_831_p2);

assign ret_V_30_fu_1112_p2 = (lhs_V_1_fu_1105_p1 - rhs_V_1_fu_1109_p1);

assign ret_V_31_fu_1170_p2 = (zext_ln682_2_fu_1162_p1 + rhs_V_2_fu_1166_p1);

assign ret_V_32_fu_1202_p2 = (lhs_V_3_fu_1188_p1 - zext_ln682_3_fu_1198_p1);

assign ret_V_33_fu_1277_p2 = (zext_ln682_4_fu_1269_p1 + rhs_V_4_fu_1273_p1);

assign ret_V_34_fu_1346_p2 = (lhs_V_5_fu_1332_p1 - zext_ln682_5_fu_1342_p1);

assign ret_V_35_fu_1408_p2 = (zext_ln682_6_fu_1401_p1 - zext_ln657_11_fu_1405_p1);

assign ret_V_36_fu_1443_p2 = ($signed(sext_ln682_fu_1435_p1) + $signed(zext_ln657_fu_1439_p1));

assign ret_V_37_fu_1457_p2 = (zext_ln657_1_fu_1449_p1 + zext_ln657_2_fu_1453_p1);

assign ret_V_39_fu_1718_p2 = ($signed(lhs_V_8_fu_1712_p1) - $signed(rhs_V_7_fu_1715_p1));

assign ret_V_40_fu_1765_p2 = (lhs_V_9_fu_1758_p1 + rhs_V_8_fu_1761_p1);

assign ret_V_41_fu_1794_p2 = (28'd4 + lhs_V_10_fu_1791_p1);

assign ret_V_42_fu_1816_p2 = (lhs_V_11_fu_1806_p3 + zext_ln657_15_fu_1813_p1);

assign ret_V_fu_1099_p2 = (zext_ln682_1_fu_1091_p1 + rhs_V_fu_1095_p1);

assign rhs_V_1_fu_1109_p1 = r_V_22_reg_2335;

assign rhs_V_2_fu_1166_p1 = eZ_V_1_fu_1148_p3;

assign rhs_V_3_fu_1191_p3 = {{r_V_23_reg_2372}, {1'd0}};

assign rhs_V_4_fu_1273_p1 = eZ_V_2_fu_1255_p3;

assign rhs_V_5_fu_1335_p3 = {{r_V_24_reg_2433}, {6'd0}};

assign rhs_V_6_fu_1635_p3 = {{p_Result_51_reg_2528}, {15'd16384}};

assign rhs_V_7_fu_1715_p1 = $signed(m_fix_a_V_reg_2545);

assign rhs_V_8_fu_1761_p1 = pow_reduce_anonymo_q0;

assign rhs_V_fu_1095_p1 = eZ_V_fu_1075_p3;

assign sel_tmp44_fu_2007_p2 = (tmp91_fu_2001_p2 & and_ln467_5_fu_1974_p2);

assign sel_tmp73104_fu_2052_p2 = (tmp93_fu_2046_p2 | tmp92_fu_2013_p2);

assign sel_tmp74_fu_2137_p1 = newSel102_fu_2130_p3;

assign select_ln1312_fu_1546_p3 = ((isNeg_reg_2313_pp0_iter15_reg[0:0] === 1'b1) ? r_V_9_fu_1536_p2 : r_V_10_fu_1541_p2);

assign select_ln407_fu_2141_p3 = ((or_ln407_1_reg_2257_pp0_iter23_reg[0:0] === 1'b1) ? 32'd1065353216 : sel_tmp74_fu_2137_p1);

assign select_ln581_fu_1589_p3 = ((tmp_16_reg_2252_pp0_iter16_reg[0:0] === 1'b1) ? r_V_14_fu_1584_p2 : select_ln1312_reg_2507);

assign select_ln805_fu_1677_p3 = ((icmp_ln805_fu_1665_p2[0:0] === 1'b1) ? tmp_fu_1646_p4 : add_ln805_fu_1671_p2);

assign sext_ln1311_2_fu_1518_p1 = ush_1_fu_1513_p2;

assign sext_ln1311_3_fu_1528_p1 = $signed(ush_fu_1522_p3);

assign sext_ln1311_fu_1557_p1 = ush_1_reg_2497;

assign sext_ln1453_fu_1623_p1 = $signed(r_V_26_fu_1573_p3);

assign sext_ln657_3_fu_1391_p1 = $signed(log_sum_V_1_reg_2428_pp0_iter12_reg);

assign sext_ln682_fu_1435_p1 = $signed(lhs_V_7_fu_1428_p3);

assign sext_ln745_fu_795_p1 = $signed(sub_ln745_fu_789_p2);

assign sf_fu_1053_p4 = {{{{5'd16}, {mul_ln682_reg_2320_pp0_iter3_reg}}}, {13'd0}};

assign sub_ln745_fu_789_p2 = (9'd150 - zext_ln339_1_fu_471_p1);

assign sum_V_fu_1424_p1 = $signed(trunc_ln662_1_fu_1414_p4);

assign tmp91_fu_2001_p2 = (xor_ln181_fu_1863_p2 & or_ln849_fu_1995_p2);

assign tmp92_fu_2013_p2 = (tmp_27_reg_2491_pp0_iter22_reg & or_ln849_fu_1995_p2);

assign tmp93_fu_2046_p2 = (or_ln849_2_fu_2040_p2 & icmp_ln853_fu_1868_p2);

assign tmp_11_fu_1062_p4 = {{{{5'd16}, {mul_ln682_reg_2320_pp0_iter3_reg}}}, {14'd0}};

assign tmp_16_fu_601_p3 = m_exp_fu_475_p2[32'd8];

assign tmp_17_fu_615_p4 = {{p_Val2_11_fu_437_p1[27:23]}};

assign tmp_18_fu_757_p3 = b_exp_fu_465_p2[32'd8];

assign tmp_19_fu_849_p3 = b_exp_fu_465_p2[32'd8];

assign tmp_21_fu_1046_p3 = mul_ln682_reg_2320_pp0_iter3_reg[32'd24];

assign tmp_25_fu_1822_p3 = ret_V_42_fu_1816_p2[32'd43];

assign tmp_26_fu_1842_p4 = {{r_exp_V_2_fu_1835_p3[9:7]}};

assign tmp_5_fu_1884_p4 = {{ret_V_42_fu_1816_p2[42:20]}};

assign tmp_V_6_fu_409_p1 = p_Val2_s_fu_387_p1[22:0];

assign tmp_V_7_fu_448_p4 = {{p_Val2_11_fu_437_p1[30:23]}};

assign tmp_V_8_fu_458_p1 = p_Val2_11_fu_437_p1[22:0];

assign tmp_V_fu_1894_p3 = ((tmp_25_fu_1822_p3[0:0] === 1'b1) ? tmp_5_fu_1884_p4 : tmp_s_fu_1874_p4);

assign tmp_fu_1646_p4 = {{grp_fu_2167_p3[24:15]}};

assign tmp_s_fu_1874_p4 = {{ret_V_42_fu_1816_p2[41:19]}};

assign trunc_ln168_fu_1902_p1 = r_exp_V_2_fu_1835_p3[7:0];

assign trunc_ln657_fu_1043_p1 = mul_ln682_reg_2320_pp0_iter3_reg[20:0];

assign trunc_ln662_1_fu_1414_p4 = {{ret_V_35_fu_1408_p2[63:24]}};

assign trunc_ln805_fu_1662_p1 = grp_fu_2167_p3[14:0];

assign ush_1_fu_1513_p2 = (8'd127 - tmp_V_7_reg_2231_pp0_iter15_reg);

assign ush_fu_1522_p3 = ((isNeg_reg_2313_pp0_iter15_reg[0:0] === 1'b1) ? sext_ln1311_2_fu_1518_p1 : m_exp_reg_2241_pp0_iter15_reg);

assign x_is_n1_fu_515_p2 = (p_Result_s_reg_2189 & and_ln369_fu_498_p2);

assign x_is_p1_fu_509_p2 = (xor_ln936_fu_504_p2 & and_ln369_fu_498_p2);

assign xor_ln181_fu_1863_p2 = (tmp_27_reg_2491_pp0_iter22_reg ^ 1'd1);

assign xor_ln371_fu_1936_p2 = (x_is_n1_reg_2246_pp0_iter22_reg ^ 1'd1);

assign xor_ln386_fu_589_p2 = (or_ln386_1_fu_583_p2 ^ 1'd1);

assign xor_ln401_fu_653_p2 = (icmp_ln401_fu_595_p2 ^ 1'd1);

assign xor_ln402_fu_609_p2 = (tmp_16_fu_601_p3 ^ 1'd1);

assign xor_ln407_fu_1921_p2 = (or_ln407_1_reg_2257_pp0_iter22_reg ^ 1'd1);

assign xor_ln415_fu_701_p2 = (or_ln415_fu_695_p2 ^ 1'd1);

assign xor_ln445_fu_765_p2 = (tmp_18_fu_757_p3 ^ 1'd1);

assign xor_ln450_fu_807_p2 = (icmp_ln450_fu_771_p2 ^ 1'd1);

assign xor_ln460_fu_1947_p2 = (icmp_ln460_reg_2286_pp0_iter22_reg ^ 1'd1);

assign xor_ln467_fu_1963_p2 = (icmp_ln467_reg_2292_pp0_iter22_reg ^ 1'd1);

assign xor_ln657_1_fu_2018_p2 = (or_ln657_fu_1858_p2 ^ 1'd1);

assign xor_ln657_fu_1984_p2 = (icmp_ln451_reg_2270_pp0_iter22_reg ^ 1'd1);

assign xor_ln849_fu_2034_p2 = (or_ln849_1_fu_2029_p2 ^ 1'd1);

assign xor_ln936_1_fu_739_p2 = (p_Result_15_fu_440_p3 ^ 1'd1);

assign xor_ln936_fu_504_p2 = (p_Result_s_reg_2189 ^ 1'd1);

assign y_is_ninf_fu_751_p2 = (p_Result_15_fu_440_p3 & and_ln18_fu_532_p2);

assign y_is_pinf_fu_745_p2 = (xor_ln936_1_fu_739_p2 & and_ln18_fu_532_p2);

assign z1_V_fu_1023_p3 = {{mul_ln682_reg_2320}, {14'd0}};

assign zext_ln1070_fu_1372_p1 = trunc_ln6_reg_2448;

assign zext_ln1253_1_fu_1580_p1 = $unsigned(sext_ln1311_fu_1557_p1);

assign zext_ln1253_fu_1560_p1 = $unsigned(sext_ln1311_3_reg_2502);

assign zext_ln1287_2_fu_1071_p1 = sf_fu_1053_p4;

assign zext_ln1287_fu_1532_p1 = $unsigned(sext_ln1311_3_fu_1528_p1);

assign zext_ln157_1_fu_1251_p1 = pow_reduce_anonymo_10_q0;

assign zext_ln157_2_fu_1295_p1 = pow_reduce_anonymo_8_q0;

assign zext_ln157_fu_1305_p1 = pow_reduce_anonymo_9_q0;

assign zext_ln339_1_fu_471_p1 = tmp_V_7_fu_448_p4;

assign zext_ln339_fu_462_p1 = tmp_V_5_reg_2195;

assign zext_ln498_1_fu_1738_p1 = m_diff_hi_V_fu_1724_p4;

assign zext_ln498_2_fu_1247_p1 = a_V_reg_2329_pp0_iter7_reg;

assign zext_ln498_3_fu_1218_p1 = a_V_1_reg_2346_pp0_iter6_reg;

assign zext_ln498_4_fu_1242_p1 = a_V_2_fu_1222_p4;

assign zext_ln498_5_fu_1753_p1 = Z2_ind_V_fu_1743_p4;

assign zext_ln498_fu_431_p1 = index0_V_fu_413_p4;

assign zext_ln601_fu_631_p1 = add_ln601_fu_625_p2;

assign zext_ln657_10_fu_1314_p1 = add_ln657_1_reg_2423;

assign zext_ln657_11_fu_1405_p1 = lshr_ln_reg_2458;

assign zext_ln657_15_fu_1813_p1 = r_V_29_reg_2585;

assign zext_ln657_1_fu_1449_p1 = ret_V_36_fu_1443_p2;

assign zext_ln657_2_fu_1453_p1 = $unsigned(sum_V_fu_1424_p1);

assign zext_ln657_fu_1439_p1 = $unsigned(sext_ln657_3_fu_1391_p1);

assign zext_ln682_1_fu_1091_p1 = lhs_V_fu_1083_p3;

assign zext_ln682_2_fu_1162_p1 = lhs_V_2_fu_1155_p3;

assign zext_ln682_3_fu_1198_p1 = rhs_V_3_fu_1191_p3;

assign zext_ln682_4_fu_1269_p1 = lhs_V_4_fu_1262_p3;

assign zext_ln682_5_fu_1342_p1 = rhs_V_5_fu_1335_p3;

assign zext_ln682_6_fu_1401_p1 = lhs_V_6_fu_1394_p3;

endmodule //pow_generic_float_s
