Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Feb 28 22:30:25 2024
| Host         : Desktop-Roy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    116.385        0.000                      0                   22        0.324        0.000                      0                   22        3.000        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clock                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 59.615}       119.231         8.387           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      116.385        0.000                      0                   22        0.324        0.000                      0                   22       59.115        0.000                       0                    24  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      116.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       59.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.385ns  (required time - arrival time)
  Source:                 divider/var_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            divider/var_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.231ns  (clk_out1_clk_wiz_0 rise@119.231ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.791 - 119.231 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.728    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.218 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.557    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.461 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.625    -0.836    divider/clk_out1
    SLICE_X0Y51          FDRE                                         r  divider/var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  divider/var_reg[1]/Q
                         net (fo=1, routed)           0.762     0.382    divider/var_reg_n_0_[1]
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.056 r  divider/var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.056    divider/var_reg[0]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.170 r  divider/var_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.170    divider/var_reg[4]_i_1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.284 r  divider/var_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    divider/var_reg[8]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.398 r  divider/var_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.398    divider/var_reg[12]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.512 r  divider/var_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.512    divider/var_reg[16]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.846 r  divider/var_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.846    divider/var_reg[20]_i_1_n_6
    SLICE_X0Y56          FDRE                                         r  divider/var_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    119.231   119.231 r  
    H4                                                0.000   119.231 r  clock (IN)
                         net (fo=0)                   0.000   119.231    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.425   120.655 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.817    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.613 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.194    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.285 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.506   117.791    divider/clk_out1
    SLICE_X0Y56          FDRE                                         r  divider/var_reg[21]/C
                         clock pessimism              0.578   118.369    
                         clock uncertainty           -0.199   118.170    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)        0.062   118.232    divider/var_reg[21]
  -------------------------------------------------------------------
                         required time                        118.232    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                116.385    

Slack (MET) :             116.496ns  (required time - arrival time)
  Source:                 divider/var_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            divider/var_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.231ns  (clk_out1_clk_wiz_0 rise@119.231ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.791 - 119.231 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.728    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.218 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.557    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.461 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.625    -0.836    divider/clk_out1
    SLICE_X0Y51          FDRE                                         r  divider/var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  divider/var_reg[1]/Q
                         net (fo=1, routed)           0.762     0.382    divider/var_reg_n_0_[1]
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.056 r  divider/var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.056    divider/var_reg[0]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.170 r  divider/var_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.170    divider/var_reg[4]_i_1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.284 r  divider/var_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    divider/var_reg[8]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.398 r  divider/var_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.398    divider/var_reg[12]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.512 r  divider/var_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.512    divider/var_reg[16]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.735 r  divider/var_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.735    divider/var_reg[20]_i_1_n_7
    SLICE_X0Y56          FDRE                                         r  divider/var_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    119.231   119.231 r  
    H4                                                0.000   119.231 r  clock (IN)
                         net (fo=0)                   0.000   119.231    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.425   120.655 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.817    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.613 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.194    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.285 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.506   117.791    divider/clk_out1
    SLICE_X0Y56          FDRE                                         r  divider/var_reg[20]/C
                         clock pessimism              0.578   118.369    
                         clock uncertainty           -0.199   118.170    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)        0.062   118.232    divider/var_reg[20]
  -------------------------------------------------------------------
                         required time                        118.232    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                116.496    

Slack (MET) :             116.499ns  (required time - arrival time)
  Source:                 divider/var_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            divider/var_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.231ns  (clk_out1_clk_wiz_0 rise@119.231ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.791 - 119.231 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.728    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.218 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.557    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.461 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.625    -0.836    divider/clk_out1
    SLICE_X0Y51          FDRE                                         r  divider/var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  divider/var_reg[1]/Q
                         net (fo=1, routed)           0.762     0.382    divider/var_reg_n_0_[1]
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.056 r  divider/var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.056    divider/var_reg[0]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.170 r  divider/var_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.170    divider/var_reg[4]_i_1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.284 r  divider/var_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    divider/var_reg[8]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.398 r  divider/var_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.398    divider/var_reg[12]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.732 r  divider/var_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.732    divider/var_reg[16]_i_1_n_6
    SLICE_X0Y55          FDRE                                         r  divider/var_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    119.231   119.231 r  
    H4                                                0.000   119.231 r  clock (IN)
                         net (fo=0)                   0.000   119.231    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.425   120.655 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.817    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.613 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.194    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.285 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.506   117.791    divider/clk_out1
    SLICE_X0Y55          FDRE                                         r  divider/var_reg[17]/C
                         clock pessimism              0.578   118.369    
                         clock uncertainty           -0.199   118.170    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)        0.062   118.232    divider/var_reg[17]
  -------------------------------------------------------------------
                         required time                        118.232    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                116.499    

Slack (MET) :             116.520ns  (required time - arrival time)
  Source:                 divider/var_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            divider/var_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.231ns  (clk_out1_clk_wiz_0 rise@119.231ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.791 - 119.231 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.728    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.218 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.557    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.461 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.625    -0.836    divider/clk_out1
    SLICE_X0Y51          FDRE                                         r  divider/var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  divider/var_reg[1]/Q
                         net (fo=1, routed)           0.762     0.382    divider/var_reg_n_0_[1]
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.056 r  divider/var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.056    divider/var_reg[0]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.170 r  divider/var_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.170    divider/var_reg[4]_i_1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.284 r  divider/var_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    divider/var_reg[8]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.398 r  divider/var_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.398    divider/var_reg[12]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.711 r  divider/var_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.711    divider/var_reg[16]_i_1_n_4
    SLICE_X0Y55          FDRE                                         r  divider/var_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    119.231   119.231 r  
    H4                                                0.000   119.231 r  clock (IN)
                         net (fo=0)                   0.000   119.231    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.425   120.655 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.817    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.613 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.194    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.285 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.506   117.791    divider/clk_out1
    SLICE_X0Y55          FDRE                                         r  divider/var_reg[19]/C
                         clock pessimism              0.578   118.369    
                         clock uncertainty           -0.199   118.170    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)        0.062   118.232    divider/var_reg[19]
  -------------------------------------------------------------------
                         required time                        118.232    
                         arrival time                          -1.711    
  -------------------------------------------------------------------
                         slack                                116.520    

Slack (MET) :             116.594ns  (required time - arrival time)
  Source:                 divider/var_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            divider/var_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.231ns  (clk_out1_clk_wiz_0 rise@119.231ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.791 - 119.231 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.728    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.218 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.557    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.461 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.625    -0.836    divider/clk_out1
    SLICE_X0Y51          FDRE                                         r  divider/var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  divider/var_reg[1]/Q
                         net (fo=1, routed)           0.762     0.382    divider/var_reg_n_0_[1]
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.056 r  divider/var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.056    divider/var_reg[0]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.170 r  divider/var_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.170    divider/var_reg[4]_i_1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.284 r  divider/var_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    divider/var_reg[8]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.398 r  divider/var_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.398    divider/var_reg[12]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.637 r  divider/var_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.637    divider/var_reg[16]_i_1_n_5
    SLICE_X0Y55          FDRE                                         r  divider/var_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    119.231   119.231 r  
    H4                                                0.000   119.231 r  clock (IN)
                         net (fo=0)                   0.000   119.231    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.425   120.655 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.817    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.613 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.194    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.285 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.506   117.791    divider/clk_out1
    SLICE_X0Y55          FDRE                                         r  divider/var_reg[18]/C
                         clock pessimism              0.578   118.369    
                         clock uncertainty           -0.199   118.170    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)        0.062   118.232    divider/var_reg[18]
  -------------------------------------------------------------------
                         required time                        118.232    
                         arrival time                          -1.637    
  -------------------------------------------------------------------
                         slack                                116.594    

Slack (MET) :             116.610ns  (required time - arrival time)
  Source:                 divider/var_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            divider/var_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.231ns  (clk_out1_clk_wiz_0 rise@119.231ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.791 - 119.231 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.728    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.218 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.557    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.461 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.625    -0.836    divider/clk_out1
    SLICE_X0Y51          FDRE                                         r  divider/var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  divider/var_reg[1]/Q
                         net (fo=1, routed)           0.762     0.382    divider/var_reg_n_0_[1]
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.056 r  divider/var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.056    divider/var_reg[0]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.170 r  divider/var_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.170    divider/var_reg[4]_i_1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.284 r  divider/var_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    divider/var_reg[8]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.398 r  divider/var_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.398    divider/var_reg[12]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.621 r  divider/var_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.621    divider/var_reg[16]_i_1_n_7
    SLICE_X0Y55          FDRE                                         r  divider/var_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    119.231   119.231 r  
    H4                                                0.000   119.231 r  clock (IN)
                         net (fo=0)                   0.000   119.231    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.425   120.655 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.817    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.613 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.194    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.285 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.506   117.791    divider/clk_out1
    SLICE_X0Y55          FDRE                                         r  divider/var_reg[16]/C
                         clock pessimism              0.578   118.369    
                         clock uncertainty           -0.199   118.170    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)        0.062   118.232    divider/var_reg[16]
  -------------------------------------------------------------------
                         required time                        118.232    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                116.610    

Slack (MET) :             116.613ns  (required time - arrival time)
  Source:                 divider/var_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            divider/var_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.231ns  (clk_out1_clk_wiz_0 rise@119.231ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.791 - 119.231 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.728    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.218 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.557    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.461 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.625    -0.836    divider/clk_out1
    SLICE_X0Y51          FDRE                                         r  divider/var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  divider/var_reg[1]/Q
                         net (fo=1, routed)           0.762     0.382    divider/var_reg_n_0_[1]
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.056 r  divider/var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.056    divider/var_reg[0]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.170 r  divider/var_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.170    divider/var_reg[4]_i_1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.284 r  divider/var_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    divider/var_reg[8]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.618 r  divider/var_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.618    divider/var_reg[12]_i_1_n_6
    SLICE_X0Y54          FDRE                                         r  divider/var_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    119.231   119.231 r  
    H4                                                0.000   119.231 r  clock (IN)
                         net (fo=0)                   0.000   119.231    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.425   120.655 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.817    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.613 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.194    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.285 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.506   117.791    divider/clk_out1
    SLICE_X0Y54          FDRE                                         r  divider/var_reg[13]/C
                         clock pessimism              0.578   118.369    
                         clock uncertainty           -0.199   118.170    
    SLICE_X0Y54          FDRE (Setup_fdre_C_D)        0.062   118.232    divider/var_reg[13]
  -------------------------------------------------------------------
                         required time                        118.232    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                116.613    

Slack (MET) :             116.634ns  (required time - arrival time)
  Source:                 divider/var_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            divider/var_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.231ns  (clk_out1_clk_wiz_0 rise@119.231ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.671ns (68.684%)  route 0.762ns (31.316%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.791 - 119.231 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.728    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.218 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.557    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.461 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.625    -0.836    divider/clk_out1
    SLICE_X0Y51          FDRE                                         r  divider/var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  divider/var_reg[1]/Q
                         net (fo=1, routed)           0.762     0.382    divider/var_reg_n_0_[1]
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.056 r  divider/var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.056    divider/var_reg[0]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.170 r  divider/var_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.170    divider/var_reg[4]_i_1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.284 r  divider/var_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    divider/var_reg[8]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.597 r  divider/var_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.597    divider/var_reg[12]_i_1_n_4
    SLICE_X0Y54          FDRE                                         r  divider/var_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    119.231   119.231 r  
    H4                                                0.000   119.231 r  clock (IN)
                         net (fo=0)                   0.000   119.231    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.425   120.655 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.817    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.613 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.194    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.285 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.506   117.791    divider/clk_out1
    SLICE_X0Y54          FDRE                                         r  divider/var_reg[15]/C
                         clock pessimism              0.578   118.369    
                         clock uncertainty           -0.199   118.170    
    SLICE_X0Y54          FDRE (Setup_fdre_C_D)        0.062   118.232    divider/var_reg[15]
  -------------------------------------------------------------------
                         required time                        118.232    
                         arrival time                          -1.597    
  -------------------------------------------------------------------
                         slack                                116.634    

Slack (MET) :             116.708ns  (required time - arrival time)
  Source:                 divider/var_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            divider/var_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.231ns  (clk_out1_clk_wiz_0 rise@119.231ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.597ns (67.702%)  route 0.762ns (32.298%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.791 - 119.231 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.728    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.218 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.557    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.461 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.625    -0.836    divider/clk_out1
    SLICE_X0Y51          FDRE                                         r  divider/var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  divider/var_reg[1]/Q
                         net (fo=1, routed)           0.762     0.382    divider/var_reg_n_0_[1]
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.056 r  divider/var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.056    divider/var_reg[0]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.170 r  divider/var_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.170    divider/var_reg[4]_i_1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.284 r  divider/var_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    divider/var_reg[8]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.523 r  divider/var_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.523    divider/var_reg[12]_i_1_n_5
    SLICE_X0Y54          FDRE                                         r  divider/var_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    119.231   119.231 r  
    H4                                                0.000   119.231 r  clock (IN)
                         net (fo=0)                   0.000   119.231    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.425   120.655 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.817    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.613 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.194    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.285 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.506   117.791    divider/clk_out1
    SLICE_X0Y54          FDRE                                         r  divider/var_reg[14]/C
                         clock pessimism              0.578   118.369    
                         clock uncertainty           -0.199   118.170    
    SLICE_X0Y54          FDRE (Setup_fdre_C_D)        0.062   118.232    divider/var_reg[14]
  -------------------------------------------------------------------
                         required time                        118.232    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                116.708    

Slack (MET) :             116.724ns  (required time - arrival time)
  Source:                 divider/var_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            divider/var_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.231ns  (clk_out1_clk_wiz_0 rise@119.231ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.581ns (67.481%)  route 0.762ns (32.519%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.791 - 119.231 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.728    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.218 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.557    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.461 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.625    -0.836    divider/clk_out1
    SLICE_X0Y51          FDRE                                         r  divider/var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  divider/var_reg[1]/Q
                         net (fo=1, routed)           0.762     0.382    divider/var_reg_n_0_[1]
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.056 r  divider/var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.056    divider/var_reg[0]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.170 r  divider/var_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.170    divider/var_reg[4]_i_1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.284 r  divider/var_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    divider/var_reg[8]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.507 r  divider/var_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.507    divider/var_reg[12]_i_1_n_7
    SLICE_X0Y54          FDRE                                         r  divider/var_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    119.231   119.231 r  
    H4                                                0.000   119.231 r  clock (IN)
                         net (fo=0)                   0.000   119.231    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.425   120.655 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.817    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.613 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.194    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.285 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.506   117.791    divider/clk_out1
    SLICE_X0Y54          FDRE                                         r  divider/var_reg[12]/C
                         clock pessimism              0.578   118.369    
                         clock uncertainty           -0.199   118.170    
    SLICE_X0Y54          FDRE (Setup_fdre_C_D)        0.062   118.232    divider/var_reg[12]
  -------------------------------------------------------------------
                         required time                        118.232    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                116.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 divider/var_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            divider/var_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.703    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.652 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.167    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.141 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.549    divider/clk_out1
    SLICE_X0Y51          FDRE                                         r  divider/var_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  divider/var_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.235    divider/var_reg_n_0_[0]
    SLICE_X0Y51          LUT1 (Prop_lut1_I0_O)        0.045    -0.190 r  divider/var[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.190    divider/var[0]_i_2_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.120 r  divider/var_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.120    divider/var_reg[0]_i_1_n_7
    SLICE_X0Y51          FDRE                                         r  divider/var_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.931    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.786    divider/clk_out1
    SLICE_X0Y51          FDRE                                         r  divider/var_reg[0]/C
                         clock pessimism              0.237    -0.549    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105    -0.444    divider/var_reg[0]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divider/var_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            divider/var_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.703    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.652 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.167    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.141 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.550    divider/clk_out1
    SLICE_X0Y54          FDRE                                         r  divider/var_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  divider/var_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.232    divider/var_reg_n_0_[12]
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.117 r  divider/var_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.117    divider/var_reg[12]_i_1_n_7
    SLICE_X0Y54          FDRE                                         r  divider/var_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.931    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.787    divider/clk_out1
    SLICE_X0Y54          FDRE                                         r  divider/var_reg[12]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X0Y54          FDRE (Hold_fdre_C_D)         0.105    -0.445    divider/var_reg[12]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divider/var_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            divider/var_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.703    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.652 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.167    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.141 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.550    divider/clk_out1
    SLICE_X0Y55          FDRE                                         r  divider/var_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  divider/var_reg[16]/Q
                         net (fo=1, routed)           0.176    -0.232    divider/var_reg_n_0_[16]
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.117 r  divider/var_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.117    divider/var_reg[16]_i_1_n_7
    SLICE_X0Y55          FDRE                                         r  divider/var_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.931    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.787    divider/clk_out1
    SLICE_X0Y55          FDRE                                         r  divider/var_reg[16]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.105    -0.445    divider/var_reg[16]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divider/var_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            divider/var_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.703    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.652 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.167    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.141 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.550    divider/clk_out1
    SLICE_X0Y56          FDRE                                         r  divider/var_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  divider/var_reg[20]/Q
                         net (fo=1, routed)           0.176    -0.232    divider/var_reg_n_0_[20]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.117 r  divider/var_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.117    divider/var_reg[20]_i_1_n_7
    SLICE_X0Y56          FDRE                                         r  divider/var_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.931    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.787    divider/clk_out1
    SLICE_X0Y56          FDRE                                         r  divider/var_reg[20]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X0Y56          FDRE (Hold_fdre_C_D)         0.105    -0.445    divider/var_reg[20]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divider/var_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            divider/var_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.703    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.652 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.167    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.141 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.550    divider/clk_out1
    SLICE_X0Y53          FDRE                                         r  divider/var_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  divider/var_reg[8]/Q
                         net (fo=1, routed)           0.176    -0.232    divider/var_reg_n_0_[8]
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.117 r  divider/var_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.117    divider/var_reg[8]_i_1_n_7
    SLICE_X0Y53          FDRE                                         r  divider/var_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.931    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.787    divider/clk_out1
    SLICE_X0Y53          FDRE                                         r  divider/var_reg[8]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.105    -0.445    divider/var_reg[8]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divider/var_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            divider/var_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.703    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.652 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.167    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.141 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.549    divider/clk_out1
    SLICE_X0Y52          FDRE                                         r  divider/var_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  divider/var_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.231    divider/var_reg_n_0_[4]
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.116 r  divider/var_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.116    divider/var_reg[4]_i_1_n_7
    SLICE_X0Y52          FDRE                                         r  divider/var_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.931    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.786    divider/clk_out1
    SLICE_X0Y52          FDRE                                         r  divider/var_reg[4]/C
                         clock pessimism              0.237    -0.549    
    SLICE_X0Y52          FDRE (Hold_fdre_C_D)         0.105    -0.444    divider/var_reg[4]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 divider/var_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            divider/var_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.703    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.652 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.167    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.141 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.549    divider/clk_out1
    SLICE_X0Y51          FDRE                                         r  divider/var_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  divider/var_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.235    divider/var_reg_n_0_[0]
    SLICE_X0Y51          LUT1 (Prop_lut1_I0_O)        0.045    -0.190 r  divider/var[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.190    divider/var[0]_i_2_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.084 r  divider/var_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.084    divider/var_reg[0]_i_1_n_6
    SLICE_X0Y51          FDRE                                         r  divider/var_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.931    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.786    divider/clk_out1
    SLICE_X0Y51          FDRE                                         r  divider/var_reg[1]/C
                         clock pessimism              0.237    -0.549    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105    -0.444    divider/var_reg[1]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 divider/var_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            divider/var_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.703    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.652 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.167    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.141 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.550    divider/clk_out1
    SLICE_X0Y54          FDRE                                         r  divider/var_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  divider/var_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.232    divider/var_reg_n_0_[12]
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.081 r  divider/var_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.081    divider/var_reg[12]_i_1_n_6
    SLICE_X0Y54          FDRE                                         r  divider/var_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.931    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.787    divider/clk_out1
    SLICE_X0Y54          FDRE                                         r  divider/var_reg[13]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X0Y54          FDRE (Hold_fdre_C_D)         0.105    -0.445    divider/var_reg[13]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 divider/var_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            divider/var_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.703    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.652 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.167    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.141 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.550    divider/clk_out1
    SLICE_X0Y55          FDRE                                         r  divider/var_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  divider/var_reg[16]/Q
                         net (fo=1, routed)           0.176    -0.232    divider/var_reg_n_0_[16]
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.081 r  divider/var_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.081    divider/var_reg[16]_i_1_n_6
    SLICE_X0Y55          FDRE                                         r  divider/var_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.931    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.787    divider/clk_out1
    SLICE_X0Y55          FDRE                                         r  divider/var_reg[17]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.105    -0.445    divider/var_reg[17]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 divider/var_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            divider/var_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.703    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.652 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.167    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.141 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.550    divider/clk_out1
    SLICE_X0Y56          FDRE                                         r  divider/var_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  divider/var_reg[20]/Q
                         net (fo=1, routed)           0.176    -0.232    divider/var_reg_n_0_[20]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.081 r  divider/var_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.081    divider/var_reg[20]_i_1_n_6
    SLICE_X0Y56          FDRE                                         r  divider/var_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.931    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.787    divider/clk_out1
    SLICE_X0Y56          FDRE                                         r  divider/var_reg[21]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X0Y56          FDRE (Hold_fdre_C_D)         0.105    -0.445    divider/var_reg[21]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 59.615 }
Period(ns):         119.231
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         119.231     117.076    BUFGCTRL_X0Y16   pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         119.231     117.982    MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         119.231     118.231    SLICE_X0Y51      divider/var_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.231     118.231    SLICE_X0Y53      divider/var_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.231     118.231    SLICE_X0Y53      divider/var_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.231     118.231    SLICE_X0Y54      divider/var_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.231     118.231    SLICE_X0Y54      divider/var_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.231     118.231    SLICE_X0Y54      divider/var_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.231     118.231    SLICE_X0Y54      divider/var_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.231     118.231    SLICE_X0Y55      divider/var_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.231     94.129     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.615      59.115     SLICE_X0Y51      divider/var_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.615      59.115     SLICE_X0Y51      divider/var_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.615      59.115     SLICE_X0Y53      divider/var_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.615      59.115     SLICE_X0Y53      divider/var_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.615      59.115     SLICE_X0Y53      divider/var_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.615      59.115     SLICE_X0Y53      divider/var_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.615      59.115     SLICE_X0Y54      divider/var_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.615      59.115     SLICE_X0Y54      divider/var_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.615      59.115     SLICE_X0Y54      divider/var_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.615      59.115     SLICE_X0Y54      divider/var_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.615      59.115     SLICE_X0Y51      divider/var_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.615      59.115     SLICE_X0Y51      divider/var_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.615      59.115     SLICE_X0Y53      divider/var_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.615      59.115     SLICE_X0Y53      divider/var_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.615      59.115     SLICE_X0Y53      divider/var_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.615      59.115     SLICE_X0Y53      divider/var_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.615      59.115     SLICE_X0Y54      divider/var_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.615      59.115     SLICE_X0Y54      divider/var_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.615      59.115     SLICE_X0Y54      divider/var_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.615      59.115     SLICE_X0Y54      divider/var_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input
                            (input port)
  Destination:            output
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.983ns  (logic 5.136ns (64.333%)  route 2.847ns (35.667%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  input (IN)
                         net (fo=0)                   0.000     0.000    input
    P20                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  output_INST_0_i_2/O
                         net (fo=1, routed)           1.180     2.649    divider/output
    SLICE_X0Y57          LUT2 (Prop_lut2_I1_O)        0.124     2.773 r  divider/output_INST_0_i_1/O
                         net (fo=1, routed)           1.668     4.440    divider_n_0
    K17                  OBUF (Prop_obuf_I_O)         3.543     7.983 r  output_INST_0/O
                         net (fo=0)                   0.000     7.983    output
    K17                                                               r  output (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input
                            (input port)
  Destination:            output
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.525ns (65.644%)  route 0.798ns (34.356%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  input (IN)
                         net (fo=0)                   0.000     0.000    input
    P20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  output_INST_0_i_2/O
                         net (fo=1, routed)           0.480     0.717    divider/output
    SLICE_X0Y57          LUT2 (Prop_lut2_I1_O)        0.045     0.762 r  divider/output_INST_0_i_1/O
                         net (fo=1, routed)           0.319     1.080    divider_n_0
    K17                  OBUF (Prop_obuf_I_O)         1.244     2.324 r  output_INST_0/O
                         net (fo=0)                   0.000     2.324    output
    K17                                                               r  output (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider/var_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            output
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.049ns  (logic 4.123ns (58.490%)  route 2.926ns (41.510%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.499ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.728    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.218 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.557    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.461 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.837    divider/clk_out1
    SLICE_X0Y56          FDRE                                         r  divider/var_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  divider/var_reg[21]/Q
                         net (fo=2, routed)           1.258     0.878    divider/blink_clk
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.124     1.002 r  divider/output_INST_0_i_1/O
                         net (fo=1, routed)           1.668     2.669    divider_n_0
    K17                  OBUF (Prop_obuf_I_O)         3.543     6.212 r  output_INST_0/O
                         net (fo=0)                   0.000     6.212    output
    K17                                                               r  output (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider/var_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@59.615ns period=119.231ns})
  Destination:            output
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.430ns (62.224%)  route 0.868ns (37.776%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.499ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.703    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.652 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.167    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.141 r  pll/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.550    divider/clk_out1
    SLICE_X0Y56          FDRE                                         r  divider/var_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  divider/var_reg[21]/Q
                         net (fo=2, routed)           0.549     0.140    divider/blink_clk
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.045     0.185 r  divider/output_INST_0_i_1/O
                         net (fo=1, routed)           0.319     0.504    divider_n_0
    K17                  OBUF (Prop_obuf_I_O)         1.244     1.748 r  output_INST_0/O
                         net (fo=0)                   0.000     1.748    output
    K17                                                               r  output (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.398ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H4                                                0.000    25.000 f  clock (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.451    25.451 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.931    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138    22.793 f  pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.323    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.352 f  pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.813    24.164    pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.398ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.586    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.617 r  pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.036    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.945 r  pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.502    pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





