===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 14.9219 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.4210 ( 23.1%)    4.4210 ( 29.6%)  FIR Parser
    9.0177 ( 47.2%)    6.0421 ( 40.5%)  'firrtl.circuit' Pipeline
    1.9059 ( 10.0%)    0.9543 (  6.4%)    'firrtl.module' Pipeline
    1.9029 ( 10.0%)    0.9528 (  6.4%)      CSE
    0.0012 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.0921 (  0.5%)    0.0921 (  0.6%)    InferWidths
    0.7555 (  4.0%)    0.7555 (  5.1%)    LowerFIRRTLTypes
    3.9833 ( 20.9%)    1.9961 ( 13.4%)    'firrtl.module' Pipeline
    2.0897 ( 10.9%)    1.1103 (  7.4%)      ExpandWhens
    1.8887 (  9.9%)    1.0054 (  6.7%)      SimpleCanonicalizer
    2.2091 ( 11.6%)    2.2091 ( 14.8%)    IMConstProp
    0.0383 (  0.2%)    0.0383 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.0562 (  0.3%)    0.0282 (  0.2%)    'firrtl.module' Pipeline
    0.0522 (  0.3%)    0.0261 (  0.2%)      CheckWidths
    1.0938 (  5.7%)    1.0938 (  7.3%)  LowerFIRRTLToHW
    0.2489 (  1.3%)    0.2489 (  1.7%)  HWMemSimImpl
    2.0723 ( 10.9%)    1.0363 (  6.9%)  'hw.module' Pipeline
    0.0729 (  0.4%)    0.0379 (  0.3%)    HWCleanup
    0.8253 (  4.3%)    0.4282 (  2.9%)    CSE
    0.0016 (  0.0%)    0.0009 (  0.0%)      (A) DominanceInfo
    1.1656 (  6.1%)    0.5964 (  4.0%)    SimpleCanonicalizer
    0.3822 (  2.0%)    0.3822 (  2.6%)  HWLegalizeNames
    0.3305 (  1.7%)    0.1665 (  1.1%)  'hw.module' Pipeline
    0.3270 (  1.7%)    0.1645 (  1.1%)    PrettifyVerilog
    1.5212 (  8.0%)    1.5212 ( 10.2%)  Output
    0.0050 (  0.0%)    0.0050 (  0.0%)  Rest
   19.0977 (100.0%)   14.9219 (100.0%)  Total

{
  totalTime: 14.961,
  maxMemory: 791019520
}
