{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447705615436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447705615438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 15:26:53 2015 " "Processing started: Mon Nov 16 15:26:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447705615438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447705615438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off scan_test -c scan_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off scan_test -c scan_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447705615438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1447705615768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab3/possibilities/g24_possibility_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab3/possibilities/g24_possibility_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_possibility_table-behavior " "Found design unit 1: g24_possibility_table-behavior" {  } { { "../possibilities/g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447705616314 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_possibility_table " "Found entity 1: g24_possibility_table" {  } { { "../possibilities/g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447705616314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447705616314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab3/possibilities/color_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab3/possibilities/color_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_counter-behavior " "Found design unit 1: color_counter-behavior" {  } { { "../possibilities/color_counter.vhd" "" { Text "P:/323/lab3/possibilities/color_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447705616326 ""} { "Info" "ISGN_ENTITY_NAME" "1 color_counter " "Found entity 1: color_counter" {  } { { "../possibilities/color_counter.vhd" "" { Text "P:/323/lab3/possibilities/color_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447705616326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447705616326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scan_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scan_test-bdf_type " "Found design unit 1: scan_test-bdf_type" {  } { { "scan_test.vhd" "" { Text "P:/323/lab3/scan_test/scan_test.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447705616337 ""} { "Info" "ISGN_ENTITY_NAME" "1 scan_test " "Found entity 1: scan_test" {  } { { "scan_test.vhd" "" { Text "P:/323/lab3/scan_test/scan_test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447705616337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447705616337 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "scan_test " "Elaborating entity \"scan_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447705616394 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable scan_test.vhd(23) " "VHDL Signal Declaration warning at scan_test.vhd(23): used implicit default value for signal \"enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "scan_test.vhd" "" { Text "P:/323/lab3/scan_test/scan_test.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1447705616449 "|scan_test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset scan_test.vhd(24) " "VHDL Signal Declaration warning at scan_test.vhd(24): used implicit default value for signal \"reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "scan_test.vhd" "" { Text "P:/323/lab3/scan_test/scan_test.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1447705616450 "|scan_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty scan_test.vhd(25) " "Verilog HDL or VHDL warning at scan_test.vhd(25): object \"empty\" assigned a value but never read" {  } { { "scan_test.vhd" "" { Text "P:/323/lab3/scan_test/scan_test.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1447705616450 "|scan_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last scan_test.vhd(27) " "Verilog HDL or VHDL warning at scan_test.vhd(27): object \"last\" assigned a value but never read" {  } { { "scan_test.vhd" "" { Text "P:/323/lab3/scan_test/scan_test.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1447705616450 "|scan_test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk scan_test.vhd(28) " "VHDL Signal Declaration warning at scan_test.vhd(28): used implicit default value for signal \"clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "scan_test.vhd" "" { Text "P:/323/lab3/scan_test/scan_test.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1447705616450 "|scan_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TC scan_test.vhd(29) " "Verilog HDL or VHDL warning at scan_test.vhd(29): object \"TC\" assigned a value but never read" {  } { { "scan_test.vhd" "" { Text "P:/323/lab3/scan_test/scan_test.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1447705616450 "|scan_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_possibility_table g24_possibility_table:b2v_inst " "Elaborating entity \"g24_possibility_table\" for hierarchy \"g24_possibility_table:b2v_inst\"" {  } { { "scan_test.vhd" "b2v_inst" { Text "P:/323/lab3/scan_test/scan_test.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447705616453 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "g24_possibility_table.vhd(16) " "VHDL Subtype or Type Declaration warning at g24_possibility_table.vhd(16): subtype or type has null range" {  } { { "../possibilities/g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 16 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1447705616626 "|scan_test|g24_possibility_table:b2v_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TM_OUT g24_possibility_table.vhd(11) " "VHDL Signal Declaration warning at g24_possibility_table.vhd(11): used implicit default value for signal \"TM_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../possibilities/g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1447705616627 "|scan_test|g24_possibility_table:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Table_Memory g24_possibility_table.vhd(16) " "Verilog HDL or VHDL warning at g24_possibility_table.vhd(16): object \"Table_Memory\" assigned a value but never read" {  } { { "../possibilities/g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1447705616627 "|scan_test|g24_possibility_table:b2v_inst"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "g24_possibility_table.vhd(63) " "VHDL warning at g24_possibility_table.vhd(63): ignored assignment of value to null range" {  } { { "../possibilities/g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 63 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1447705616627 "|scan_test|g24_possibility_table:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_counter g24_possibility_table:b2v_inst\|color_counter:color_counter0 " "Elaborating entity \"color_counter\" for hierarchy \"g24_possibility_table:b2v_inst\|color_counter:color_counter0\"" {  } { { "../possibilities/g24_possibility_table.vhd" "color_counter0" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447705616630 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1447705616969 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447705617263 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 16 15:26:57 2015 " "Processing ended: Mon Nov 16 15:26:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447705617263 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447705617263 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447705617263 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447705617263 ""}
