// Verilog instantiation template created from schematic E:\3150104945\Framework\MUX2T1_64.sch - Thu Nov 17 20:24:19 2016
//
// Notes: 
// To use this template to instantiate this component,cut-and-paste and then edit
//
// Instantiate the UUT
   MUX2T1_64 UUT (
		.a(    ), 
		.b(    ), 
		.sel(    ), 
		.o(    )
   );
