

================================================================
== Vivado HLS Report for 'dense_resource_0_0'
================================================================
* Date:           Fri Aug 19 15:50:46 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ii_1
* Solution:       example_par_4
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.804 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.80>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_7_V_read_5 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_7_V_read)" [./example.h:240]   --->   Operation 3 'read' 'data_7_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_6_V_read_5 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_6_V_read)" [./example.h:240]   --->   Operation 4 'read' 'data_6_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_5_V_read_7 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_5_V_read)" [./example.h:240]   --->   Operation 5 'read' 'data_5_V_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_4_V_read_8 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_4_V_read)" [./example.h:240]   --->   Operation 6 'read' 'data_4_V_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_3_V_read_8 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_3_V_read)" [./example.h:240]   --->   Operation 7 'read' 'data_3_V_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_2_V_read_8 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_2_V_read)" [./example.h:240]   --->   Operation 8 'read' 'data_2_V_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_1_V_read_8 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_1_V_read)" [./example.h:240]   --->   Operation 9 'read' 'data_1_V_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_0_V_read_8 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_0_V_read)" [./example.h:240]   --->   Operation 10 'read' 'data_0_V_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1118_116 = sext i14 %data_4_V_read_8 to i21" [./example.h:142->./example.h:267]   --->   Operation 11 'sext' 'sext_ln1118_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i21 %sext_ln1118_116, 76" [./example.h:142->./example.h:267]   --->   Operation 12 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_4, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 13 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1118_118 = sext i14 %data_5_V_read_7 to i21" [./example.h:142->./example.h:267]   --->   Operation 14 'sext' 'sext_ln1118_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1118_119 = sext i14 %data_5_V_read_7 to i19" [./example.h:142->./example.h:267]   --->   Operation 15 'sext' 'sext_ln1118_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul i21 %sext_ln1118_118, -54" [./example.h:142->./example.h:267]   --->   Operation 16 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_5, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 17 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1118_120 = sext i14 %data_6_V_read_5 to i21" [./example.h:142->./example.h:267]   --->   Operation 18 'sext' 'sext_ln1118_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1118_121 = sext i14 %data_6_V_read_5 to i20" [./example.h:142->./example.h:267]   --->   Operation 19 'sext' 'sext_ln1118_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_6 = mul i21 %sext_ln1118_120, 89" [./example.h:142->./example.h:267]   --->   Operation 20 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_6, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 21 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1118_122 = sext i14 %data_7_V_read_5 to i21" [./example.h:142->./example.h:267]   --->   Operation 22 'sext' 'sext_ln1118_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1118_123 = sext i14 %data_7_V_read_5 to i20" [./example.h:142->./example.h:267]   --->   Operation 23 'sext' 'sext_ln1118_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln1118_58 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_7_V_read_5, i6 0)" [./example.h:142->./example.h:267]   --->   Operation 24 'bitconcatenate' 'shl_ln1118_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118_124 = sext i20 %shl_ln1118_58 to i21" [./example.h:142->./example.h:267]   --->   Operation 25 'sext' 'sext_ln1118_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln1118_59 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_7_V_read_5, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 26 'bitconcatenate' 'shl_ln1118_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1118_125 = sext i18 %shl_ln1118_59 to i21" [./example.h:142->./example.h:267]   --->   Operation 27 'sext' 'sext_ln1118_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.55ns)   --->   "%sub_ln1118_49 = sub i21 %sext_ln1118_124, %sext_ln1118_125" [./example.h:142->./example.h:267]   --->   Operation 28 'sub' 'sub_ln1118_49' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_49, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 29 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_129 = add i14 %trunc_ln708_7, -40" [./example.h:267]   --->   Operation 30 'add' 'add_ln703_129' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_130 = add i14 %add_ln703_129, %trunc_ln708_6" [./example.h:267]   --->   Operation 31 'add' 'add_ln703_130' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_12 = mul i21 %sext_ln1118_116, -85" [./example.h:142->./example.h:267]   --->   Operation 32 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_12, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 33 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_13 = mul i21 %sext_ln1118_118, 91" [./example.h:142->./example.h:267]   --->   Operation 34 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_13, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 35 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_14 = mul i21 %sext_ln1118_120, -74" [./example.h:142->./example.h:267]   --->   Operation 36 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_14, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 37 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_15 = mul i21 %sext_ln1118_122, 39" [./example.h:142->./example.h:267]   --->   Operation 38 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_15, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 39 'partselect' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_137 = add i14 %trunc_ln708_15, 89" [./example.h:267]   --->   Operation 40 'add' 'add_ln703_137' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_138 = add i14 %add_ln703_137, %trunc_ln708_14" [./example.h:267]   --->   Operation 41 'add' 'add_ln703_138' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_22 = mul i20 %sext_ln1118_121, -23" [./example.h:142->./example.h:267]   --->   Operation 42 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln708_110 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_22, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 43 'partselect' 'trunc_ln708_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln708_89 = sext i13 %trunc_ln708_110 to i14" [./example.h:142->./example.h:267]   --->   Operation 44 'sext' 'sext_ln708_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_23 = mul i21 %sext_ln1118_122, -42" [./example.h:142->./example.h:267]   --->   Operation 45 'mul' 'mul_ln1118_23' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln708_23 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_23, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 46 'partselect' 'trunc_ln708_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_145 = add i14 %trunc_ln708_23, 160" [./example.h:267]   --->   Operation 47 'add' 'add_ln703_145' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_146 = add i14 %add_ln703_145, %sext_ln708_89" [./example.h:267]   --->   Operation 48 'add' 'add_ln703_146' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln708_111 = call i13 @_ssdm_op_PartSelect.i13.i14.i32.i32(i14 %data_2_V_read_8, i32 1, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 49 'partselect' 'trunc_ln708_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_28 = mul i21 %sext_ln1118_116, 102" [./example.h:142->./example.h:267]   --->   Operation 50 'mul' 'mul_ln1118_28' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln708_28 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_28, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 51 'partselect' 'trunc_ln708_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_29 = mul i21 %sext_ln1118_118, -108" [./example.h:142->./example.h:267]   --->   Operation 52 'mul' 'mul_ln1118_29' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln708_29 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_29, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 53 'partselect' 'trunc_ln708_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_30 = mul i21 %sext_ln1118_120, 119" [./example.h:142->./example.h:267]   --->   Operation 54 'mul' 'mul_ln1118_30' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln708_30 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_30, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 55 'partselect' 'trunc_ln708_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_31 = mul i20 %sext_ln1118_123, 26" [./example.h:142->./example.h:267]   --->   Operation 56 'mul' 'mul_ln1118_31' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln708_112 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_31, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 57 'partselect' 'trunc_ln708_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln708_91 = sext i13 %trunc_ln708_112 to i14" [./example.h:142->./example.h:267]   --->   Operation 58 'sext' 'sext_ln708_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_153 = add i14 %sext_ln708_91, 19" [./example.h:267]   --->   Operation 59 'add' 'add_ln703_153' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_154 = add i14 %add_ln703_153, %trunc_ln708_30" [./example.h:267]   --->   Operation 60 'add' 'add_ln703_154' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_36 = mul i21 %sext_ln1118_116, 70" [./example.h:142->./example.h:267]   --->   Operation 61 'mul' 'mul_ln1118_36' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln708_36 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_36, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 62 'partselect' 'trunc_ln708_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_37 = mul i21 %sext_ln1118_118, 75" [./example.h:142->./example.h:267]   --->   Operation 63 'mul' 'mul_ln1118_37' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln708_37 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_37, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 64 'partselect' 'trunc_ln708_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_38 = mul i21 %sext_ln1118_120, 54" [./example.h:142->./example.h:267]   --->   Operation 65 'mul' 'mul_ln1118_38' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln708_38 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_38, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 66 'partselect' 'trunc_ln708_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_39 = mul i21 %sext_ln1118_122, -156" [./example.h:142->./example.h:267]   --->   Operation 67 'mul' 'mul_ln1118_39' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln708_39 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_39, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 68 'partselect' 'trunc_ln708_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_161 = add i14 %trunc_ln708_39, 17" [./example.h:267]   --->   Operation 69 'add' 'add_ln703_161' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_162 = add i14 %add_ln703_161, %trunc_ln708_38" [./example.h:267]   --->   Operation 70 'add' 'add_ln703_162' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_4_V_read_8, i6 0)" [./example.h:142->./example.h:267]   --->   Operation 71 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1118_217 = sext i20 %tmp to i21" [./example.h:142->./example.h:267]   --->   Operation 72 'sext' 'sext_ln1118_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.55ns)   --->   "%sub_ln1118_100 = sub i21 %sext_ln1118_116, %sext_ln1118_217" [./example.h:142->./example.h:267]   --->   Operation 73 'sub' 'sub_ln1118_100' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln708_44 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_100, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 74 'partselect' 'trunc_ln708_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_43 = mul i21 %sext_ln1118_118, 109" [./example.h:142->./example.h:267]   --->   Operation 75 'mul' 'mul_ln1118_43' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln708_45 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_43, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 76 'partselect' 'trunc_ln708_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln1118_72 = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %data_6_V_read_5, i7 0)" [./example.h:142->./example.h:267]   --->   Operation 77 'bitconcatenate' 'shl_ln1118_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_60 = sub i21 0, %shl_ln1118_72" [./example.h:142->./example.h:267]   --->   Operation 78 'sub' 'sub_ln1118_60' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln1118_73 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_6_V_read_5, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 79 'bitconcatenate' 'shl_ln1118_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118_139 = sext i19 %shl_ln1118_73 to i20" [./example.h:142->./example.h:267]   --->   Operation 80 'sext' 'sext_ln1118_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1118_140 = sext i19 %shl_ln1118_73 to i21" [./example.h:142->./example.h:267]   --->   Operation 81 'sext' 'sext_ln1118_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln1118_61 = sub i21 %sub_ln1118_60, %sext_ln1118_140" [./example.h:142->./example.h:267]   --->   Operation 82 'sub' 'sub_ln1118_61' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln708_46 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_61, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 83 'partselect' 'trunc_ln708_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_44 = mul i21 %sext_ln1118_122, -70" [./example.h:142->./example.h:267]   --->   Operation 84 'mul' 'mul_ln1118_44' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln708_47 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_44, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 85 'partselect' 'trunc_ln708_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_168 = add i14 %trunc_ln708_45, %trunc_ln708_46" [./example.h:267]   --->   Operation 86 'add' 'add_ln703_168' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 87 [1/1] (0.55ns)   --->   "%add_ln703_169 = add i14 %trunc_ln708_47, 16" [./example.h:267]   --->   Operation 87 'add' 'add_ln703_169' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_170 = add i14 %add_ln703_169, %add_ln703_168" [./example.h:267]   --->   Operation 88 'add' 'add_ln703_170' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln708_116 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %data_0_V_read_8, i32 7, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 89 'partselect' 'trunc_ln708_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1118_141 = sext i7 %trunc_ln708_116 to i8" [./example.h:142->./example.h:267]   --->   Operation 90 'sext' 'sext_ln1118_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln708_119 = call i11 @_ssdm_op_PartSelect.i11.i14.i32.i32(i14 %data_4_V_read_8, i32 3, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 91 'partselect' 'trunc_ln708_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln1118_74 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_5_V_read_7, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 92 'bitconcatenate' 'shl_ln1118_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1118_142 = sext i18 %shl_ln1118_74 to i19" [./example.h:142->./example.h:267]   --->   Operation 93 'sext' 'sext_ln1118_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_62 = sub i19 0, %sext_ln1118_142" [./example.h:142->./example.h:267]   --->   Operation 94 'sub' 'sub_ln1118_62' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 95 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1118_63 = sub i19 %sub_ln1118_62, %sext_ln1118_119" [./example.h:142->./example.h:267]   --->   Operation 95 'sub' 'sub_ln1118_63' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln708_120 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_63, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 96 'partselect' 'trunc_ln708_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln708_98 = sext i12 %trunc_ln708_120 to i14" [./example.h:142->./example.h:267]   --->   Operation 97 'sext' 'sext_ln708_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_48 = mul i21 %sext_ln1118_120, -38" [./example.h:142->./example.h:267]   --->   Operation 98 'mul' 'mul_ln1118_48' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln708_54 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_48, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 99 'partselect' 'trunc_ln708_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_49 = mul i21 %sext_ln1118_122, -61" [./example.h:142->./example.h:267]   --->   Operation 100 'mul' 'mul_ln1118_49' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln708_55 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_49, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 101 'partselect' 'trunc_ln708_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_175 = add i14 %sext_ln708_98, %trunc_ln708_54" [./example.h:267]   --->   Operation 102 'add' 'add_ln703_175' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 103 [1/1] (0.40ns)   --->   "%add_ln703_176 = add i8 %sext_ln1118_141, -52" [./example.h:267]   --->   Operation 103 'add' 'add_ln703_176' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i8 %add_ln703_176 to i14" [./example.h:267]   --->   Operation 104 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.55ns)   --->   "%add_ln703_177 = add i14 %sext_ln703, %trunc_ln708_55" [./example.h:267]   --->   Operation 105 'add' 'add_ln703_177' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_178 = add i14 %add_ln703_177, %add_ln703_175" [./example.h:267]   --->   Operation 106 'add' 'add_ln703_178' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln708_122 = call i11 @_ssdm_op_PartSelect.i11.i14.i32.i32(i14 %data_2_V_read_8, i32 3, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 107 'partselect' 'trunc_ln708_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln1118_77 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_6_V_read_5, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 108 'bitconcatenate' 'shl_ln1118_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1118_145 = sext i17 %shl_ln1118_77 to i20" [./example.h:142->./example.h:267]   --->   Operation 109 'sext' 'sext_ln1118_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.56ns)   --->   "%sub_ln1118_66 = sub i20 %sext_ln1118_145, %sext_ln1118_139" [./example.h:142->./example.h:267]   --->   Operation 110 'sub' 'sub_ln1118_66' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln708_124 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_66, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 111 'partselect' 'trunc_ln708_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln708_102 = sext i13 %trunc_ln708_124 to i14" [./example.h:142->./example.h:267]   --->   Operation 112 'sext' 'sext_ln708_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln1118_78 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_7_V_read_5, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 113 'bitconcatenate' 'shl_ln1118_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1118_146 = sext i19 %shl_ln1118_78 to i20" [./example.h:142->./example.h:267]   --->   Operation 114 'sext' 'sext_ln1118_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_67 = sub i20 0, %sext_ln1118_146" [./example.h:142->./example.h:267]   --->   Operation 115 'sub' 'sub_ln1118_67' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln1118_79 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_7_V_read_5, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 116 'bitconcatenate' 'shl_ln1118_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1118_147 = sext i17 %shl_ln1118_79 to i20" [./example.h:142->./example.h:267]   --->   Operation 117 'sext' 'sext_ln1118_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1118_68 = sub i20 %sub_ln1118_67, %sext_ln1118_147" [./example.h:142->./example.h:267]   --->   Operation 118 'sub' 'sub_ln1118_68' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln708_125 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_68, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 119 'partselect' 'trunc_ln708_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln708_103 = sext i13 %trunc_ln708_125 to i14" [./example.h:142->./example.h:267]   --->   Operation 120 'sext' 'sext_ln708_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_184 = add i14 %sext_ln708_103, -58" [./example.h:267]   --->   Operation 121 'add' 'add_ln703_184' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 122 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_185 = add i14 %add_ln703_184, %sext_ln708_102" [./example.h:267]   --->   Operation 122 'add' 'add_ln703_185' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %data_0_V_read_8 to i21" [./example.h:142->./example.h:267]   --->   Operation 123 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_0_V_read_8, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 124 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1118_102 = sext i19 %shl_ln to i20" [./example.h:142->./example.h:267]   --->   Operation 125 'sext' 'sext_ln1118_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i20 0, %sext_ln1118_102" [./example.h:142->./example.h:267]   --->   Operation 126 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln1118_56 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_0_V_read_8, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 127 'bitconcatenate' 'shl_ln1118_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1118_103 = sext i15 %shl_ln1118_56 to i16" [./example.h:142->./example.h:267]   --->   Operation 128 'sext' 'sext_ln1118_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1118_104 = sext i15 %shl_ln1118_56 to i20" [./example.h:142->./example.h:267]   --->   Operation 129 'sext' 'sext_ln1118_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1118_47 = sub i20 %sub_ln1118, %sext_ln1118_104" [./example.h:142->./example.h:267]   --->   Operation 130 'sub' 'sub_ln1118_47' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_47, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 131 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i13 %trunc_ln to i14" [./example.h:142->./example.h:267]   --->   Operation 132 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1118_105 = sext i14 %data_1_V_read_8 to i21" [./example.h:142->./example.h:267]   --->   Operation 133 'sext' 'sext_ln1118_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1118_106 = sext i14 %data_1_V_read_8 to i19" [./example.h:142->./example.h:267]   --->   Operation 134 'sext' 'sext_ln1118_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1118_107 = sext i14 %data_1_V_read_8 to i18" [./example.h:142->./example.h:267]   --->   Operation 135 'sext' 'sext_ln1118_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln1118_57 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_1_V_read_8, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 136 'bitconcatenate' 'shl_ln1118_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1118_108 = sext i17 %shl_ln1118_57 to i18" [./example.h:142->./example.h:267]   --->   Operation 137 'sext' 'sext_ln1118_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.59ns)   --->   "%sub_ln1118_48 = sub i18 %sext_ln1118_108, %sext_ln1118_107" [./example.h:142->./example.h:267]   --->   Operation 138 'sub' 'sub_ln1118_48' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln708_106 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118_48, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 139 'partselect' 'trunc_ln708_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln708_85 = sext i11 %trunc_ln708_106 to i14" [./example.h:142->./example.h:267]   --->   Operation 140 'sext' 'sext_ln708_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1118_109 = sext i14 %data_2_V_read_8 to i21" [./example.h:142->./example.h:267]   --->   Operation 141 'sext' 'sext_ln1118_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1118_111 = sext i14 %data_2_V_read_8 to i20" [./example.h:142->./example.h:267]   --->   Operation 142 'sext' 'sext_ln1118_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1118_112 = sext i14 %data_2_V_read_8 to i18" [./example.h:142->./example.h:267]   --->   Operation 143 'sext' 'sext_ln1118_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i21 %sext_ln1118_109, -50" [./example.h:142->./example.h:267]   --->   Operation 144 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_2, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 145 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1118_113 = sext i14 %data_3_V_read_8 to i21" [./example.h:142->./example.h:267]   --->   Operation 146 'sext' 'sext_ln1118_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1118_114 = sext i14 %data_3_V_read_8 to i20" [./example.h:142->./example.h:267]   --->   Operation 147 'sext' 'sext_ln1118_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1118_115 = sext i14 %data_3_V_read_8 to i19" [./example.h:142->./example.h:267]   --->   Operation 148 'sext' 'sext_ln1118_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i21 %sext_ln1118_113, 55" [./example.h:142->./example.h:267]   --->   Operation 149 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_3, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 150 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.54ns)   --->   "%add_ln703 = add i14 %sext_ln708, %sext_ln708_85" [./example.h:267]   --->   Operation 151 'add' 'add_ln703' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.55ns)   --->   "%add_ln703_126 = add i14 %trunc_ln708_2, %trunc_ln708_3" [./example.h:267]   --->   Operation 152 'add' 'add_ln703_126' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_127 = add i14 %add_ln703_126, %add_ln703" [./example.h:267]   --->   Operation 153 'add' 'add_ln703_127' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_128 = add i14 %trunc_ln708_4, %trunc_ln708_5" [./example.h:267]   --->   Operation 154 'add' 'add_ln703_128' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 155 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_131 = add i14 %add_ln703_130, %add_ln703_128" [./example.h:267]   --->   Operation 155 'add' 'add_ln703_131' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 156 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_277 = add i14 %add_ln703_131, %add_ln703_127" [./example.h:267]   --->   Operation 156 'add' 'add_ln703_277' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 157 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul i21 %sext_ln1118, 92" [./example.h:142->./example.h:267]   --->   Operation 157 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_8, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 158 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln1118_60 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_1_V_read_8, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 159 'bitconcatenate' 'shl_ln1118_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1118_126 = sext i19 %shl_ln1118_60 to i20" [./example.h:142->./example.h:267]   --->   Operation 160 'sext' 'sext_ln1118_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_50 = sub i20 0, %sext_ln1118_126" [./example.h:142->./example.h:267]   --->   Operation 161 'sub' 'sub_ln1118_50' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln1118_61 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_1_V_read_8, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 162 'bitconcatenate' 'shl_ln1118_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1118_127 = sext i16 %shl_ln1118_61 to i19" [./example.h:142->./example.h:267]   --->   Operation 163 'sext' 'sext_ln1118_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1118_128 = sext i16 %shl_ln1118_61 to i20" [./example.h:142->./example.h:267]   --->   Operation 164 'sext' 'sext_ln1118_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1118_51 = sub i20 %sub_ln1118_50, %sext_ln1118_128" [./example.h:142->./example.h:267]   --->   Operation 165 'sub' 'sub_ln1118_51' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln708_107 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_51, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 166 'partselect' 'trunc_ln708_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln708_86 = sext i13 %trunc_ln708_107 to i14" [./example.h:142->./example.h:267]   --->   Operation 167 'sext' 'sext_ln708_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_10 = mul i21 %sext_ln1118_109, -93" [./example.h:142->./example.h:267]   --->   Operation 168 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_10, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 169 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (1.90ns)   --->   "%mul_ln1118_11 = mul i19 %sext_ln1118_115, 13" [./example.h:142->./example.h:267]   --->   Operation 170 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 1.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln708_108 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %mul_ln1118_11, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 171 'partselect' 'trunc_ln708_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln708_87 = sext i12 %trunc_ln708_108 to i14" [./example.h:142->./example.h:267]   --->   Operation 172 'sext' 'sext_ln708_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.55ns)   --->   "%add_ln703_133 = add i14 %trunc_ln708_8, %sext_ln708_86" [./example.h:267]   --->   Operation 173 'add' 'add_ln703_133' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.55ns)   --->   "%add_ln703_134 = add i14 %trunc_ln708_10, %sext_ln708_87" [./example.h:267]   --->   Operation 174 'add' 'add_ln703_134' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_135 = add i14 %add_ln703_134, %add_ln703_133" [./example.h:267]   --->   Operation 175 'add' 'add_ln703_135' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_136 = add i14 %trunc_ln708_12, %trunc_ln708_13" [./example.h:267]   --->   Operation 176 'add' 'add_ln703_136' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 177 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_139 = add i14 %add_ln703_138, %add_ln703_136" [./example.h:267]   --->   Operation 177 'add' 'add_ln703_139' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 178 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_278 = add i14 %add_ln703_139, %add_ln703_135" [./example.h:267]   --->   Operation 178 'add' 'add_ln703_278' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 179 [1/1] (0.58ns)   --->   "%sub_ln1118_52 = sub i16 0, %sext_ln1118_103" [./example.h:142->./example.h:267]   --->   Operation 179 'sub' 'sub_ln1118_52' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln708_109 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %sub_ln1118_52, i32 7, i32 15)" [./example.h:142->./example.h:267]   --->   Operation 180 'partselect' 'trunc_ln708_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln708_88 = sext i9 %trunc_ln708_109 to i14" [./example.h:142->./example.h:267]   --->   Operation 181 'sext' 'sext_ln708_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_17 = mul i21 %sext_ln1118_105, -109" [./example.h:142->./example.h:267]   --->   Operation 182 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln708_17 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_17, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 183 'partselect' 'trunc_ln708_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%shl_ln1118_62 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_2_V_read_8, i6 0)" [./example.h:142->./example.h:267]   --->   Operation 184 'bitconcatenate' 'shl_ln1118_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1118_129 = sext i20 %shl_ln1118_62 to i21" [./example.h:142->./example.h:267]   --->   Operation 185 'sext' 'sext_ln1118_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_53 = sub i21 0, %sext_ln1118_129" [./example.h:142->./example.h:267]   --->   Operation 186 'sub' 'sub_ln1118_53' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln1118_63 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_2_V_read_8, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 187 'bitconcatenate' 'shl_ln1118_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln1118_130 = sext i17 %shl_ln1118_63 to i18" [./example.h:142->./example.h:267]   --->   Operation 188 'sext' 'sext_ln1118_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1118_131 = sext i17 %shl_ln1118_63 to i21" [./example.h:142->./example.h:267]   --->   Operation 189 'sext' 'sext_ln1118_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln1118_54 = sub i21 %sub_ln1118_53, %sext_ln1118_131" [./example.h:142->./example.h:267]   --->   Operation 190 'sub' 'sub_ln1118_54' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln708_18 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_54, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 191 'partselect' 'trunc_ln708_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_19 = mul i21 %sext_ln1118_113, -89" [./example.h:142->./example.h:267]   --->   Operation 192 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln708_19 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_19, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 193 'partselect' 'trunc_ln708_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln1118_64 = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %data_4_V_read_8, i7 0)" [./example.h:142->./example.h:267]   --->   Operation 194 'bitconcatenate' 'shl_ln1118_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln1118_65 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_4_V_read_8, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 195 'bitconcatenate' 'shl_ln1118_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1118_132 = sext i17 %shl_ln1118_65 to i21" [./example.h:142->./example.h:267]   --->   Operation 196 'sext' 'sext_ln1118_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.57ns)   --->   "%sub_ln1118_55 = sub i21 %sext_ln1118_132, %shl_ln1118_64" [./example.h:142->./example.h:267]   --->   Operation 197 'sub' 'sub_ln1118_55' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln708_20 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_55, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 198 'partselect' 'trunc_ln708_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln1118_66 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_5_V_read_7, i6 0)" [./example.h:142->./example.h:267]   --->   Operation 199 'bitconcatenate' 'shl_ln1118_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1118_133 = sext i20 %shl_ln1118_66 to i21" [./example.h:142->./example.h:267]   --->   Operation 200 'sext' 'sext_ln1118_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%shl_ln1118_67 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_5_V_read_7, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 201 'bitconcatenate' 'shl_ln1118_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1118_134 = sext i16 %shl_ln1118_67 to i21" [./example.h:142->./example.h:267]   --->   Operation 202 'sext' 'sext_ln1118_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.55ns)   --->   "%add_ln1118 = add i21 %sext_ln1118_134, %sext_ln1118_133" [./example.h:142->./example.h:267]   --->   Operation 203 'add' 'add_ln1118' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln708_21 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %add_ln1118, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 204 'partselect' 'trunc_ln708_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.55ns)   --->   "%add_ln703_141 = add i14 %sext_ln708_88, %trunc_ln708_17" [./example.h:267]   --->   Operation 205 'add' 'add_ln703_141' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.55ns)   --->   "%add_ln703_142 = add i14 %trunc_ln708_18, %trunc_ln708_19" [./example.h:267]   --->   Operation 206 'add' 'add_ln703_142' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_143 = add i14 %add_ln703_142, %add_ln703_141" [./example.h:267]   --->   Operation 207 'add' 'add_ln703_143' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_144 = add i14 %trunc_ln708_20, %trunc_ln708_21" [./example.h:267]   --->   Operation 208 'add' 'add_ln703_144' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 209 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_147 = add i14 %add_ln703_146, %add_ln703_144" [./example.h:267]   --->   Operation 209 'add' 'add_ln703_147' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 210 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_279 = add i14 %add_ln703_147, %add_ln703_143" [./example.h:267]   --->   Operation 210 'add' 'add_ln703_279' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 211 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_24 = mul i21 %sext_ln1118, -100" [./example.h:142->./example.h:267]   --->   Operation 211 'mul' 'mul_ln1118_24' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln708_24 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_24, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 212 'partselect' 'trunc_ln708_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_25 = mul i21 %sext_ln1118_105, 85" [./example.h:142->./example.h:267]   --->   Operation 213 'mul' 'mul_ln1118_25' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln708_25 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_25, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 214 'partselect' 'trunc_ln708_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln708_90 = sext i13 %trunc_ln708_111 to i14" [./example.h:142->./example.h:267]   --->   Operation 215 'sext' 'sext_ln708_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_27 = mul i21 %sext_ln1118_113, 103" [./example.h:142->./example.h:267]   --->   Operation 216 'mul' 'mul_ln1118_27' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln708_27 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_27, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 217 'partselect' 'trunc_ln708_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.55ns)   --->   "%add_ln703_149 = add i14 %trunc_ln708_24, %trunc_ln708_25" [./example.h:267]   --->   Operation 218 'add' 'add_ln703_149' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.55ns)   --->   "%add_ln703_150 = add i14 %sext_ln708_90, %trunc_ln708_27" [./example.h:267]   --->   Operation 219 'add' 'add_ln703_150' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_151 = add i14 %add_ln703_150, %add_ln703_149" [./example.h:267]   --->   Operation 220 'add' 'add_ln703_151' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_152 = add i14 %trunc_ln708_28, %trunc_ln708_29" [./example.h:267]   --->   Operation 221 'add' 'add_ln703_152' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 222 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_155 = add i14 %add_ln703_154, %add_ln703_152" [./example.h:267]   --->   Operation 222 'add' 'add_ln703_155' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 223 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_280 = add i14 %add_ln703_155, %add_ln703_151" [./example.h:267]   --->   Operation 223 'add' 'add_ln703_280' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%shl_ln1118_68 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_0_V_read_8, i6 0)" [./example.h:142->./example.h:267]   --->   Operation 224 'bitconcatenate' 'shl_ln1118_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1118_135 = sext i20 %shl_ln1118_68 to i21" [./example.h:142->./example.h:267]   --->   Operation 225 'sext' 'sext_ln1118_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln1118_69 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_0_V_read_8, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 226 'bitconcatenate' 'shl_ln1118_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1118_136 = sext i17 %shl_ln1118_69 to i21" [./example.h:142->./example.h:267]   --->   Operation 227 'sext' 'sext_ln1118_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.55ns)   --->   "%sub_ln1118_56 = sub i21 %sext_ln1118_136, %sext_ln1118_135" [./example.h:142->./example.h:267]   --->   Operation 228 'sub' 'sub_ln1118_56' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln708_32 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_56, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 229 'partselect' 'trunc_ln708_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_33 = mul i21 %sext_ln1118_105, 99" [./example.h:142->./example.h:267]   --->   Operation 230 'mul' 'mul_ln1118_33' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln708_33 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_33, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 231 'partselect' 'trunc_ln708_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.59ns)   --->   "%sub_ln1118_57 = sub i18 %sext_ln1118_130, %sext_ln1118_112" [./example.h:142->./example.h:267]   --->   Operation 232 'sub' 'sub_ln1118_57' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln708_113 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118_57, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 233 'partselect' 'trunc_ln708_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln708_92 = sext i11 %trunc_ln708_113 to i14" [./example.h:142->./example.h:267]   --->   Operation 234 'sext' 'sext_ln708_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_35 = mul i21 %sext_ln1118_113, -164" [./example.h:142->./example.h:267]   --->   Operation 235 'mul' 'mul_ln1118_35' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln708_35 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_35, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 236 'partselect' 'trunc_ln708_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.55ns)   --->   "%add_ln703_157 = add i14 %trunc_ln708_32, %trunc_ln708_33" [./example.h:267]   --->   Operation 237 'add' 'add_ln703_157' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.55ns)   --->   "%add_ln703_158 = add i14 %sext_ln708_92, %trunc_ln708_35" [./example.h:267]   --->   Operation 238 'add' 'add_ln703_158' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_159 = add i14 %add_ln703_158, %add_ln703_157" [./example.h:267]   --->   Operation 239 'add' 'add_ln703_159' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_160 = add i14 %trunc_ln708_36, %trunc_ln708_37" [./example.h:267]   --->   Operation 240 'add' 'add_ln703_160' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 241 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_163 = add i14 %add_ln703_162, %add_ln703_160" [./example.h:267]   --->   Operation 241 'add' 'add_ln703_163' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 242 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_281 = add i14 %add_ln703_163, %add_ln703_159" [./example.h:267]   --->   Operation 242 'add' 'add_ln703_281' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 243 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_40 = mul i21 %sext_ln1118, 42" [./example.h:142->./example.h:267]   --->   Operation 243 'mul' 'mul_ln1118_40' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln708_40 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_40, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 244 'partselect' 'trunc_ln708_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%shl_ln1118_70 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_1_V_read_8, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 245 'bitconcatenate' 'shl_ln1118_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1118_137 = sext i18 %shl_ln1118_70 to i19" [./example.h:142->./example.h:267]   --->   Operation 246 'sext' 'sext_ln1118_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.58ns)   --->   "%sub_ln1118_58 = sub i19 0, %sext_ln1118_137" [./example.h:142->./example.h:267]   --->   Operation 247 'sub' 'sub_ln1118_58' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%shl_ln1118_71 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_1_V_read_8, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 248 'bitconcatenate' 'shl_ln1118_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1118_138 = sext i15 %shl_ln1118_71 to i19" [./example.h:142->./example.h:267]   --->   Operation 249 'sext' 'sext_ln1118_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.56ns)   --->   "%sub_ln1118_59 = sub i19 %sub_ln1118_58, %sext_ln1118_138" [./example.h:142->./example.h:267]   --->   Operation 250 'sub' 'sub_ln1118_59' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln708_114 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_59, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 251 'partselect' 'trunc_ln708_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln708_93 = sext i12 %trunc_ln708_114 to i14" [./example.h:142->./example.h:267]   --->   Operation 252 'sext' 'sext_ln708_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_42 = mul i20 %sext_ln1118_111, -29" [./example.h:142->./example.h:267]   --->   Operation 253 'mul' 'mul_ln1118_42' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln708_115 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_42, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 254 'partselect' 'trunc_ln708_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln708_94 = sext i13 %trunc_ln708_115 to i14" [./example.h:142->./example.h:267]   --->   Operation 255 'sext' 'sext_ln708_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.55ns)   --->   "%add_ln703_165 = add i14 %trunc_ln708_40, %sext_ln708_93" [./example.h:267]   --->   Operation 256 'add' 'add_ln703_165' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.55ns)   --->   "%add_ln703_166 = add i14 %sext_ln708_94, %trunc_ln708_44" [./example.h:267]   --->   Operation 257 'add' 'add_ln703_166' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_167 = add i14 %add_ln703_166, %add_ln703_165" [./example.h:267]   --->   Operation 258 'add' 'add_ln703_167' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 259 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_282 = add i14 %add_ln703_170, %add_ln703_167" [./example.h:267]   --->   Operation 259 'add' 'add_ln703_282' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 260 [1/1] (1.90ns)   --->   "%mul_ln1118_45 = mul i19 %sext_ln1118_106, 11" [./example.h:142->./example.h:267]   --->   Operation 260 'mul' 'mul_ln1118_45' <Predicate = true> <Delay = 1.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln708_117 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %mul_ln1118_45, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 261 'partselect' 'trunc_ln708_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln708_95 = sext i12 %trunc_ln708_117 to i14" [./example.h:142->./example.h:267]   --->   Operation 262 'sext' 'sext_ln708_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_46 = mul i21 %sext_ln1118_109, -43" [./example.h:142->./example.h:267]   --->   Operation 263 'mul' 'mul_ln1118_46' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln708_50 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_46, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 264 'partselect' 'trunc_ln708_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_s = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_3_V_read_8, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 265 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1118_218 = sext i19 %tmp_s to i20" [./example.h:142->./example.h:267]   --->   Operation 266 'sext' 'sext_ln1118_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.56ns)   --->   "%sub_ln1118_101 = sub i20 %sext_ln1118_114, %sext_ln1118_218" [./example.h:142->./example.h:267]   --->   Operation 267 'sub' 'sub_ln1118_101' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln708_118 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_101, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 268 'partselect' 'trunc_ln708_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln708_96 = sext i13 %trunc_ln708_118 to i14" [./example.h:142->./example.h:267]   --->   Operation 269 'sext' 'sext_ln708_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln708_97 = sext i11 %trunc_ln708_119 to i14" [./example.h:142->./example.h:267]   --->   Operation 270 'sext' 'sext_ln708_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.55ns)   --->   "%add_ln703_172 = add i14 %sext_ln708_95, %trunc_ln708_50" [./example.h:267]   --->   Operation 271 'add' 'add_ln703_172' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.54ns)   --->   "%add_ln703_173 = add i14 %sext_ln708_96, %sext_ln708_97" [./example.h:267]   --->   Operation 272 'add' 'add_ln703_173' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_174 = add i14 %add_ln703_173, %add_ln703_172" [./example.h:267]   --->   Operation 273 'add' 'add_ln703_174' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 274 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_283 = add i14 %add_ln703_178, %add_ln703_174" [./example.h:267]   --->   Operation 274 'add' 'add_ln703_283' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 275 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_50 = mul i21 %sext_ln1118, -49" [./example.h:142->./example.h:267]   --->   Operation 275 'mul' 'mul_ln1118_50' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln708_56 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_50, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 276 'partselect' 'trunc_ln708_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.56ns)   --->   "%sub_ln1118_64 = sub i19 %sub_ln1118_58, %sext_ln1118_127" [./example.h:142->./example.h:267]   --->   Operation 277 'sub' 'sub_ln1118_64' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln708_121 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_64, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 278 'partselect' 'trunc_ln708_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln708_99 = sext i12 %trunc_ln708_121 to i14" [./example.h:142->./example.h:267]   --->   Operation 279 'sext' 'sext_ln708_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln708_100 = sext i11 %trunc_ln708_122 to i14" [./example.h:142->./example.h:267]   --->   Operation 280 'sext' 'sext_ln708_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_51 = mul i21 %sext_ln1118_113, -35" [./example.h:142->./example.h:267]   --->   Operation 281 'mul' 'mul_ln1118_51' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln708_59 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_51, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 282 'partselect' 'trunc_ln708_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln1118_75 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_5_V_read_7, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 283 'bitconcatenate' 'shl_ln1118_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1118_143 = sext i17 %shl_ln1118_75 to i18" [./example.h:142->./example.h:267]   --->   Operation 284 'sext' 'sext_ln1118_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%shl_ln1118_76 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_5_V_read_7, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 285 'bitconcatenate' 'shl_ln1118_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1118_144 = sext i15 %shl_ln1118_76 to i18" [./example.h:142->./example.h:267]   --->   Operation 286 'sext' 'sext_ln1118_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.59ns)   --->   "%sub_ln1118_65 = sub i18 %sext_ln1118_143, %sext_ln1118_144" [./example.h:142->./example.h:267]   --->   Operation 287 'sub' 'sub_ln1118_65' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln708_123 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118_65, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 288 'partselect' 'trunc_ln708_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln708_101 = sext i11 %trunc_ln708_123 to i14" [./example.h:142->./example.h:267]   --->   Operation 289 'sext' 'sext_ln708_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.55ns)   --->   "%add_ln703_180 = add i14 %trunc_ln708_56, %sext_ln708_99" [./example.h:267]   --->   Operation 290 'add' 'add_ln703_180' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.55ns)   --->   "%add_ln703_181 = add i14 %sext_ln708_100, %trunc_ln708_59" [./example.h:267]   --->   Operation 291 'add' 'add_ln703_181' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_182 = add i14 %add_ln703_181, %add_ln703_180" [./example.h:267]   --->   Operation 292 'add' 'add_ln703_182' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_183 = add i14 %trunc_ln708_44, %sext_ln708_101" [./example.h:267]   --->   Operation 293 'add' 'add_ln703_183' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 294 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_186 = add i14 %add_ln703_185, %add_ln703_183" [./example.h:267]   --->   Operation 294 'add' 'add_ln703_186' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 295 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_284 = add i14 %add_ln703_186, %add_ln703_182" [./example.h:267]   --->   Operation 295 'add' 'add_ln703_284' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } undef, i14 %add_ln703_277, 0" [./example.h:287]   --->   Operation 296 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv, i14 %add_ln703_278, 1" [./example.h:287]   --->   Operation 297 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_1, i14 %add_ln703_279, 2" [./example.h:287]   --->   Operation 298 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_2, i14 %add_ln703_280, 3" [./example.h:287]   --->   Operation 299 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_3, i14 %add_ln703_281, 4" [./example.h:287]   --->   Operation 300 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_4, i14 %add_ln703_282, 5" [./example.h:287]   --->   Operation 301 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_5, i14 %add_ln703_283, 6" [./example.h:287]   --->   Operation 302 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_6, i14 %add_ln703_284, 7" [./example.h:287]   --->   Operation 303 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "ret { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_7" [./example.h:287]   --->   Operation 304 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.8ns
The critical path consists of the following:
	wire read on port 'data_7_V_read' (./example.h:240) [9]  (0 ns)
	'mul' operation of DSP[223] ('mul_ln1118_44', ./example.h:142->./example.h:267) [223]  (2.53 ns)
	'add' operation ('add_ln703_169', ./example.h:267) [229]  (0.555 ns)
	'add' operation ('add_ln703_170', ./example.h:267) [230]  (0.716 ns)

 <State 2>: 3.8ns
The critical path consists of the following:
	'mul' operation of DSP[72] ('mul_ln1118_8', ./example.h:142->./example.h:267) [72]  (2.53 ns)
	'add' operation ('add_ln703_133', ./example.h:267) [96]  (0.555 ns)
	'add' operation ('add_ln703_135', ./example.h:267) [98]  (0 ns)
	'add' operation ('res[1].V', ./example.h:267) [103]  (0.716 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
