
% ===========================================================
%                   Adder Syntehsis
% ===========================================================
@article{ADDER_JALG1986_Snir,
  title     = {Depth-size trade-offs for parallel prefix computation},
  author    = {Snir, Marc},
  journal   = jalg,
  volume    = {7},
  number    = {2},
  pages     = {185--201},
  year      = {1986},
  publisher = {Elsevier},
}
@inproceedings{ADDER_DAC1990_Fishburn,
  title     = {A depth-decreasing heuristic for combinational logic; or how to convert a ripple-carry adder into a carry-lookahead adder or anything in-between},
  author    = {Fishburn, John P.},
  booktitle = dac,
  pages     = {361--364},
  year      = {1990},
}
@inproceedings{ADDER_ICCAD2003_Liu,
  title     = {An algorithmic approach for generic parallel adders},
  author    = {Liu, Jianhua and Zhou, Shuo and Zhu, Haikun and Cheng, Chung-Kuan},
  booktitle = iccad,
  pages     = {734--740},
  year      = {2003},
}
@inproceedings{ADDER_ASPDAC2005_Zhu,
  title     = {Constructing zero-deficiency parallel prefix adder of minimum depth},
  author    = {Zhu, Haikun and Cheng, Chung-Kuan and Graham, Ronald},
  booktitle = aspdac,
  pages     = {883--888},
  year      = {2005},
}
@inproceedings{ADDER_ASPDAC2007_Liu,
  title     = {Optimum prefix adders in a comprehensive area, timing and power design space},
  author    = {Liu, Jianhua and Zhu, Yi and Zhu, Haikun and Cheng, Chung-Kuan and Lillis, John},
  booktitle = aspdac,
  pages     = {609--615},
  year      = {2007},
}
@inproceedings{ADDER_GLSVLSI2007_Matsunaga,
  title     = {Area minimization algorithm for parallel prefix adders under bitwise delay constraints},
  author    = {Matsunaga, Taeko and Matsunaga, Yusuke},
  booktitle = glsvlsi,
  pages     = {435--440},
  year      = {2007},
}
@inproceedings{ADDER_ASPDAC2012_Kim,
  title     = {Algorithm for synthesizing design context-aware fast carry-skip adders},
  author    = {Kim, Kiyoung and Kim, Taewhan},
  booktitle = aspdac,
  pages     = {795--800},
  year      = {2012},
}
@inproceedings{ADDER_DAC2013_Roy,
  title     = {Towards Optimal Performance-area Trade-off in Adders by Synthesis of Parallel Prefix Structures},
  author    = {Roy, Subhendu and Choudhury, Mihir and Puri, Ruchir and Pan, David Z.},
  booktitle = dac,
  pages     = {48:1--48:8},
  year      = {2013},
  location  = {Austin, Texas},
}
@inproceedings{ADDER_ISVLSI2014_Ratkovic,
  title     = {Physical vs. Physically-Aware Estimation Flow: Case Study of Design Space Exploration of Adders},
  author    = {Ratkovic, Ivan and Palomar, Oscar and Stanic, Milan and Unsal, Ozan and Cristal, Adrian and Valero, Mateo},
  booktitle = isvlsi,
  pages     = {118--123},
  year      = {2014},
}
@article{ADDER_TCAD2014_Roy,
  title     = {Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures},
  author    = {Roy, Sandip and Choudhury, Mihir and Puri, Ruchir and Pan, David Z.},
  journal   = tcad,
  volume    = {33},
  number    = {10},
  pages     = {1517--1530},
  year      = {2014},
  publisher = {IEEE},
}
@inproceedings{ADDER_ASPDAC2015_Roy,
  title     = {Polynomial time algorithm for area and power efficient adder synthesis in high-performance designs},
  author    = {Roy, Subhendu and Choudhury, Mihir and Puri, Ruchir and Pan, David Z.},
  booktitle = aspdac,
  pages     = {249--254},
  year      = {2015},
}


% ===========================================================
%                 Incremental HLS (ECO)
% ===========================================================
@inproceedings{HLS_ASPDAC2010_Lavagno,
  title     = {Incremental high-level synthesis},
  author    = {Lavagno, Luciano and Kondratyev, Alex and Watanabe, Yosinori and Zhu, Qiang and Fujii, Mototsugu and Tatesawa, Mitsuru and Nakayama, Noriyasu},
  booktitle = aspdac,
  pages     = {701--706},
  year      = {2010},
  abstract  = {},
}

