/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

/* This file is designed for use with ISim build 0x7708f090 */

#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif




extern void simprims_ver_m_00000000000648012491_3151998091_2024809024_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_2024809024", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_2024809024.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_2475288813_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_2475288813", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_2475288813.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_1490369352_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_1490369352", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_1490369352.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_3728820710_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_3728820710", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_3728820710.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_2313588885_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_2313588885", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_2313588885.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_1119503152_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_1119503152", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_1119503152.didat");
}
