// Seed: 591472887
module module_0 (
    input wire id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wand id_6,
    output wand id_7
    , id_42,
    input wor id_8,
    input tri1 id_9,
    output wor id_10,
    output supply1 id_11,
    input wire id_12,
    output wire id_13,
    output wire id_14,
    input tri id_15,
    input tri0 id_16,
    input wand id_17,
    input uwire id_18,
    output uwire id_19,
    output tri1 id_20,
    output tri id_21
    , id_43,
    output wire id_22,
    input wand id_23,
    input wire id_24,
    input wire id_25,
    output tri id_26,
    output tri id_27,
    input wand id_28,
    input tri1 id_29,
    output tri id_30,
    output tri1 id_31,
    input wor id_32,
    output tri0 id_33,
    output tri1 id_34,
    input supply0 id_35,
    input tri1 id_36,
    output wire id_37,
    input uwire id_38,
    input supply0 id_39
    , id_44,
    output tri0 id_40
);
  wire id_45;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wire id_4,
    input wire id_5,
    input uwire id_6,
    input tri1 id_7,
    output wire id_8,
    input wor id_9,
    output uwire id_10,
    output supply1 id_11,
    input tri1 id_12,
    input tri id_13
);
  assign id_8 = 1;
  module_0(
      id_3,
      id_12,
      id_11,
      id_9,
      id_5,
      id_9,
      id_11,
      id_8,
      id_9,
      id_2,
      id_10,
      id_10,
      id_9,
      id_11,
      id_11,
      id_12,
      id_6,
      id_3,
      id_13,
      id_4,
      id_11,
      id_8,
      id_10,
      id_7,
      id_12,
      id_12,
      id_11,
      id_10,
      id_1,
      id_1,
      id_4,
      id_4,
      id_5,
      id_11,
      id_10,
      id_2,
      id_3,
      id_11,
      id_6,
      id_5,
      id_10
  );
endmodule
