xrun: 23.09-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun	23.09-s006: Started on Nov 18, 2024 at 15:40:13 EST
xrun
	-f decode.f
		rapid_pkg.sv
		decode_testbench.sv
		instruction_decoder.sv
Recompiling... reason: file './decode_testbench.sv' is newer than expected.
	expected: Tue Nov 12 16:11:34 2024
	actual:   Mon Nov 18 15:40:11 2024
file: decode_testbench.sv
	module worklib.decode_testbench:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		rapid_pkg
		$unit_0x3032c4fe
		decode_testbench
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.decode_testbench:sv <0x373d4f54>
			streams:  14, words: 12844
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                   2       2
		Verilog packages:          1       1
		Registers:                30      30
		Scalar wires:             12       -
		Vectored wires:            5       -
		Always blocks:             2       2
		Initial blocks:            1       1
		Cont. assignments:         2       2
		Pseudo assignments:        5       -
		Compilation units:         1       1
		Process Clocks:            1       1
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.decode_testbench:sv
Loading snapshot worklib.decode_testbench:sv .................... Done
xcelium> source /home/net/cadence/installs/XCELIUM2309/tools/xcelium/files/xmsimrc
xcelium> run
Starting decode_testbench...
Time: 100 | Reset signal applied
Time: 200 | Cycle: 0 | Current State: DE_WAIT | Next State: DE_WAIT | Done: 1 | Control Signal: '{load_upper_imm:'h0, uncond_branch:'h0, cond_branch:'h0, mem:'h0, alu_imm:'h0, alu_reg:'h0, iop:'h0, rs1_out:'h0, rs2_out:'h0, fcs_opcode:'hx, rs1:'h0, rs2:'h0, rd:'h0}
Time: 300 | Cycle: 1 | Current State: DE_WAIT | Next State: DE_WAIT | Done: 1 | Control Signal: '{load_upper_imm:'h0, uncond_branch:'h0, cond_branch:'h0, mem:'h0, alu_imm:'h0, alu_reg:'h0, iop:'h0, rs1_out:'h0, rs2_out:'h0, fcs_opcode:'hx, rs1:'h0, rs2:'h0, rd:'h0}
Time: 350 | Loaded instruction: 00500613 | PC: 00000020
Time: 500 | Cycle: 0 | Current State: DE_DECODE | Next State: DE_WAIT | Done: 1 | Control Signal: '{load_upper_imm:'h0, uncond_branch:'h0, cond_branch:'h0, mem:'h0, alu_imm:'h1, alu_reg:'h0, iop:'h0, rs1_out:'h1, rs2_out:'h0, fcs_opcode:'h0, rs1:'h0, rs2:'h0, rd:'hc}
Time: 600 | Cycle: 1 | Current State: DE_WAIT | Next State: DE_WAIT | Done: 1 | Control Signal: '{load_upper_imm:'h0, uncond_branch:'h0, cond_branch:'h0, mem:'h0, alu_imm:'h1, alu_reg:'h0, iop:'h0, rs1_out:'h1, rs2_out:'h0, fcs_opcode:'h0, rs1:'h0, rs2:'h0, rd:'hc}
Time: 700 | Cycle: 2 | Current State: DE_WAIT | Next State: DE_WAIT | Done: 1 | Control Signal: '{load_upper_imm:'h0, uncond_branch:'h0, cond_branch:'h0, mem:'h0, alu_imm:'h1, alu_reg:'h0, iop:'h0, rs1_out:'h1, rs2_out:'h0, fcs_opcode:'h0, rs1:'h0, rs2:'h0, rd:'hc}
Time: 800 | Cycle: 3 | Current State: DE_WAIT | Next State: DE_WAIT | Done: 1 | Control Signal: '{load_upper_imm:'h0, uncond_branch:'h0, cond_branch:'h0, mem:'h0, alu_imm:'h1, alu_reg:'h0, iop:'h0, rs1_out:'h1, rs2_out:'h0, fcs_opcode:'h0, rs1:'h0, rs2:'h0, rd:'hc}
Time: 900 | Cycle: 4 | Current State: DE_WAIT | Next State: DE_WAIT | Done: 1 | Control Signal: '{load_upper_imm:'h0, uncond_branch:'h0, cond_branch:'h0, mem:'h0, alu_imm:'h1, alu_reg:'h0, iop:'h0, rs1_out:'h1, rs2_out:'h0, fcs_opcode:'h0, rs1:'h0, rs2:'h0, rd:'hc}
Time: 950 | Loaded instruction: ffb00613 | PC: 00000020
Time: 1100 | Cycle: 0 | Current State: DE_DECODE | Next State: DE_WAIT | Done: 1 | Control Signal: '{load_upper_imm:'h0, uncond_branch:'h0, cond_branch:'h0, mem:'h0, alu_imm:'h1, alu_reg:'h0, iop:'h1, rs1_out:'h1, rs2_out:'h0, fcs_opcode:'h0, rs1:'h0, rs2:'h0, rd:'hc}
Time: 1200 | Cycle: 1 | Current State: DE_WAIT | Next State: DE_WAIT | Done: 1 | Control Signal: '{load_upper_imm:'h0, uncond_branch:'h0, cond_branch:'h0, mem:'h0, alu_imm:'h1, alu_reg:'h0, iop:'h1, rs1_out:'h1, rs2_out:'h0, fcs_opcode:'h0, rs1:'h0, rs2:'h0, rd:'hc}
Time: 1300 | Cycle: 2 | Current State: DE_WAIT | Next State: DE_WAIT | Done: 1 | Control Signal: '{load_upper_imm:'h0, uncond_branch:'h0, cond_branch:'h0, mem:'h0, alu_imm:'h1, alu_reg:'h0, iop:'h1, rs1_out:'h1, rs2_out:'h0, fcs_opcode:'h0, rs1:'h0, rs2:'h0, rd:'hc}
Time: 1400 | Cycle: 3 | Current State: DE_WAIT | Next State: DE_WAIT | Done: 1 | Control Signal: '{load_upper_imm:'h0, uncond_branch:'h0, cond_branch:'h0, mem:'h0, alu_imm:'h1, alu_reg:'h0, iop:'h1, rs1_out:'h1, rs2_out:'h0, fcs_opcode:'h0, rs1:'h0, rs2:'h0, rd:'hc}
Time: 1500 | Cycle: 4 | Current State: DE_WAIT | Next State: DE_WAIT | Done: 1 | Control Signal: '{load_upper_imm:'h0, uncond_branch:'h0, cond_branch:'h0, mem:'h0, alu_imm:'h1, alu_reg:'h0, iop:'h1, rs1_out:'h1, rs2_out:'h0, fcs_opcode:'h0, rs1:'h0, rs2:'h0, rd:'hc}
Testbench completed.
xmsim: *W,DVEXACC: some objects excluded from $dumpvars due to access restrictions, use +access+r on command line for access to all objects.
            File: ./decode_testbench.sv, line = 90, pos = 9
           Scope: decode_testbench
            Time: 150 NS + 0

Simulation stopped via $stop(1) at time 150 NS + 0
./decode_testbench.sv:91         $stop;
xcelium> ls
decode.f
decode_testbench.sv
instruction_decoder.sv
rapid_pkg.sv
sim.history
sim.log
xcelium.d
xrun.history
xrun.key
xrun.log
xcelium> tree
.
├── decode.f
├── decode_testbench.sv
├── instruction_decoder.sv
├── rapid_pkg.sv
├── sim.history
├── sim.log
├── xcelium.d
│   ├── history
│   ├── pakvst.ts
│   ├── run.d -> run.lnx86.23.09.d
│   ├── run.lnx86.23.09.d
│   │   ├── bind.lst.lnx86
│   │   ├── cds.lib
│   │   ├── cdsrun.lib
│   │   ├── files.ts
│   │   ├── hdlrun.var
│   │   ├── hdl.var
│   │   ├── net1580_92657b09-70bb-4504-9f89-8523bc85f78d_cdsrun.lib
│   │   ├── net1580_92657b09-70bb-4504-9f89-8523bc85f78d_hdlrun.var
│   │   ├── net1580_9744ed11-168e-40a6-8bec-21c1eb91af11
│   │   │   ├── xmsim.args
│   │   │   ├── xmsim.env
│   │   │   └── xrun.args
│   │   ├── net1580_9744ed11-168e-40a6-8bec-21c1eb91af11_cdsrun.lib
│   │   ├── net1580_9744ed11-168e-40a6-8bec-21c1eb91af11_hdlrun.var
│   │   ├── net1580_e762df1c-009c-4166-99da-9a5aeeb2df27_cdsrun.lib
│   │   ├── net1580_e762df1c-009c-4166-99da-9a5aeeb2df27_hdlrun.var
│   │   ├── net1580_f145e634-5575-4af1-a5e8-e093206e3b6b_cdsrun.lib
│   │   ├── net1580_f145e634-5575-4af1-a5e8-e093206e3b6b_hdlrun.var
│   │   ├── OVMHOME
│   │   ├── temp
│   │   ├── UVMHOME
│   │   ├── xllibs
│   │   ├── xmelab.args
│   │   ├── xmelab.env
│   │   ├── xmsim.args
│   │   ├── xmsim.env
│   │   ├── xmsim_restart.args
│   │   ├── xmsim_restart.env
│   │   ├── xmvlog.args
│   │   ├── xmvlog.env
│   │   ├── xmvlog.files
│   │   └── xrun.args
│   ├── worklib
│   │   ├── cdsinfo.tag
│   │   ├── packages_ts.d
│   │   │   └── I.worklib.rapid_pkg.G.sv.vlog.g.lnx86.075.vst
│   │   ├── pakvst.ts
│   │   └── xm.lnx86.075.pak
│   └── xcelium_bin_paths.log
├── xrun.history
├── xrun.key
└── xrun.log

8 directories, 45 files
xcelium> xrun -f decode.f \
>      -sv \
>      +incdir+/path/to/includes \
>      -define+DEBUG=1 \
>      -access +rwc \
>      -l sim.log \
>      -timescale 1ps/1ps \
>      -t 1ps \
>      -vpdfile simulation.vpd \
>  
xmsim: *E,TCLERR: TOOL:	xrun	23.09-s006: Started on Nov 18, 2024 at 15:41:43 EST
xrun: 23.09-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xrun: *SE,BDOPT: Unknown option -define+DEBUG=1.
xrun: *W,NOTRNT: The -t option is not supported in NC-Verilog.
xrun: *SE,BDOPT: Unknown option -vpdfile.
TOOL:	xrun	23.09-s006: Exiting on Nov 18, 2024 at 15:41:43 EST  (total: 00:00:00)
child process exited abnormally.
    while executing
"exec /home/net/cadence/installs/XCELIUM2309/tools.lnx86/bin/xrun -f decode.f -sv +incdir+/path/to/includes -define+DEBUG=1 -access +rwc -l sim.log -ti..."
    invoked from within
"xrun -f decode.f       -sv       +incdir+/path/to/includes       -define+DEBUG=1       -access +rwc       -l sim.log       -timescale 1ps/1ps       -t..."
xcelium> xrun -f decode.f \
>      -sv \
>      +define+DEBUG=1 \
>      -access +rwc \
>      -l sim.log \
>      -timescale 1ps/1ps \
>      -finish 1000ps
xmsim: *E,TCLERR: TOOL:	xrun	23.09-s006: Started on Nov 18, 2024 at 15:42:10 EST
xrun: 23.09-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xrun: *SE,BDOPT: Unknown option -finish.
TOOL:	xrun	23.09-s006: Exiting on Nov 18, 2024 at 15:42:10 EST  (total: 00:00:00)
child process exited abnormally.
    while executing
"exec /home/net/cadence/installs/XCELIUM2309/tools.lnx86/bin/xrun -f decode.f -sv +define+DEBUG=1 -access +rwc -l sim.log -timescale 1ps/1ps -finish 10..."
    invoked from within
"xrun -f decode.f       -sv       +define+DEBUG=1       -access +rwc       -l sim.log       -timescale 1ps/1ps       -finish 1000ps"
xcelium> xrun -f decode.f \
>      -sv \
>      +define+DEBUG=1 \
>      -access +rwc \
>      -l sim.log \
>      -timescale 1ps/1ps \
> 
> ^C
xcelium> xrun -f decode.f \
>      -sv \
>      +define+DEBUG=1 \
>      -access +rwc \
>      -l sim.log \
>      -timescale 1ps/1ps \
> ^C
xcelium> pwd
/home/net/ni581013/NG-ICDesign/Youssef/SystemVerilog/CadenceTB/Decoder
xcelium> ^C
xcelium> ^C
xcelium> exit
TOOL:	xrun	23.09-s006: Exiting on Nov 18, 2024 at 15:42:49 EST  (total: 00:02:36)
