// Seed: 2544978395
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input tri0 id_2,
    output supply0 id_3,
    input wor id_4
);
  logic [-1 : 1  -  1] id_6;
  ;
  assign id_6 = 'b0;
endmodule
module module_0 #(
    parameter id_1  = 32'd16,
    parameter id_12 = 32'd2,
    parameter id_18 = 32'd31,
    parameter id_3  = 32'd39
) (
    input wor id_0,
    input tri1 _id_1,
    output wand id_2,
    input wire _id_3,
    input tri1 id_4,
    input tri id_5,
    output supply1 id_6,
    output tri1 id_7,
    output wire id_8,
    input tri1 id_9,
    input uwire id_10,
    input wand id_11,
    output tri1 _id_12,
    output wand id_13,
    output wor id_14,
    input wire id_15,
    output tri1 id_16,
    input supply0 id_17,
    input tri0 _id_18,
    output supply0 id_19,
    output uwire id_20
);
  wire [id_1 : 1  !=  id_3] id_22;
  logic [id_12 : id_18] module_1;
  module_0 modCall_1 (
      id_4,
      id_19,
      id_4,
      id_20,
      id_15
  );
  assign modCall_1.id_2 = 0;
  assign id_14 = 1'b0;
  assign id_20 = id_18;
endmodule
