$date
	Fri Mar 29 21:31:00 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module D_ff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module d0 $end
$var wire 1 # D $end
$var wire 1 " clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
x!
$end
#10
0!
1"
#20
0"
0$
#30
1"
#40
0"
1#
#50
1!
1"
#60
0"
0#
#70
0!
1"
#80
0"
1#
#90
1!
1"
#100
0"
0#
#110
0!
1"
#120
0"
#130
1"
#140
0"
#150
1"
#160
0"
#170
1"
#180
0"
#190
1"
#200
0"
