// Seed: 32634673
module module_0;
  reg   id_0;
  logic id_1;
  always @(posedge id_0 != id_1 or negedge id_0 != 1) begin
    if (1) begin
      id_0 <= id_0;
    end
  end
  type_4(
      "", 1, 1
  );
endmodule
