// Seed: 571267547
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout tri1 id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_2 = 0;
  assign id_6 = -1;
  logic id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd99
) (
    input  tri0  id_0,
    output wor   id_1,
    output uwire _id_2,
    input  wire  id_3,
    input  tri   id_4,
    input  uwire id_5,
    input  tri   id_6
);
  logic [id_2  -  id_2 : -1] id_8;
  ;
  wor id_9;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_8,
      id_9,
      id_8,
      id_8
  );
  localparam id_10 = 1;
  wire id_11;
  assign id_9 = 1;
  wire id_12;
  assign id_9 = -1'd0;
endmodule
