#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Sat Apr  6 17:52:44 2019
# Process ID: 18404
# Current directory: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19044 H:\Jorge\UPM\master\1erCuatri\DES\Trabajo_filtroFIR\FILTRO-FIR---DES\FiltroFir\FiltroFir.xpr
# Log file: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/vivado.log
# Journal file: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.xpr
INFO: [Project 1-313] Project file moved from 'H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FiltroFir' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 834.930 ; gain = 118.328
update_compile_order -fileset sources_1
ipx::package_project -root_dir h:/jorge/upm/master/1ercuatri/des/trabajo_filtrofir/filtro-fir---des/filtrofir/filtrofir.srcs/sources_1/new -vendor xilinx.com -library user -taxonomy /UserIP -generated_files
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'i_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core h:/jorge/upm/master/1ercuatri/des/trabajo_filtrofir/filtro-fir---des/filtrofir/filtrofir.srcs/sources_1/new/component.xml
ipx::open_ipxact_file h:/jorge/upm/master/1ercuatri/des/trabajo_filtrofir/filtro-fir---des/filtrofir/filtrofir.srcs/sources_1/new/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'h:/jorge/upm/master/1ercuatri/des/trabajo_filtrofir/filtro-fir---des/filtrofir/filtrofir.srcs/sources_1/new/component.xml' ignored by IP packager.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  h:/jorge/upm/master/1ercuatri/des/trabajo_filtrofir/filtro-fir---des/filtrofir/filtrofir.srcs/sources_1/new [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/jorge/upm/master/1ercuatri/des/trabajo_filtrofir/filtro-fir---des/filtrofir/filtrofir.srcs/sources_1/new'.
file mkdir H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sim_1/new/TestBench.vhd w ]
add_files -fileset sim_1 H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sim_1/new/TestBench.vhd
update_compile_order -fileset sim_1
ipx::unload_core h:/jorge/upm/master/1ercuatri/des/trabajo_filtrofir/filtro-fir---des/filtrofir/filtrofir.srcs/sources_1/new/component.xml
create_ip -name Filtro_FIR_4in -vendor xilinx.com -library user -version 1.0 -module_name Filtro_FIR_4in_0 -dir h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/ip
generate_target {instantiation_template} [get_files h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/ip/Filtro_FIR_4in_0/Filtro_FIR_4in_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Filtro_FIR_4in_0'...
generate_target all [get_files  h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/ip/Filtro_FIR_4in_0/Filtro_FIR_4in_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Filtro_FIR_4in_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Filtro_FIR_4in_0'...
catch { config_ip_cache -export [get_ips -all Filtro_FIR_4in_0] }
export_ip_user_files -of_objects [get_files h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/ip/Filtro_FIR_4in_0/Filtro_FIR_4in_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/ip/Filtro_FIR_4in_0/Filtro_FIR_4in_0.xci]
launch_runs -jobs 4 Filtro_FIR_4in_0_synth_1
[Sat Apr  6 17:59:44 2019] Launched Filtro_FIR_4in_0_synth_1...
Run output will be captured here: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/Filtro_FIR_4in_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'Filtro_FIR_4in_0'... please wait for 'Filtro_FIR_4in_0_synth_1' run to finish...
wait_on_run Filtro_FIR_4in_0_synth_1
[Sat Apr  6 17:59:44 2019] Waiting for Filtro_FIR_4in_0_synth_1 to finish...
[Sat Apr  6 17:59:49 2019] Waiting for Filtro_FIR_4in_0_synth_1 to finish...
[Sat Apr  6 17:59:54 2019] Waiting for Filtro_FIR_4in_0_synth_1 to finish...
[Sat Apr  6 17:59:59 2019] Waiting for Filtro_FIR_4in_0_synth_1 to finish...
[Sat Apr  6 18:00:09 2019] Waiting for Filtro_FIR_4in_0_synth_1 to finish...
[Sat Apr  6 18:00:19 2019] Waiting for Filtro_FIR_4in_0_synth_1 to finish...
[Sat Apr  6 18:00:29 2019] Waiting for Filtro_FIR_4in_0_synth_1 to finish...
[Sat Apr  6 18:00:40 2019] Waiting for Filtro_FIR_4in_0_synth_1 to finish...

*** Running vivado
    with args -log Filtro_FIR_4in_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Filtro_FIR_4in_0.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Filtro_FIR_4in_0.tcl -notrace
Command: synth_design -top Filtro_FIR_4in_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18396 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 448.645 ; gain = 91.719
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Filtro_FIR_4in_0' [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/ip/Filtro_FIR_4in_0/synth/Filtro_FIR_4in_0.vhd:69]
INFO: [Synth 8-3491] module 'Filtro_FIR_4in' declared at 'h:/Jorge/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/new/Codigo.vhd:25' bound to instance 'U0' of component 'Filtro_FIR_4in' [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/ip/Filtro_FIR_4in_0/synth/Filtro_FIR_4in_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'Filtro_FIR_4in' [h:/Jorge/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/new/Codigo.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Filtro_FIR_4in' (1#1) [h:/Jorge/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/new/Codigo.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Filtro_FIR_4in_0' (2#1) [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/ip/Filtro_FIR_4in_0/synth/Filtro_FIR_4in_0.vhd:69]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 503.492 ; gain = 146.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 503.492 ; gain = 146.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 503.492 ; gain = 146.566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 503.492 ; gain = 146.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Filtro_FIR_4in 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3332] Sequential element (U0/r_add_st1_reg[7]) is unused and will be removed from module Filtro_FIR_4in_0.
INFO: [Synth 8-3332] Sequential element (U0/r_add_st1_reg[6]) is unused and will be removed from module Filtro_FIR_4in_0.
INFO: [Synth 8-3332] Sequential element (U0/r_add_st1_reg[5]) is unused and will be removed from module Filtro_FIR_4in_0.
INFO: [Synth 8-3332] Sequential element (U0/r_add_st1_reg[4]) is unused and will be removed from module Filtro_FIR_4in_0.
INFO: [Synth 8-3332] Sequential element (U0/r_add_st1_reg[3]) is unused and will be removed from module Filtro_FIR_4in_0.
INFO: [Synth 8-3332] Sequential element (U0/r_add_st1_reg[2]) is unused and will be removed from module Filtro_FIR_4in_0.
INFO: [Synth 8-3332] Sequential element (U0/r_add_st1_reg[1]) is unused and will be removed from module Filtro_FIR_4in_0.
INFO: [Synth 8-3332] Sequential element (U0/r_add_st1_reg[0]) is unused and will be removed from module Filtro_FIR_4in_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 660.035 ; gain = 303.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 660.035 ; gain = 303.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 663.734 ; gain = 306.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 663.734 ; gain = 306.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 663.734 ; gain = 306.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 663.734 ; gain = 306.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 663.734 ; gain = 306.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 663.734 ; gain = 306.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 663.734 ; gain = 306.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    67|
|2     |LUT1   |     4|
|3     |LUT2   |   145|
|4     |LUT3   |    24|
|5     |LUT4   |   100|
|6     |LUT5   |    24|
|7     |LUT6   |   104|
|8     |FDCE   |   182|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   650|
|2     |  U0     |Filtro_FIR_4in |   650|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 663.734 ; gain = 306.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 663.734 ; gain = 306.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 663.734 ; gain = 306.809
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 775.840 ; gain = 430.383
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/Filtro_FIR_4in_0_synth_1/Filtro_FIR_4in_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1280.883 ; gain = 505.043
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/ip/Filtro_FIR_4in_0/Filtro_FIR_4in_0.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/Filtro_FIR_4in_0_synth_1/Filtro_FIR_4in_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Filtro_FIR_4in_0_utilization_synth.rpt -pb Filtro_FIR_4in_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1284.898 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr  6 18:00:34 2019...
[Sat Apr  6 18:00:40 2019] Filtro_FIR_4in_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:55 . Memory (MB): peak = 919.234 ; gain = 0.000
export_simulation -of_objects [get_files h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/ip/Filtro_FIR_4in_0/Filtro_FIR_4in_0.xci] -directory H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.ip_user_files/sim_scripts -ip_user_files_dir H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.ip_user_files -ipstatic_source_dir H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.cache/compile_simlib/modelsim} {questa=H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.cache/compile_simlib/questa} {riviera=H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.cache/compile_simlib/riviera} {activehdl=H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_bd_design "design_1"
Wrote  : <H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Filtro_FIR_4in:1.0 Filtro_FIR_4in_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
delete_bd_objs [get_bd_cells Filtro_FIR_4in_0]
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Enable" Slave "Enable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:trigger -config {ila_conn "Auto" }  [get_bd_intf_pins processing_system7_0/TRIGGER_IN_0]
INFO: [Device 21-403] Loading part xc7z020clg400-1
create_bd_cell: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1257.059 ; gain = 263.594
apply_bd_automation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1257.473 ; gain = 264.008
apply_bd_automation -rule xilinx.com:bd_rule:trigger -config {ila_conn "Auto" }  [get_bd_intf_pins processing_system7_0/TRIGGER_OUT_0]
endgroup
save_bd_design
Wrote  : <H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  6 18:02:31 2019...
