{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744764368057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744764368058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 15 18:46:07 2025 " "Processing started: Tue Apr 15 18:46:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744764368058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764368058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764368058 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744764368404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744764368405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "winner_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file winner_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 winner_detection " "Found entity 1: winner_detection" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/winner_detection.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764373497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764373497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/videoGen.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764373498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764373498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/vgaController.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764373500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764373500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tic_tac_toe_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_tic_tac_toe_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tic_tac_toe_fsm_tb " "Found entity 1: tic_tac_toe_fsm_tb" {  } { { "toplevel_tic_tac_toe_tb.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/toplevel_tic_tac_toe_tb.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764373501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764373501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_connect4.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_connect4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_connect4 " "Found entity 1: toplevel_connect4" {  } { { "toplevel_connect4.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/toplevel_connect4.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764373502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764373502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/Timer.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764373504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764373504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startscreen.sv 1 1 " "Found 1 design units, including 1 entities, in source file startscreen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 startScreen " "Found entity 1: startScreen" {  } { { "startScreen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/startScreen.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764373505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764373505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START SPI_main.sv(9) " "Verilog HDL Declaration information at SPI_main.sv(9): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "SPI_main.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/SPI_main.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744764373506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_main " "Found entity 1: SPI_main" {  } { { "SPI_main.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/SPI_main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764373506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764373506 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random_selector.sv(19) " "Verilog HDL information at random_selector.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "random_selector.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/random_selector.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744764373507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_selector " "Found entity 1: random_selector" {  } { { "random_selector.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/random_selector.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764373508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764373508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/pll.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764373509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764373509 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "matrixTableroControl.sv(42) " "Verilog HDL information at matrixTableroControl.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "matrixTableroControl.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/matrixTableroControl.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744764373510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixtablerocontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrixtablerocontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrixTableroControl " "Found entity 1: matrixTableroControl" {  } { { "matrixTableroControl.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/matrixTableroControl.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764373510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764373510 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "matrixTablero.sv(24) " "Verilog HDL information at matrixTablero.sv(24): always construct contains both blocking and non-blocking assignments" {  } { { "matrixTablero.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/matrixTablero.sv" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744764373511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixtablero.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrixtablero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrixTablero " "Found entity 1: matrixTablero" {  } { { "matrixTablero.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/matrixTablero.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764373512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764373512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameoverscreen.sv 1 1 " "Found 1 design units, including 1 entities, in source file gameoverscreen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameOverScreen " "Found entity 1: gameOverScreen" {  } { { "gameOverScreen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/gameOverScreen.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764373513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764373513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Timer " "Found entity 1: Full_Timer" {  } { { "Full_Timer.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/Full_Timer.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764373514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764373514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "game_over GAME_OVER connect4_fsm.sv(18) " "Verilog HDL Declaration information at connect4_fsm.sv(18): object \"game_over\" differs only in case from object \"GAME_OVER\" in the same scope" {  } { { "connect4_fsm.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/connect4_fsm.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744764373515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connect4_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file connect4_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 connect4_fsm " "Found entity 1: connect4_fsm" {  } { { "connect4_fsm.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/connect4_fsm.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764373515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764373515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debonce.sv 3 3 " "Found 3 design units, including 3 entities, in source file button_debonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Button_debounce " "Found entity 1: Button_debounce" {  } { { "Button_debonce.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/Button_debonce.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764373517 ""} { "Info" "ISGN_ENTITY_NAME" "2 Slow_Clock_Enable " "Found entity 2: Slow_Clock_Enable" {  } { { "Button_debonce.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/Button_debonce.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764373517 ""} { "Info" "ISGN_ENTITY_NAME" "3 D_FF_with_Enable " "Found entity 3: D_FF_with_Enable" {  } { { "Button_debonce.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/Button_debonce.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764373517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764373517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_visualizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_visualizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Visualizer " "Found entity 1: BCD_Visualizer" {  } { { "BCD_Visualizer.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/BCD_Visualizer.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764373518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764373518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_interface " "Found entity 1: arduino_interface" {  } { { "arduino_interface.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/arduino_interface.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764373519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764373519 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel_connect4 " "Elaborating entity \"toplevel_connect4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744764373567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll\"" {  } { { "toplevel_connect4.sv" "vgapll" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/toplevel_connect4.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744764373569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "toplevel_connect4.sv" "vgaCont" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/toplevel_connect4.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744764373570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "connect4_fsm connect4_fsm:fsm " "Elaborating entity \"connect4_fsm\" for hierarchy \"connect4_fsm:fsm\"" {  } { { "toplevel_connect4.sv" "fsm" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/toplevel_connect4.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744764373571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixTableroControl matrixTableroControl:matrixCtrl " "Elaborating entity \"matrixTableroControl\" for hierarchy \"matrixTableroControl:matrixCtrl\"" {  } { { "toplevel_connect4.sv" "matrixCtrl" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/toplevel_connect4.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744764373572 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "84 42 matrixTableroControl.sv(44) " "Verilog HDL assignment warning at matrixTableroControl.sv(44): truncated value with size 84 to match size of target (42)" {  } { { "matrixTableroControl.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/matrixTableroControl.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373577 "|toplevel_connect4|matrixTableroControl:matrixCtrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "84 42 matrixTableroControl.sv(53) " "Verilog HDL assignment warning at matrixTableroControl.sv(53): truncated value with size 84 to match size of target (42)" {  } { { "matrixTableroControl.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/matrixTableroControl.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373578 "|toplevel_connect4|matrixTableroControl:matrixCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixTablero matrixTablero:matrixReg " "Elaborating entity \"matrixTablero\" for hierarchy \"matrixTablero:matrixReg\"" {  } { { "toplevel_connect4.sv" "matrixReg" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/toplevel_connect4.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744764373590 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 arduino_interface.sv(112) " "Verilog HDL assignment warning at arduino_interface.sv(112): truncated value with size 32 to match size of target (3)" {  } { { "arduino_interface.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/arduino_interface.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373592 "|toplevel_connect4|matrixTablero:matrixReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "winner_detection winner_detection:winnerDetect " "Elaborating entity \"winner_detection\" for hierarchy \"winner_detection:winnerDetect\"" {  } { { "toplevel_connect4.sv" "winnerDetect" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/toplevel_connect4.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744764373593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 winner_detection.sv(47) " "Verilog HDL assignment warning at winner_detection.sv(47): truncated value with size 32 to match size of target (1)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/winner_detection.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373596 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "140 24 winner_detection.sv(48) " "Verilog HDL assignment warning at winner_detection.sv(48): truncated value with size 140 to match size of target (24)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/winner_detection.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373596 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 winner_detection.sv(64) " "Verilog HDL assignment warning at winner_detection.sv(64): truncated value with size 32 to match size of target (1)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/winner_detection.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373596 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "140 24 winner_detection.sv(65) " "Verilog HDL assignment warning at winner_detection.sv(65): truncated value with size 140 to match size of target (24)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/winner_detection.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373596 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 winner_detection.sv(81) " "Verilog HDL assignment warning at winner_detection.sv(81): truncated value with size 32 to match size of target (1)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/winner_detection.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373596 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "140 24 winner_detection.sv(82) " "Verilog HDL assignment warning at winner_detection.sv(82): truncated value with size 140 to match size of target (24)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/winner_detection.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373596 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 winner_detection.sv(98) " "Verilog HDL assignment warning at winner_detection.sv(98): truncated value with size 32 to match size of target (1)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/winner_detection.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373596 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "140 24 winner_detection.sv(99) " "Verilog HDL assignment warning at winner_detection.sv(99): truncated value with size 140 to match size of target (24)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/winner_detection.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373596 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Timer Full_Timer:timer " "Elaborating entity \"Full_Timer\" for hierarchy \"Full_Timer:timer\"" {  } { { "toplevel_connect4.sv" "timer" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/toplevel_connect4.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744764373597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Full_Timer.sv(27) " "Verilog HDL assignment warning at Full_Timer.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "Full_Timer.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/Full_Timer.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373598 "|toplevel_connect4|Full_Timer:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Full_Timer.sv(31) " "Verilog HDL assignment warning at Full_Timer.sv(31): truncated value with size 32 to match size of target (27)" {  } { { "Full_Timer.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/Full_Timer.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373598 "|toplevel_connect4|Full_Timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Visualizer BCD_Visualizer:segDisplay " "Elaborating entity \"BCD_Visualizer\" for hierarchy \"BCD_Visualizer:segDisplay\"" {  } { { "toplevel_connect4.sv" "segDisplay" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/toplevel_connect4.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744764373598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_interface arduino_interface:arduino " "Elaborating entity \"arduino_interface\" for hierarchy \"arduino_interface:arduino\"" {  } { { "toplevel_connect4.sv" "arduino" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/toplevel_connect4.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744764373599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 arduino_interface.sv(49) " "Verilog HDL assignment warning at arduino_interface.sv(49): truncated value with size 32 to match size of target (16)" {  } { { "arduino_interface.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/arduino_interface.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373600 "|toplevel_connect4|arduino_interface:arduino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 arduino_interface.sv(60) " "Verilog HDL assignment warning at arduino_interface.sv(60): truncated value with size 32 to match size of target (16)" {  } { { "arduino_interface.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/arduino_interface.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373600 "|toplevel_connect4|arduino_interface:arduino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 arduino_interface.sv(82) " "Verilog HDL assignment warning at arduino_interface.sv(82): truncated value with size 32 to match size of target (4)" {  } { { "arduino_interface.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/arduino_interface.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373600 "|toplevel_connect4|arduino_interface:arduino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 arduino_interface.sv(92) " "Verilog HDL assignment warning at arduino_interface.sv(92): truncated value with size 8 to match size of target (3)" {  } { { "arduino_interface.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/arduino_interface.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373600 "|toplevel_connect4|arduino_interface:arduino"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_selector random_selector:randomSel " "Elaborating entity \"random_selector\" for hierarchy \"random_selector:randomSel\"" {  } { { "toplevel_connect4.sv" "randomSel" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/toplevel_connect4.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744764373600 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random_selector.sv(33) " "Verilog HDL assignment warning at random_selector.sv(33): truncated value with size 32 to match size of target (3)" {  } { { "random_selector.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/random_selector.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373601 "|toplevel_connect4|random_selector:randomSel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:vgaGen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:vgaGen\"" {  } { { "toplevel_connect4.sv" "vgaGen" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/toplevel_connect4.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744764373601 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 videoGen.sv(20) " "Verilog HDL assignment warning at videoGen.sv(20): truncated value with size 32 to match size of target (11)" {  } { { "videoGen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/videoGen.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373602 "|toplevel_connect4|videoGen:vgaGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 videoGen.sv(21) " "Verilog HDL assignment warning at videoGen.sv(21): truncated value with size 32 to match size of target (11)" {  } { { "videoGen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/videoGen.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373602 "|toplevel_connect4|videoGen:vgaGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 3 videoGen.sv(36) " "Verilog HDL assignment warning at videoGen.sv(36): truncated value with size 11 to match size of target (3)" {  } { { "videoGen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/videoGen.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373602 "|toplevel_connect4|videoGen:vgaGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 3 videoGen.sv(38) " "Verilog HDL assignment warning at videoGen.sv(38): truncated value with size 11 to match size of target (3)" {  } { { "videoGen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/videoGen.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744764373602 "|toplevel_connect4|videoGen:vgaGen"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "videoGen:vgaGen\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"videoGen:vgaGen\|Div1\"" {  } { { "videoGen.sv" "Div1" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/videoGen.sv" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744764374203 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "videoGen:vgaGen\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"videoGen:vgaGen\|Div0\"" {  } { { "videoGen.sv" "Div0" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/videoGen.sv" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744764374203 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "random_selector:randomSel\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"random_selector:randomSel\|Mod1\"" {  } { { "random_selector.sv" "Mod1" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/random_selector.sv" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744764374203 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "random_selector:randomSel\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"random_selector:randomSel\|Mod0\"" {  } { { "random_selector.sv" "Mod0" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/random_selector.sv" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744764374203 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "random_selector:randomSel\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"random_selector:randomSel\|Mod2\"" {  } { { "random_selector.sv" "Mod2" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/random_selector.sv" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744764374203 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "random_selector:randomSel\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"random_selector:randomSel\|Mod4\"" {  } { { "random_selector.sv" "Mod4" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/random_selector.sv" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744764374203 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "random_selector:randomSel\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"random_selector:randomSel\|Mod3\"" {  } { { "random_selector.sv" "Mod3" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/random_selector.sv" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744764374203 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "random_selector:randomSel\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"random_selector:randomSel\|Mod6\"" {  } { { "random_selector.sv" "Mod6" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/random_selector.sv" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744764374203 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "random_selector:randomSel\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"random_selector:randomSel\|Mod5\"" {  } { { "random_selector.sv" "Mod5" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/random_selector.sv" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744764374203 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1744764374203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:vgaGen\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"videoGen:vgaGen\|lpm_divide:Div1\"" {  } { { "videoGen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/videoGen.sv" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744764374237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:vgaGen\|lpm_divide:Div1 " "Instantiated megafunction \"videoGen:vgaGen\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744764374237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744764374237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744764374237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744764374237 ""}  } { { "videoGen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/videoGen.sv" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744764374237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764374276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764374276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764374290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764374290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764374306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764374306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "random_selector:randomSel\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"random_selector:randomSel\|lpm_divide:Mod1\"" {  } { { "random_selector.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/random_selector.sv" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744764374317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "random_selector:randomSel\|lpm_divide:Mod1 " "Instantiated megafunction \"random_selector:randomSel\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744764374317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744764374317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744764374317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744764374317 ""}  } { { "random_selector.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/random_selector.sv" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744764374317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_32m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_32m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_32m " "Found entity 1: lpm_divide_32m" {  } { { "db/lpm_divide_32m.tdf" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/db/lpm_divide_32m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764374352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764374352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6kh " "Found entity 1: sign_div_unsign_6kh" {  } { { "db/sign_div_unsign_6kh.tdf" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/db/sign_div_unsign_6kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764374363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764374363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ise.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ise.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ise " "Found entity 1: alt_u_div_ise" {  } { { "db/alt_u_div_ise.tdf" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/db/alt_u_div_ise.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764374374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764374374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "random_selector:randomSel\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"random_selector:randomSel\|lpm_divide:Mod0\"" {  } { { "random_selector.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/random_selector.sv" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744764374380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "random_selector:randomSel\|lpm_divide:Mod0 " "Instantiated megafunction \"random_selector:randomSel\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744764374380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744764374380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744764374380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744764374380 ""}  } { { "random_selector.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/random_selector.sv" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744764374380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_22m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_22m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_22m " "Found entity 1: lpm_divide_22m" {  } { { "db/lpm_divide_22m.tdf" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/db/lpm_divide_22m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764374418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764374418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5kh " "Found entity 1: sign_div_unsign_5kh" {  } { { "db/sign_div_unsign_5kh.tdf" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/db/sign_div_unsign_5kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764374430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764374430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gse " "Found entity 1: alt_u_div_gse" {  } { { "db/alt_u_div_gse.tdf" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/db/alt_u_div_gse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744764374441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764374441 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1744764374566 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744764374906 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "connect4_fsm:fsm\|current_state\[1\] Low " "Register connect4_fsm:fsm\|current_state\[1\] will power up to Low" {  } { { "connect4_fsm.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/connect4_fsm.sv" 48 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1744764375008 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1744764375008 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744764375293 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/output_files/VGA.map.smsg " "Generated suppressed messages file E:/Maquinas Virtuales/Carpeta Compartida/Laboratorio_3/VGA/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764375327 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744764375423 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744764375423 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "776 " "Implemented 776 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744764375502 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744764375502 ""} { "Info" "ICUT_CUT_TM_LCELLS" "722 " "Implemented 722 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744764375502 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1744764375502 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744764375502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744764375520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 15 18:46:15 2025 " "Processing ended: Tue Apr 15 18:46:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744764375520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744764375520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744764375520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744764375520 ""}
