<p>DRAM model latency: Read 100 cycles, Write 20 cycles</p><p>Showing expected latency (Local latency is same with Nxp configuration latency).</p><p><strong>Empty pipe latency, cache miss case</strong></p><p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16165802/image2022-1-11_20-4-26.png?api=v2"></span></p><p><br/></p><p>The below shows examples showing paths between caiu0 to dmi0/dmi1/dmi2.</p><p><strong>Forward path:</strong></p><p>Ndn1: Caiu0 -&gt; Dce0</p><p>['caiu0', 'dce0', 'ndn1', 4, ['caiu0_sk_0', 'ndn1_R0C0_Switch62', 'ndn1_R0C0_Switch25', 'ncc_dce0']]</p><p>Ndn1: Caiu0 -&gt; Dce1</p><p>['caiu0', 'dce1', 'ndn1', 8, ['caiu0_sk_0', 'ndn1_R0C0_Switch62', 'ndn1_R0C0_Switch0', 'ndn1_Link34_pipe_adapter_0', 'ndn1_R0C1_Switch40', 'ndn1_R0C1_Switch2', 'ndn1_Link36_pipe_adapter_0', 'ndn1_R0C2_Switch42', 'ndn1_R0C2_Switch28', 'ncc_dce1']</p><p>Ndn1: Caiu0 -&gt; Dce2</p><p>['caiu0', 'dce2', 'ndn1', 8, ['caiu0_sk_0', 'ndn1_R0C0_Switch62', 'ndn1_R0C0_Switch1', 'ndn1_Link40_pipe_adapter_0', 'ndn1_R1C0_Switch41', 'ndn1_R1C0_Switch8', 'ndn1_Link42_pipe_adapter_0', 'ndn1_R2C0_Switch49', 'ndn1_R2C0_Switch35', 'ncc_dce2']]</p><p><br/></p><p><strong>Backward path</strong></p><p>Dn: Dmi0 -&gt; Caiu0</p><p>['dmi0', 'caiu0', 'dn', 4, ['dmi0_sk_0', 'dn_R0C0_Switch248', 'dn_R0C0_Switch212', 'caiu0_sk_0']]</p><p>Dn: Dmi1 -&gt; Caiu0</p><p>['dmi1', 'caiu0', 'dn', 7, ['dmi1_sk_0', 'dn_R0C2_Switch250', 'dn_R0C1_Switch231', 'dn_R0C1_Switch195', 'dn_Link511_pipe_adapter_0', 'dn_R0C0_Switch229', 'dn_R0C0_Switch212', 'caiu0_sk_0']]</p><p>Dn: Dmi2 -&gt; Caiu0</p><p>['dmi2', 'caiu0', 'dn', 8, ['dmi2_sk_0', 'dn_R2C0_Switch255', 'dn_R2C0_Switch206', 'dn_Link561_pipe_adapter_0', 'dn_R1C0_Switch240', 'dn_R1C0_Switch198', 'dn_Link521_pipe_adapter_0', 'dn_R0C0_Switch234', 'dn_R0C0_Switch212', 'caiu0_sk_0']]</p><p><br/></p><p><br/></p>