Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/ --output-directory=D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/qsys/ --report-file=bsf:D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/qsys.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/qsys.qsys
Progress: Loading qsys/qsys.qsys
Progress: Reading input file
Progress: Adding clk_50m [clock_source 13.1]
Progress: Parameterizing module clk_50m
Progress: Adding pll [altpll 13.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding nios2cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2cpu
Progress: Adding apb [altera_avalon_mm_bridge 13.1]
Progress: Parameterizing module apb
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_timer [altera_avalon_timer 13.1]
Progress: Parameterizing module sys_timer
Progress: Adding floor_timer [altera_avalon_timer 13.1]
Progress: Parameterizing module floor_timer
Progress: Adding seg7_timer [altera_avalon_timer 13.1]
Progress: Parameterizing module seg7_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/ --output-directory=D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/qsys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/qsys.html --report-file=sopcinfo:D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/qsys.sopcinfo --report-file=cmp:D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/qsys.cmp --report-file=qip:D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.qip --report-file=svd --report-file=regmap:D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.regmap --report-file=debuginfo:D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.debuginfo --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/qsys.qsys --language=VERILOG
Progress: Loading qsys/qsys.qsys
Progress: Reading input file
Progress: Adding clk_50m [clock_source 13.1]
Progress: Parameterizing module clk_50m
Progress: Adding pll [altpll 13.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding nios2cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2cpu
Progress: Adding apb [altera_avalon_mm_bridge 13.1]
Progress: Parameterizing module apb
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_timer [altera_avalon_timer 13.1]
Progress: Parameterizing module sys_timer
Progress: Adding floor_timer [altera_avalon_timer 13.1]
Progress: Parameterizing module floor_timer
Progress: Adding seg7_timer [altera_avalon_timer 13.1]
Progress: Parameterizing module seg7_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys: Generating qsys "qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 9 modules, 38 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 5 modules, 18 connections
Info: merlin_translator_transform: After transform: 11 modules, 41 connections
Info: merlin_domain_transform: After transform: 24 modules, 116 connections
Info: merlin_router_transform: After transform: 30 modules, 139 connections
Info: merlin_burst_transform: After transform: 31 modules, 143 connections
Info: merlin_network_to_switch_transform: After transform: 42 modules, 174 connections
Info: merlin_width_transform: After transform: 44 modules, 182 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src3 and cmd_xbar_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux_001.sink3
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 46 modules, 194 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 50 modules, 245 connections
Info: merlin_hierarchy_transform: After transform: 10 modules, 42 connections
Info: merlin_initial_interconnect_transform: After transform: 8 modules, 19 connections
Info: merlin_translator_transform: After transform: 13 modules, 39 connections
Info: merlin_domain_transform: After transform: 27 modules, 120 connections
Info: merlin_router_transform: After transform: 32 modules, 140 connections
Info: merlin_traffic_limiter_transform: After transform: 33 modules, 145 connections
Info: merlin_network_to_switch_transform: After transform: 42 modules, 168 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux.src0 and cmd_xbar_mux.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux.src1 and cmd_xbar_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux.src2 and cmd_xbar_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux.src3 and cmd_xbar_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux.src0 and rsp_xbar_mux.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_001.src0 and rsp_xbar_mux.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_002.src0 and rsp_xbar_mux.sink2
Info: Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux.sink3
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 50 modules, 224 connections
Info: limiter_update_transform: After transform: 50 modules, 225 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 54 modules, 284 connections
Info: merlin_hierarchy_transform: After transform: 11 modules, 49 connections
Info: merlin_mm_transform: After transform: 11 modules, 49 connections
Info: merlin_interrupt_mapper_transform: After transform: 12 modules, 53 connections
Info: merlin_interrupt_sync_transform: After transform: 16 modules, 81 connections
Info: reset_adaptation_transform: After transform: 20 modules, 80 connections
Info: pll: "qsys" instantiated altpll "pll"
Info: sdram: Starting RTL generation for module 'qsys_sdram'
Info: sdram:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram --dir=C:/Users/iansu/AppData/Local/Temp/alt9708_3985911689691209067.dir/0003_sdram_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/iansu/AppData/Local/Temp/alt9708_3985911689691209067.dir/0003_sdram_gen//qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'qsys_sdram'
Info: sdram: "qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info: nios2cpu: Starting RTL generation for module 'qsys_nios2cpu'
Info: nios2cpu:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=qsys_nios2cpu --dir=C:/Users/iansu/AppData/Local/Temp/alt9708_3985911689691209067.dir/0004_nios2cpu_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/iansu/AppData/Local/Temp/alt9708_3985911689691209067.dir/0004_nios2cpu_gen//qsys_nios2cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2cpu: # 2023.12.18 02:35:21 (*) Starting Nios II generation
Info: nios2cpu: # 2023.12.18 02:35:22 (*)   Checking for plaintext license.
Info: nios2cpu: # 2023.12.18 02:35:23 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2cpu: # 2023.12.18 02:35:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2cpu: # 2023.12.18 02:35:23 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2cpu: # 2023.12.18 02:35:23 (*)   Plaintext license not found.
Info: nios2cpu: # 2023.12.18 02:35:23 (*)   No license required to generate encrypted Nios II/e.
Info: nios2cpu: # 2023.12.18 02:35:23 (*)   Elaborating CPU configuration settings
Info: nios2cpu: # 2023.12.18 02:35:23 (*)   Creating all objects for CPU
Info: nios2cpu: # 2023.12.18 02:35:24 (*)   Generating RTL from CPU objects
Info: nios2cpu: # 2023.12.18 02:35:24 (*)   Creating plain-text RTL
Info: nios2cpu: # 2023.12.18 02:35:25 (*) Done Nios II generation
Info: nios2cpu: Done RTL generation for module 'qsys_nios2cpu'
Info: nios2cpu: "qsys" instantiated altera_nios2_qsys "nios2cpu"
Info: apb: "qsys" instantiated altera_avalon_mm_bridge "apb"
Info: jtag_uart: Starting RTL generation for module 'qsys_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag_uart --dir=C:/Users/iansu/AppData/Local/Temp/alt9708_3985911689691209067.dir/0005_jtag_uart_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/iansu/AppData/Local/Temp/alt9708_3985911689691209067.dir/0005_jtag_uart_gen//qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'qsys_jtag_uart'
Info: jtag_uart: "qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sys_timer: Starting RTL generation for module 'qsys_sys_timer'
Info: sys_timer:   Generation command is [exec C:/altera/13.1/quartus/bin//perl/bin/perl.exe -I C:/altera/13.1/quartus/bin//perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_sys_timer --dir=C:/Users/iansu/AppData/Local/Temp/alt9708_3985911689691209067.dir/0006_sys_timer_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/iansu/AppData/Local/Temp/alt9708_3985911689691209067.dir/0006_sys_timer_gen//qsys_sys_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_timer: Done RTL generation for module 'qsys_sys_timer'
Info: sys_timer: "qsys" instantiated altera_avalon_timer "sys_timer"
Info: pipeline_bridge_swap_transform: After transform: 45 modules, 145 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 45 modules, 145 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 45 modules, 145 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 45 modules, 145 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 45 modules, 145 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 45 modules, 145 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 45 modules, 145 connections
Info: mm_interconnect_0: "qsys" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: pipeline_bridge_swap_transform: After transform: 46 modules, 157 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 46 modules, 157 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 46 modules, 157 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 46 modules, 157 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 46 modules, 157 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 46 modules, 157 connections
Info: mm_interconnect_1: "qsys" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_1"
Info: irq_mapper: "qsys" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "qsys" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "qsys" instantiated altera_reset_controller "rst_controller"
Info: nios2cpu_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2cpu_instruction_master_translator"
Info: nios2cpu_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2cpu_jtag_debug_module_translator"
Info: nios2cpu_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info: id_router_003: "mm_interconnect_0" instantiated altera_merlin_router "id_router_003"
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info: Reusing file D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: addr_router: "mm_interconnect_1" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_1" instantiated altera_merlin_router "id_router"
Info: limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/Work/TKU/2U/robot_experiment/final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: qsys: Done "qsys" with 40 modules, 57 files, 1312637 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
