Time-stamp: <2017-01-12 03:51:35 hamada>

# MIPS: Microprocessor without Interlocked Pipeline Stages

MIPS is a RISC instruction set architecture developed by MIPS Technologies.

