
---------- Begin Simulation Statistics ----------
host_inst_rate                                 164855                       # Simulator instruction rate (inst/s)
host_mem_usage                                 336980                       # Number of bytes of host memory used
host_seconds                                   121.32                       # Real time elapsed on the host
host_tick_rate                              570661949                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.069232                       # Number of seconds simulated
sim_ticks                                 69231927000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5609070                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 21081.001044                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 18005.532486                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2084029                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    74311393000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.628454                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              3525041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              4020                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  63397858000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.627737                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         3521021                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses            293301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 54119.308415                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 53597.928630                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                285636                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     414824499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.026134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                7665                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             2789                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    261343500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.016625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           4876                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs         9500                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 50689.873418                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   0.672531                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             474                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         9500                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     24027000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             5902371                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 21152.685080                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 18054.753585                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2369665                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     74726217499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.598523                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3532706                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               6809                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  63659201500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.597370                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3525897                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.616691                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            631.491859                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            5902371                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 21152.685080                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 18054.753585                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2369665                       # number of overall hits
system.cpu.dcache.overall_miss_latency    74726217499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.598523                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3532706                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              6809                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  63659201500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.597370                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3525897                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                3524219                       # number of replacements
system.cpu.dcache.sampled_refs                3525069                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                631.491859                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2370718                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     4506                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13498665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 33042.557012                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 29353.573504                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13493096                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      184014000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000413                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                 5569                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits               405                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    151552500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses            5163                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                2612.915569                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13498665                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 33042.557012                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 29353.573504                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13493096                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       184014000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000413                       # miss rate for demand accesses
system.cpu.icache.demand_misses                  5569                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                405                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    151552500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000382                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses             5163                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.364841                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            186.798510                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13498665                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 33042.557012                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 29353.573504                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13493096                       # number of overall hits
system.cpu.icache.overall_miss_latency      184014000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000413                       # miss rate for overall accesses
system.cpu.icache.overall_misses                 5569                       # number of overall misses
system.cpu.icache.overall_mshr_hits               405                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    151552500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000382                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses            5163                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                   4957                       # number of replacements
system.cpu.icache.sampled_refs                   5164                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                186.798510                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13493096                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               3                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 30618.731626                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     97301797535                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               3177852                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     4048                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     52123.847336                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40142.875514                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          144                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            203491500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.964427                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       3904                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                      16                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       156075500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.960474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  3888                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    3526185                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       40645.786196                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40719.860071                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        2772187                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            30646841500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.213828                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       753998                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                    322634                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       17565041000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.122331                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  431363                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     913                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    52131.434830                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40105.147864                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            47596000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       913                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       36616000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  913                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     4506                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         4506                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.767612                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     3530233                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        40704.910397                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40714.705997                       # average overall mshr miss latency
system.l2.demand_hits                         2772331                       # number of demand (read+write) hits
system.l2.demand_miss_latency             30850333000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.214689                       # miss rate for demand accesses
system.l2.demand_misses                        757902                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                     322650                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        17721116500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.123292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   435251                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.268204                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.000534                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4394.247605                       # Average occupied blocks per context
system.l2.occ_blocks::1                      8.754548                       # Average occupied blocks per context
system.l2.overall_accesses                    3530233                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       40704.910397                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  31834.939119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        2772331                       # number of overall hits
system.l2.overall_miss_latency            30850333000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.214689                       # miss rate for overall accesses
system.l2.overall_misses                       757902                       # number of overall misses
system.l2.overall_mshr_hits                    322650                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      115022914035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.023474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 3613103                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.871422                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       2769250                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      3278357                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      7098127                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          3579994                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       239768                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        3608136                       # number of replacements
system.l2.sampled_refs                        3612633                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4403.002153                       # Cycle average of tags in use
system.l2.total_refs                          2773101                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             4475                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2832022                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2558233                       # DTB hits
system.switch_cpus.dtb.data_misses             273789                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2682476                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2409028                       # DTB read hits
system.switch_cpus.dtb.read_misses             273448                       # DTB read misses
system.switch_cpus.dtb.write_accesses          149546                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              149205                       # DTB write hits
system.switch_cpus.dtb.write_misses               341                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10273803                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10273790                       # ITB hits
system.switch_cpus.itb.fetch_misses                13                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 72337870                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2837031                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        4424038                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      4609420                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           27                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        20577                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      5238379                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        5381342                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          53788                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1639812                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        54796                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     36546877                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.282206                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.751343                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     29890525     81.79%     81.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      4227996     11.57%     93.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2      1984988      5.43%     98.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       137769      0.38%     99.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        91776      0.25%     99.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        88414      0.24%     99.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        39364      0.11%     99.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        31249      0.09%     99.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        54796      0.15%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     36546877                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10313748                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2510912                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2655008                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        20237                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10313748                       # The number of committed instructions
system.switch_cpus_1.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     21866615                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     6.612598                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               6.612598                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     21848594                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          345                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        86888                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     33902699                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7585388                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      6515517                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2932716                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts         1379                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       597377                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3994382                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3403251                       # DTB hits
system.switch_cpus_1.dtb.data_misses           591131                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3826374                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3235882                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           590492                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        168008                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            167369                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             639                       # DTB write misses
system.switch_cpus_1.fetch.Branches           5381342                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3224873                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            10626967                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4386                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             35286981                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        313759                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.081380                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3224873                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      4477826                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.533633                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     39479593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.893803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.107230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       32077555     81.25%     81.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         936593      2.37%     83.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          74463      0.19%     83.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          61872      0.16%     83.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        4061807     10.29%     94.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          56814      0.14%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          82037      0.21%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          35290      0.09%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2093162      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     39479593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              26646390                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2325964                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              363470                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.215761                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4000791                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           168008                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12090765                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            13655809                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.655182                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         7921648                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.206512                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14248396                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        23071                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      12548865                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      8752666                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        21369                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       184266                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     32610578                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3832783                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        18852                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14267403                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       346162                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          748                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2932716                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       860919                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked         3626                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        32683                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          239                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          580                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      6241733                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        40170                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          580                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         7247                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        15824                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.151226                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.151226                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10272533     71.91%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         1084      0.01%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd         4239      0.03%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt         1100      0.01%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult          220      0.00%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3837367     26.86%     98.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       169712      1.19%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14286255                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         9499                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000665                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          149      1.57%      1.57% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         5281     55.60%     57.16% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         4069     42.84%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     39479593                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.361864                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.750402                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     29436560     74.56%     74.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7573687     19.18%     93.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1086405      2.75%     96.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1115187      2.82%     99.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       165454      0.42%     99.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5        86316      0.22%     99.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        11354      0.03%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         4363      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          267      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     39479593                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.216046                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         32247107                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14286255                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     22227109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          467                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     31578888                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3224929                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3224873                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              56                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads        30735                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores         2446                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      8752666                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       184266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               66125983                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     17547431                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8255878                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents      4497091                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8160444                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        23303                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          248                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     53199194                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     33021027                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     27481253                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      6533147                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2932716                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      4305843                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     19225309                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles           11                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      7458659                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                710560                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
