============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 15 2025  06:17:28 pm
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-7 ps) Setup Check with Pin DATA_PATH_SF_9_s_reg[29]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_SF_8_s_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_SF_9_s_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1670            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1770          100     
                                              
             Setup:-     169                  
       Uncertainty:-      50                  
     Required Time:=    1551                  
      Launch Clock:-     100                  
         Data Path:-    1458                  
             Slack:=      -7                  

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  DATA_PATH_SF_8_s_reg[1]/CK                     -       -     R     (arrival)    333    -     0     0     100    (-,-) 
  DATA_PATH_SF_8_s_reg[1]/Q                      -       CK->Q R     DFFRHQX4       1  7.8    68   281     381    (-,-) 
  fopt2/Y                                        -       A->Y  F     CLKINVX12      3 10.5    46    54     435    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1021__9945/Y -       B->Y  R     NOR2X8         1  4.5    53    54     489    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g949__1666/Y  -       A1->Y F     OAI21X4        1  5.1   121   107     596    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g932__2802/Y  -       B->Y  R     NAND2X6        1  6.1    53    76     672    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g917__7410/Y  -       B->Y  F     NAND2X8        1  5.8    83    78     750    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g915__2346/Y  -       B->Y  R     NAND2X8        1  4.5    39    54     804    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g909__4733/Y  -       A1->Y F     AOI21X4        1  5.1   119   105     909    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g907__5115/Y  -       B->Y  R     NOR2X6         1  6.1    80    96    1005    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g906__1881/Y  -       B->Y  F     NOR2X8         1  5.8    46    61    1066    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g905__6131/Y  -       B->Y  R     NOR2X8         1  6.1    64    59    1124    (-,-) 
  g3341__6260/Y                                  -       B->Y  F     NOR2X8         1  7.2    59    56    1180    (-,-) 
  fopt34/Y                                       -       A->Y  R     CLKINVX12      2 15.7    46    51    1232    (-,-) 
  fopt33/Y                                       -       A->Y  F     CLKINVX16      2 15.8    46    48    1279    (-,-) 
  fopt28/Y                                       -       A->Y  R     CLKINVX16     16 37.2    66    62    1341    (-,-) 
  g2681__1881/Y                                  -       B->Y  F     NAND2X2        1  3.6   136   117    1458    (-,-) 
  g2609__4319/Y                                  -       B0->Y R     OAI21X2        1  3.2   113   100    1558    (-,-) 
  DATA_PATH_SF_9_s_reg[29]/D                     <<<     -     R     DFFRHQX4       1    -     -     0    1558    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

