window.SIDEBAR_ITEMS = {"mod":[["acpr","Asynchronous Clock Prescaler Register"],["claimclr","Claim tag clear"],["claimset","Claim tag set"],["cspsr","Current Parallel Port Size Register"],["devid","TPIU_DEVID"],["devtype","TPIU_DEVTYPE"],["ffcr","Formatter and Flush Control Register"],["ffsr","Formatter and Flush Status Register"],["fifo0","Integration ETM Data"],["fifo1","Integration ITM Data"],["fscr","Formatter Synchronization Counter Register"],["itatbctr0","ITATBCTR0"],["itatbctr2","ITATBCTR2"],["itctrl","Integration Mode Control"],["sppr","Selected Pin Protocol Register"],["sspsr","Supported Parallel Port Size Register"],["trigger","TRIGGER"]],"struct":[["RegisterBlock","Register block"]],"type":[["ACPR","ACPR register accessor: an alias for `Reg<ACPR_SPEC>`"],["CLAIMCLR","CLAIMCLR register accessor: an alias for `Reg<CLAIMCLR_SPEC>`"],["CLAIMSET","CLAIMSET register accessor: an alias for `Reg<CLAIMSET_SPEC>`"],["CSPSR","CSPSR register accessor: an alias for `Reg<CSPSR_SPEC>`"],["DEVID","DEVID register accessor: an alias for `Reg<DEVID_SPEC>`"],["DEVTYPE","DEVTYPE register accessor: an alias for `Reg<DEVTYPE_SPEC>`"],["FFCR","FFCR register accessor: an alias for `Reg<FFCR_SPEC>`"],["FFSR","FFSR register accessor: an alias for `Reg<FFSR_SPEC>`"],["FIFO0","FIFO0 register accessor: an alias for `Reg<FIFO0_SPEC>`"],["FIFO1","FIFO1 register accessor: an alias for `Reg<FIFO1_SPEC>`"],["FSCR","FSCR register accessor: an alias for `Reg<FSCR_SPEC>`"],["ITATBCTR0","ITATBCTR0 register accessor: an alias for `Reg<ITATBCTR0_SPEC>`"],["ITATBCTR2","ITATBCTR2 register accessor: an alias for `Reg<ITATBCTR2_SPEC>`"],["ITCTRL","ITCTRL register accessor: an alias for `Reg<ITCTRL_SPEC>`"],["SPPR","SPPR register accessor: an alias for `Reg<SPPR_SPEC>`"],["SSPSR","SSPSR register accessor: an alias for `Reg<SSPSR_SPEC>`"],["TRIGGER","TRIGGER register accessor: an alias for `Reg<TRIGGER_SPEC>`"]]};