

================================================================
== Vitis HLS Report for 'neural_network'
================================================================
* Date:           Sun Sep 15 03:13:54 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.893 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       96|       96|  0.960 us|  0.960 us|   97|   97|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_neural_network_Pipeline_VITIS_LOOP_56_1_fu_246  |neural_network_Pipeline_VITIS_LOOP_56_1  |       16|       16|   0.160 us|   0.160 us|   16|   16|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_68_3_fu_266  |neural_network_Pipeline_VITIS_LOOP_68_3  |       14|       14|   0.140 us|   0.140 us|   14|   14|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_22_1_fu_302  |neural_network_Pipeline_VITIS_LOOP_22_1  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_28_2_fu_310  |neural_network_Pipeline_VITIS_LOOP_28_2  |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_35_3_fu_327  |neural_network_Pipeline_VITIS_LOOP_35_3  |       35|       35|   0.350 us|   0.350 us|   35|   35|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sum_4_loc = alloca i64 1"   --->   Operation 19 'alloca' 'sum_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%max_val_1_loc = alloca i64 1"   --->   Operation 20 'alloca' 'max_val_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%max_val_loc = alloca i64 1"   --->   Operation 21 'alloca' 'max_val_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%layer2_output_0_01_loc = alloca i64 1"   --->   Operation 22 'alloca' 'layer2_output_0_01_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%layer2_output_1_02_loc = alloca i64 1"   --->   Operation 23 'alloca' 'layer2_output_1_02_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%layer2_output_2_03_loc = alloca i64 1"   --->   Operation 24 'alloca' 'layer2_output_2_03_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.15ns)   --->   "%layer1_output = alloca i64 1" [nn.cpp:52]   --->   Operation 25 'alloca' 'layer1_output' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 0"   --->   Operation 26 'getelementptr' 'input_r_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.15ns)   --->   "%input_r_load = load i2 %input_r_addr"   --->   Operation 27 'load' 'input_r_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 28 [1/2] (2.15ns)   --->   "%input_r_load = load i2 %input_r_addr"   --->   Operation 28 'load' 'input_r_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%input_r_addr_1 = getelementptr i16 %input_r, i64 0, i64 1"   --->   Operation 29 'getelementptr' 'input_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.15ns)   --->   "%input_r_load_1 = load i2 %input_r_addr_1"   --->   Operation 30 'load' 'input_r_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 31 [1/2] (2.15ns)   --->   "%input_r_load_1 = load i2 %input_r_addr_1"   --->   Operation 31 'load' 'input_r_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%input_r_addr_2 = getelementptr i16 %input_r, i64 0, i64 2"   --->   Operation 32 'getelementptr' 'input_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (2.15ns)   --->   "%input_r_load_2 = load i2 %input_r_addr_2"   --->   Operation 33 'load' 'input_r_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 34 [1/2] (2.15ns)   --->   "%input_r_load_2 = load i2 %input_r_addr_2"   --->   Operation 34 'load' 'input_r_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%input_r_addr_3 = getelementptr i16 %input_r, i64 0, i64 3"   --->   Operation 35 'getelementptr' 'input_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (2.15ns)   --->   "%input_r_load_3 = load i2 %input_r_addr_3"   --->   Operation 36 'load' 'input_r_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 37 [1/2] (2.15ns)   --->   "%input_r_load_3 = load i2 %input_r_addr_3"   --->   Operation 37 'load' 'input_r_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_5 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_56_1, i16 %input_r_load, i16 %input_r_load_1, i16 %input_r_load_2, i16 %input_r_load_3, i15 %layer1_output, i9 %layer1_weights_0, i9 %layer1_weights_1, i9 %layer1_weights_2, i9 %layer1_weights_3, i7 %layer1_bias"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_56_1, i16 %input_r_load, i16 %input_r_load_1, i16 %input_r_load_2, i16 %input_r_load_3, i15 %layer1_output, i9 %layer1_weights_0, i9 %layer1_weights_1, i9 %layer1_weights_2, i9 %layer1_weights_3, i7 %layer1_bias"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%layer1_output_addr = getelementptr i15 %layer1_output, i64 0, i64 0"   --->   Operation 40 'getelementptr' 'layer1_output_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [2/2] (2.15ns)   --->   "%layer1_output_load = load i3 %layer1_output_addr"   --->   Operation 41 'load' 'layer1_output_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%layer1_output_addr_1 = getelementptr i15 %layer1_output, i64 0, i64 1"   --->   Operation 42 'getelementptr' 'layer1_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [2/2] (2.15ns)   --->   "%layer1_output_load_1 = load i3 %layer1_output_addr_1"   --->   Operation 43 'load' 'layer1_output_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 44 [1/2] (2.15ns)   --->   "%layer1_output_load = load i3 %layer1_output_addr"   --->   Operation 44 'load' 'layer1_output_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_8 : Operation 45 [1/2] (2.15ns)   --->   "%layer1_output_load_1 = load i3 %layer1_output_addr_1"   --->   Operation 45 'load' 'layer1_output_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%layer1_output_addr_2 = getelementptr i15 %layer1_output, i64 0, i64 2"   --->   Operation 46 'getelementptr' 'layer1_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [2/2] (2.15ns)   --->   "%layer1_output_load_2 = load i3 %layer1_output_addr_2"   --->   Operation 47 'load' 'layer1_output_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%layer1_output_addr_3 = getelementptr i15 %layer1_output, i64 0, i64 3"   --->   Operation 48 'getelementptr' 'layer1_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [2/2] (2.15ns)   --->   "%layer1_output_load_3 = load i3 %layer1_output_addr_3"   --->   Operation 49 'load' 'layer1_output_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 50 [1/2] (2.15ns)   --->   "%layer1_output_load_2 = load i3 %layer1_output_addr_2"   --->   Operation 50 'load' 'layer1_output_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_9 : Operation 51 [1/2] (2.15ns)   --->   "%layer1_output_load_3 = load i3 %layer1_output_addr_3"   --->   Operation 51 'load' 'layer1_output_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%layer1_output_addr_4 = getelementptr i15 %layer1_output, i64 0, i64 4"   --->   Operation 52 'getelementptr' 'layer1_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [2/2] (2.15ns)   --->   "%layer1_output_load_4 = load i3 %layer1_output_addr_4"   --->   Operation 53 'load' 'layer1_output_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%layer1_output_addr_5 = getelementptr i15 %layer1_output, i64 0, i64 5"   --->   Operation 54 'getelementptr' 'layer1_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [2/2] (2.15ns)   --->   "%layer1_output_load_5 = load i3 %layer1_output_addr_5"   --->   Operation 55 'load' 'layer1_output_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 56 [1/2] (2.15ns)   --->   "%layer1_output_load_4 = load i3 %layer1_output_addr_4"   --->   Operation 56 'load' 'layer1_output_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_10 : Operation 57 [1/2] (2.15ns)   --->   "%layer1_output_load_5 = load i3 %layer1_output_addr_5"   --->   Operation 57 'load' 'layer1_output_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%layer1_output_addr_6 = getelementptr i15 %layer1_output, i64 0, i64 6"   --->   Operation 58 'getelementptr' 'layer1_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [2/2] (2.15ns)   --->   "%layer1_output_load_6 = load i3 %layer1_output_addr_6"   --->   Operation 59 'load' 'layer1_output_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%layer1_output_addr_7 = getelementptr i15 %layer1_output, i64 0, i64 7"   --->   Operation 60 'getelementptr' 'layer1_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [2/2] (2.15ns)   --->   "%layer1_output_load_7 = load i3 %layer1_output_addr_7"   --->   Operation 61 'load' 'layer1_output_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 62 [1/2] (2.15ns)   --->   "%layer1_output_load_6 = load i3 %layer1_output_addr_6"   --->   Operation 62 'load' 'layer1_output_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_11 : Operation 63 [1/2] (2.15ns)   --->   "%layer1_output_load_7 = load i3 %layer1_output_addr_7"   --->   Operation 63 'load' 'layer1_output_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_11 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_68_3, i15 %layer1_output_load, i15 %layer1_output_load_1, i15 %layer1_output_load_2, i15 %layer1_output_load_3, i15 %layer1_output_load_4, i15 %layer1_output_load_5, i15 %layer1_output_load_6, i15 %layer1_output_load_7, i16 %layer2_output_2_03_loc, i16 %layer2_output_1_02_loc, i16 %layer2_output_0_01_loc, i16 %max_val_loc, i10 %layer2_weights_0, i9 %layer2_weights_1, i9 %layer2_weights_2, i9 %layer2_weights_3, i9 %layer2_weights_4, i9 %layer2_weights_5, i9 %layer2_weights_6, i10 %layer2_weights_7, i6 %layer2_bias"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_68_3, i15 %layer1_output_load, i15 %layer1_output_load_1, i15 %layer1_output_load_2, i15 %layer1_output_load_3, i15 %layer1_output_load_4, i15 %layer1_output_load_5, i15 %layer1_output_load_6, i15 %layer1_output_load_7, i16 %layer2_output_2_03_loc, i16 %layer2_output_1_02_loc, i16 %layer2_output_0_01_loc, i16 %max_val_loc, i10 %layer2_weights_0, i9 %layer2_weights_1, i9 %layer2_weights_2, i9 %layer2_weights_3, i9 %layer2_weights_4, i9 %layer2_weights_5, i9 %layer2_weights_6, i10 %layer2_weights_7, i6 %layer2_bias"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.61>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%layer2_output_2_03_loc_load = load i16 %layer2_output_2_03_loc"   --->   Operation 66 'load' 'layer2_output_2_03_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%layer2_output_1_02_loc_load = load i16 %layer2_output_1_02_loc"   --->   Operation 67 'load' 'layer2_output_1_02_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%max_val_loc_load = load i16 %max_val_loc"   --->   Operation 68 'load' 'max_val_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [2/2] (1.61ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_22_1, i16 %max_val_loc_load, i16 %layer2_output_1_02_loc_load, i16 %layer2_output_2_03_loc_load, i16 %max_val_1_loc"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.19>
ST_14 : Operation 70 [1/2] (3.19ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_22_1, i16 %max_val_loc_load, i16 %layer2_output_1_02_loc_load, i16 %layer2_output_2_03_loc_load, i16 %max_val_1_loc"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 3.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 6.89>
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "%layer2_output_0_01_loc_load = load i16 %layer2_output_0_01_loc"   --->   Operation 71 'load' 'layer2_output_0_01_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "%max_val_1_loc_load = load i16 %max_val_1_loc"   --->   Operation 72 'load' 'max_val_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 73 [2/2] (6.89ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_28_2, i16 %layer2_output_0_01_loc_load, i16 %layer2_output_1_02_loc_load, i16 %layer2_output_2_03_loc_load, i16 %max_val_1_loc_load, i16 %output_r, i16 %sum_4_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 6.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_28_2, i16 %layer2_output_0_01_loc_load, i16 %layer2_output_1_02_loc_load, i16 %layer2_output_2_03_loc_load, i16 %max_val_1_loc_load, i16 %output_r, i16 %sum_4_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 75 [1/1] (0.00ns)   --->   "%sum_4_loc_load = load i16 %sum_4_loc"   --->   Operation 75 'load' 'sum_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_35_3, i16 %output_r, i16 %sum_4_loc_load"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 77 [1/1] (0.00ns)   --->   "%spectopmodule_ln41 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [nn.cpp:41]   --->   Operation 77 'spectopmodule' 'spectopmodule_ln41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 84 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer1_weights_3, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 87 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer1_weights_2, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 88 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer1_weights_1, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 89 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer1_weights_0, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 90 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_7, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 91 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_6, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 92 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_5, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 93 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_4, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 94 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_3, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 95 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_2, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 96 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_1, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 97 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_0, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 98 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln49 = specmemcore void @_ssdm_op_SpecMemCore, i7 %layer1_bias, i64 666, i64 18, i64 18446744073709551615" [nn.cpp:49]   --->   Operation 99 'specmemcore' 'specmemcore_ln49' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln50 = specmemcore void @_ssdm_op_SpecMemCore, i6 %layer2_bias, i64 666, i64 18, i64 18446744073709551615" [nn.cpp:50]   --->   Operation 100 'specmemcore' 'specmemcore_ln50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_35_3, i16 %output_r, i16 %sum_4_loc_load"   --->   Operation 101 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln81 = ret" [nn.cpp:81]   --->   Operation 102 'ret' 'ret_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer1_weights_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_4_loc                   (alloca       ) [ 0011111111111111110]
max_val_1_loc               (alloca       ) [ 0011111111111111000]
max_val_loc                 (alloca       ) [ 0011111111111100000]
layer2_output_0_01_loc      (alloca       ) [ 0011111111111111000]
layer2_output_1_02_loc      (alloca       ) [ 0011111111111100000]
layer2_output_2_03_loc      (alloca       ) [ 0011111111111100000]
layer1_output               (alloca       ) [ 0011111111100000000]
input_r_addr                (getelementptr) [ 0010000000000000000]
input_r_load                (load         ) [ 0001111000000000000]
input_r_addr_1              (getelementptr) [ 0001000000000000000]
input_r_load_1              (load         ) [ 0000111000000000000]
input_r_addr_2              (getelementptr) [ 0000100000000000000]
input_r_load_2              (load         ) [ 0000011000000000000]
input_r_addr_3              (getelementptr) [ 0000010000000000000]
input_r_load_3              (load         ) [ 0000001000000000000]
call_ln0                    (call         ) [ 0000000000000000000]
layer1_output_addr          (getelementptr) [ 0000000010000000000]
layer1_output_addr_1        (getelementptr) [ 0000000010000000000]
layer1_output_load          (load         ) [ 0000000001111000000]
layer1_output_load_1        (load         ) [ 0000000001111000000]
layer1_output_addr_2        (getelementptr) [ 0000000001000000000]
layer1_output_addr_3        (getelementptr) [ 0000000001000000000]
layer1_output_load_2        (load         ) [ 0000000000111000000]
layer1_output_load_3        (load         ) [ 0000000000111000000]
layer1_output_addr_4        (getelementptr) [ 0000000000100000000]
layer1_output_addr_5        (getelementptr) [ 0000000000100000000]
layer1_output_load_4        (load         ) [ 0000000000011000000]
layer1_output_load_5        (load         ) [ 0000000000011000000]
layer1_output_addr_6        (getelementptr) [ 0000000000010000000]
layer1_output_addr_7        (getelementptr) [ 0000000000010000000]
layer1_output_load_6        (load         ) [ 0000000000001000000]
layer1_output_load_7        (load         ) [ 0000000000001000000]
call_ln0                    (call         ) [ 0000000000000000000]
layer2_output_2_03_loc_load (load         ) [ 0000000000000011100]
layer2_output_1_02_loc_load (load         ) [ 0000000000000011100]
max_val_loc_load            (load         ) [ 0000000000000010000]
call_ln0                    (call         ) [ 0000000000000000000]
layer2_output_0_01_loc_load (load         ) [ 0000000000000000100]
max_val_1_loc_load          (load         ) [ 0000000000000000100]
call_ln0                    (call         ) [ 0000000000000000000]
sum_4_loc_load              (load         ) [ 0000000000000000001]
spectopmodule_ln41          (spectopmodule) [ 0000000000000000000]
specinterface_ln0           (specinterface) [ 0000000000000000000]
specinterface_ln0           (specinterface) [ 0000000000000000000]
specmemcore_ln0             (specmemcore  ) [ 0000000000000000000]
specbitsmap_ln0             (specbitsmap  ) [ 0000000000000000000]
specinterface_ln0           (specinterface) [ 0000000000000000000]
specinterface_ln0           (specinterface) [ 0000000000000000000]
specmemcore_ln0             (specmemcore  ) [ 0000000000000000000]
specbitsmap_ln0             (specbitsmap  ) [ 0000000000000000000]
specinterface_ln0           (specinterface) [ 0000000000000000000]
specmemcore_ln47            (specmemcore  ) [ 0000000000000000000]
specmemcore_ln47            (specmemcore  ) [ 0000000000000000000]
specmemcore_ln47            (specmemcore  ) [ 0000000000000000000]
specmemcore_ln47            (specmemcore  ) [ 0000000000000000000]
specmemcore_ln48            (specmemcore  ) [ 0000000000000000000]
specmemcore_ln48            (specmemcore  ) [ 0000000000000000000]
specmemcore_ln48            (specmemcore  ) [ 0000000000000000000]
specmemcore_ln48            (specmemcore  ) [ 0000000000000000000]
specmemcore_ln48            (specmemcore  ) [ 0000000000000000000]
specmemcore_ln48            (specmemcore  ) [ 0000000000000000000]
specmemcore_ln48            (specmemcore  ) [ 0000000000000000000]
specmemcore_ln48            (specmemcore  ) [ 0000000000000000000]
specmemcore_ln49            (specmemcore  ) [ 0000000000000000000]
specmemcore_ln50            (specmemcore  ) [ 0000000000000000000]
call_ln0                    (call         ) [ 0000000000000000000]
ret_ln81                    (ret          ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer1_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer1_weights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer1_weights_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer1_weights_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer1_bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer2_weights_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer2_weights_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer2_weights_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer2_weights_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer2_weights_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer2_weights_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer2_weights_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer2_weights_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer2_bias">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="f_x_lsb_table">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="exp_x_msb_2_m_1_table">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="exp_x_msb_1_table">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_56_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_68_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_22_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_28_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_35_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="sum_4_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_4_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="max_val_1_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_1_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="max_val_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="layer2_output_0_01_loc_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_0_01_loc/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="layer2_output_1_02_loc_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_1_02_loc/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="layer2_output_2_03_loc_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_2_03_loc/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="layer1_output_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="input_r_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_r_load/1 input_r_load_1/2 input_r_load_2/3 input_r_load_3/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="input_r_addr_1_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="input_r_addr_2_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="3" slack="0"/>
<pin id="159" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_2/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="input_r_addr_3_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_3/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="layer1_output_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="0"/>
<pin id="185" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="186" dir="0" index="5" bw="15" slack="2147483647"/>
<pin id="187" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="15" slack="0"/>
<pin id="188" dir="1" index="7" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_load/7 layer1_output_load_1/7 layer1_output_load_2/8 layer1_output_load_3/8 layer1_output_load_4/9 layer1_output_load_5/9 layer1_output_load_6/10 layer1_output_load_7/10 "/>
</bind>
</comp>

<comp id="190" class="1004" name="layer1_output_addr_1_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_1/7 "/>
</bind>
</comp>

<comp id="198" class="1004" name="layer1_output_addr_2_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_2/8 "/>
</bind>
</comp>

<comp id="206" class="1004" name="layer1_output_addr_3_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="3" slack="0"/>
<pin id="210" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_3/8 "/>
</bind>
</comp>

<comp id="214" class="1004" name="layer1_output_addr_4_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_4/9 "/>
</bind>
</comp>

<comp id="222" class="1004" name="layer1_output_addr_5_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="0"/>
<pin id="226" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_5/9 "/>
</bind>
</comp>

<comp id="230" class="1004" name="layer1_output_addr_6_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_6/10 "/>
</bind>
</comp>

<comp id="238" class="1004" name="layer1_output_addr_7_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_7/10 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_56_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="3"/>
<pin id="249" dir="0" index="2" bw="16" slack="2"/>
<pin id="250" dir="0" index="3" bw="16" slack="1"/>
<pin id="251" dir="0" index="4" bw="16" slack="0"/>
<pin id="252" dir="0" index="5" bw="15" slack="2147483647"/>
<pin id="253" dir="0" index="6" bw="9" slack="0"/>
<pin id="254" dir="0" index="7" bw="9" slack="0"/>
<pin id="255" dir="0" index="8" bw="9" slack="0"/>
<pin id="256" dir="0" index="9" bw="9" slack="0"/>
<pin id="257" dir="0" index="10" bw="7" slack="0"/>
<pin id="258" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_68_3_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="15" slack="3"/>
<pin id="269" dir="0" index="2" bw="15" slack="3"/>
<pin id="270" dir="0" index="3" bw="15" slack="2"/>
<pin id="271" dir="0" index="4" bw="15" slack="2"/>
<pin id="272" dir="0" index="5" bw="15" slack="1"/>
<pin id="273" dir="0" index="6" bw="15" slack="1"/>
<pin id="274" dir="0" index="7" bw="15" slack="0"/>
<pin id="275" dir="0" index="8" bw="15" slack="0"/>
<pin id="276" dir="0" index="9" bw="16" slack="10"/>
<pin id="277" dir="0" index="10" bw="16" slack="10"/>
<pin id="278" dir="0" index="11" bw="16" slack="10"/>
<pin id="279" dir="0" index="12" bw="16" slack="10"/>
<pin id="280" dir="0" index="13" bw="10" slack="0"/>
<pin id="281" dir="0" index="14" bw="9" slack="0"/>
<pin id="282" dir="0" index="15" bw="9" slack="0"/>
<pin id="283" dir="0" index="16" bw="9" slack="0"/>
<pin id="284" dir="0" index="17" bw="9" slack="0"/>
<pin id="285" dir="0" index="18" bw="9" slack="0"/>
<pin id="286" dir="0" index="19" bw="9" slack="0"/>
<pin id="287" dir="0" index="20" bw="10" slack="0"/>
<pin id="288" dir="0" index="21" bw="6" slack="0"/>
<pin id="289" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_22_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="0" index="2" bw="16" slack="0"/>
<pin id="306" dir="0" index="3" bw="16" slack="0"/>
<pin id="307" dir="0" index="4" bw="16" slack="12"/>
<pin id="308" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_28_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="0" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="314" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="315" dir="0" index="4" bw="16" slack="0"/>
<pin id="316" dir="0" index="5" bw="16" slack="0"/>
<pin id="317" dir="0" index="6" bw="16" slack="14"/>
<pin id="318" dir="0" index="7" bw="11" slack="0"/>
<pin id="319" dir="0" index="8" bw="25" slack="0"/>
<pin id="320" dir="0" index="9" bw="25" slack="0"/>
<pin id="321" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_35_3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="0" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="0"/>
<pin id="330" dir="0" index="2" bw="16" slack="0"/>
<pin id="331" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/17 "/>
</bind>
</comp>

<comp id="334" class="1004" name="layer2_output_2_03_loc_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="12"/>
<pin id="336" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_2_03_loc_load/13 "/>
</bind>
</comp>

<comp id="338" class="1004" name="layer2_output_1_02_loc_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="12"/>
<pin id="340" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_1_02_loc_load/13 "/>
</bind>
</comp>

<comp id="342" class="1004" name="max_val_loc_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="12"/>
<pin id="344" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_loc_load/13 "/>
</bind>
</comp>

<comp id="346" class="1004" name="layer2_output_0_01_loc_load_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="14"/>
<pin id="348" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_0_01_loc_load/15 "/>
</bind>
</comp>

<comp id="350" class="1004" name="max_val_1_loc_load_load_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="14"/>
<pin id="352" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_1_loc_load/15 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sum_4_loc_load_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="16"/>
<pin id="356" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_4_loc_load/17 "/>
</bind>
</comp>

<comp id="358" class="1005" name="sum_4_loc_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="14"/>
<pin id="360" dir="1" index="1" bw="16" slack="14"/>
</pin_list>
<bind>
<opset="sum_4_loc "/>
</bind>
</comp>

<comp id="364" class="1005" name="max_val_1_loc_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="12"/>
<pin id="366" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="max_val_1_loc "/>
</bind>
</comp>

<comp id="370" class="1005" name="max_val_loc_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="10"/>
<pin id="372" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="max_val_loc "/>
</bind>
</comp>

<comp id="376" class="1005" name="layer2_output_0_01_loc_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="10"/>
<pin id="378" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="layer2_output_0_01_loc "/>
</bind>
</comp>

<comp id="382" class="1005" name="layer2_output_1_02_loc_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="10"/>
<pin id="384" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="layer2_output_1_02_loc "/>
</bind>
</comp>

<comp id="388" class="1005" name="layer2_output_2_03_loc_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="10"/>
<pin id="390" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="layer2_output_2_03_loc "/>
</bind>
</comp>

<comp id="394" class="1005" name="input_r_addr_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="1"/>
<pin id="396" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="399" class="1005" name="input_r_load_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="3"/>
<pin id="401" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_r_load "/>
</bind>
</comp>

<comp id="404" class="1005" name="input_r_addr_1_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="1"/>
<pin id="406" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_1 "/>
</bind>
</comp>

<comp id="409" class="1005" name="input_r_load_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="2"/>
<pin id="411" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="input_r_load_1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="input_r_addr_2_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="2" slack="1"/>
<pin id="416" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_2 "/>
</bind>
</comp>

<comp id="419" class="1005" name="input_r_load_2_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="1"/>
<pin id="421" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_r_load_2 "/>
</bind>
</comp>

<comp id="424" class="1005" name="input_r_addr_3_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="1"/>
<pin id="426" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_3 "/>
</bind>
</comp>

<comp id="429" class="1005" name="input_r_load_3_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="1"/>
<pin id="431" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_r_load_3 "/>
</bind>
</comp>

<comp id="434" class="1005" name="layer1_output_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="1"/>
<pin id="436" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr "/>
</bind>
</comp>

<comp id="439" class="1005" name="layer1_output_addr_1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="1"/>
<pin id="441" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_1 "/>
</bind>
</comp>

<comp id="444" class="1005" name="layer1_output_load_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="15" slack="3"/>
<pin id="446" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="layer1_output_load "/>
</bind>
</comp>

<comp id="449" class="1005" name="layer1_output_load_1_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="15" slack="3"/>
<pin id="451" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="layer1_output_load_1 "/>
</bind>
</comp>

<comp id="454" class="1005" name="layer1_output_addr_2_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="3" slack="1"/>
<pin id="456" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_2 "/>
</bind>
</comp>

<comp id="459" class="1005" name="layer1_output_addr_3_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="1"/>
<pin id="461" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_3 "/>
</bind>
</comp>

<comp id="464" class="1005" name="layer1_output_load_2_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="15" slack="2"/>
<pin id="466" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="layer1_output_load_2 "/>
</bind>
</comp>

<comp id="469" class="1005" name="layer1_output_load_3_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="15" slack="2"/>
<pin id="471" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="layer1_output_load_3 "/>
</bind>
</comp>

<comp id="474" class="1005" name="layer1_output_addr_4_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="1"/>
<pin id="476" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_4 "/>
</bind>
</comp>

<comp id="479" class="1005" name="layer1_output_addr_5_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="1"/>
<pin id="481" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_5 "/>
</bind>
</comp>

<comp id="484" class="1005" name="layer1_output_load_4_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="15" slack="1"/>
<pin id="486" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_load_4 "/>
</bind>
</comp>

<comp id="489" class="1005" name="layer1_output_load_5_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="15" slack="1"/>
<pin id="491" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_load_5 "/>
</bind>
</comp>

<comp id="494" class="1005" name="layer1_output_addr_6_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="1"/>
<pin id="496" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_6 "/>
</bind>
</comp>

<comp id="499" class="1005" name="layer1_output_addr_7_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="1"/>
<pin id="501" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_7 "/>
</bind>
</comp>

<comp id="504" class="1005" name="layer1_output_load_6_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="15" slack="1"/>
<pin id="506" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_load_6 "/>
</bind>
</comp>

<comp id="509" class="1005" name="layer1_output_load_7_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="15" slack="1"/>
<pin id="511" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_load_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="38" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="132" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="154"><net_src comp="146" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="163"><net_src comp="155" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="172"><net_src comp="164" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="189"><net_src comp="173" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="197"><net_src comp="190" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="205"><net_src comp="198" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="213"><net_src comp="206" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="227"><net_src comp="40" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="50" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="237"><net_src comp="230" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="260"><net_src comp="140" pin="3"/><net_sink comp="246" pin=4"/></net>

<net id="261"><net_src comp="4" pin="0"/><net_sink comp="246" pin=6"/></net>

<net id="262"><net_src comp="6" pin="0"/><net_sink comp="246" pin=7"/></net>

<net id="263"><net_src comp="8" pin="0"/><net_sink comp="246" pin=8"/></net>

<net id="264"><net_src comp="10" pin="0"/><net_sink comp="246" pin=9"/></net>

<net id="265"><net_src comp="12" pin="0"/><net_sink comp="246" pin=10"/></net>

<net id="290"><net_src comp="56" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="291"><net_src comp="180" pin="7"/><net_sink comp="266" pin=7"/></net>

<net id="292"><net_src comp="180" pin="3"/><net_sink comp="266" pin=8"/></net>

<net id="293"><net_src comp="14" pin="0"/><net_sink comp="266" pin=13"/></net>

<net id="294"><net_src comp="16" pin="0"/><net_sink comp="266" pin=14"/></net>

<net id="295"><net_src comp="18" pin="0"/><net_sink comp="266" pin=15"/></net>

<net id="296"><net_src comp="20" pin="0"/><net_sink comp="266" pin=16"/></net>

<net id="297"><net_src comp="22" pin="0"/><net_sink comp="266" pin=17"/></net>

<net id="298"><net_src comp="24" pin="0"/><net_sink comp="266" pin=18"/></net>

<net id="299"><net_src comp="26" pin="0"/><net_sink comp="266" pin=19"/></net>

<net id="300"><net_src comp="28" pin="0"/><net_sink comp="266" pin=20"/></net>

<net id="301"><net_src comp="30" pin="0"/><net_sink comp="266" pin=21"/></net>

<net id="309"><net_src comp="58" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="322"><net_src comp="60" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="323"><net_src comp="2" pin="0"/><net_sink comp="310" pin=5"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="310" pin=7"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="310" pin=8"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="310" pin=9"/></net>

<net id="332"><net_src comp="62" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="2" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="334" pin="1"/><net_sink comp="302" pin=3"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="345"><net_src comp="342" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="349"><net_src comp="346" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="353"><net_src comp="350" pin="1"/><net_sink comp="310" pin=4"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="361"><net_src comp="104" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="310" pin=6"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="367"><net_src comp="108" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="302" pin=4"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="373"><net_src comp="112" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="266" pin=12"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="379"><net_src comp="116" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="266" pin=11"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="385"><net_src comp="120" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="266" pin=10"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="391"><net_src comp="124" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="266" pin=9"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="397"><net_src comp="132" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="402"><net_src comp="140" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="407"><net_src comp="146" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="412"><net_src comp="140" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="417"><net_src comp="155" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="422"><net_src comp="140" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="246" pin=3"/></net>

<net id="427"><net_src comp="164" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="432"><net_src comp="140" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="246" pin=4"/></net>

<net id="437"><net_src comp="173" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="442"><net_src comp="190" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="447"><net_src comp="180" pin="7"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="452"><net_src comp="180" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="457"><net_src comp="198" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="462"><net_src comp="206" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="467"><net_src comp="180" pin="7"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="266" pin=3"/></net>

<net id="472"><net_src comp="180" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="266" pin=4"/></net>

<net id="477"><net_src comp="214" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="482"><net_src comp="222" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="487"><net_src comp="180" pin="7"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="266" pin=5"/></net>

<net id="492"><net_src comp="180" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="266" pin=6"/></net>

<net id="497"><net_src comp="230" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="502"><net_src comp="238" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="507"><net_src comp="180" pin="7"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="266" pin=7"/></net>

<net id="512"><net_src comp="180" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="266" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {15 16 17 18 }
 - Input state : 
	Port: neural_network : input_r | {1 2 3 4 5 }
	Port: neural_network : output_r | {17 18 }
	Port: neural_network : layer1_weights_0 | {5 6 }
	Port: neural_network : layer1_weights_1 | {5 6 }
	Port: neural_network : layer1_weights_2 | {5 6 }
	Port: neural_network : layer1_weights_3 | {5 6 }
	Port: neural_network : layer1_bias | {5 6 }
	Port: neural_network : layer2_weights_0 | {11 12 }
	Port: neural_network : layer2_weights_1 | {11 12 }
	Port: neural_network : layer2_weights_2 | {11 12 }
	Port: neural_network : layer2_weights_3 | {11 12 }
	Port: neural_network : layer2_weights_4 | {11 12 }
	Port: neural_network : layer2_weights_5 | {11 12 }
	Port: neural_network : layer2_weights_6 | {11 12 }
	Port: neural_network : layer2_weights_7 | {11 12 }
	Port: neural_network : layer2_bias | {11 12 }
	Port: neural_network : f_x_lsb_table | {15 16 }
	Port: neural_network : exp_x_msb_2_m_1_table | {15 16 }
	Port: neural_network : exp_x_msb_1_table | {15 16 }
  - Chain level:
	State 1
		input_r_load : 1
	State 2
		input_r_load_1 : 1
	State 3
		input_r_load_2 : 1
	State 4
		input_r_load_3 : 1
	State 5
		call_ln0 : 1
	State 6
	State 7
		layer1_output_load : 1
		layer1_output_load_1 : 1
	State 8
		layer1_output_load_2 : 1
		layer1_output_load_3 : 1
	State 9
		layer1_output_load_4 : 1
		layer1_output_load_5 : 1
	State 10
		layer1_output_load_6 : 1
		layer1_output_load_7 : 1
	State 11
		call_ln0 : 1
	State 12
	State 13
		call_ln0 : 1
	State 14
	State 15
		call_ln0 : 1
	State 16
	State 17
		call_ln0 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          | grp_neural_network_Pipeline_VITIS_LOOP_56_1_fu_246 |    4    | 12.9773 |   380   |   199   |
|          | grp_neural_network_Pipeline_VITIS_LOOP_68_3_fu_266 |    8    |  25.987 |   705   |   221   |
|   call   | grp_neural_network_Pipeline_VITIS_LOOP_22_1_fu_302 |    0    |    0    |    51   |    85   |
|          | grp_neural_network_Pipeline_VITIS_LOOP_28_2_fu_310 |    3    |   4.83  |   190   |   399   |
|          | grp_neural_network_Pipeline_VITIS_LOOP_35_3_fu_327 |    0    |   3.22  |   1480  |   1105  |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                    |    15   | 47.0143 |   2806  |   2009  |
|----------|----------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|  exp_x_msb_1_table  |    0   |   25   |   13   |    -   |
|exp_x_msb_2_m_1_table|    0   |   25   |   13   |    -   |
|    f_x_lsb_table    |    0   |   11   |    6   |    -   |
|     layer1_bias     |    1   |    0   |    0   |    -   |
|    layer1_output    |    0   |   30   |    2   |    0   |
|   layer1_weights_0  |    1   |    0   |    0   |    -   |
|   layer1_weights_1  |    1   |    0   |    0   |    -   |
|   layer1_weights_2  |    1   |    0   |    0   |    -   |
|   layer1_weights_3  |    1   |    0   |    0   |    -   |
|     layer2_bias     |    1   |    0   |    0   |    -   |
|   layer2_weights_0  |    1   |    0   |    0   |    -   |
|   layer2_weights_1  |    1   |    0   |    0   |    -   |
|   layer2_weights_2  |    1   |    0   |    0   |    -   |
|   layer2_weights_3  |    1   |    0   |    0   |    -   |
|   layer2_weights_4  |    1   |    0   |    0   |    -   |
|   layer2_weights_5  |    1   |    0   |    0   |    -   |
|   layer2_weights_6  |    1   |    0   |    0   |    -   |
|   layer2_weights_7  |    1   |    0   |    0   |    -   |
+---------------------+--------+--------+--------+--------+
|        Total        |   14   |   91   |   34   |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    input_r_addr_1_reg_404    |    2   |
|    input_r_addr_2_reg_414    |    2   |
|    input_r_addr_3_reg_424    |    2   |
|     input_r_addr_reg_394     |    2   |
|    input_r_load_1_reg_409    |   16   |
|    input_r_load_2_reg_419    |   16   |
|    input_r_load_3_reg_429    |   16   |
|     input_r_load_reg_399     |   16   |
| layer1_output_addr_1_reg_439 |    3   |
| layer1_output_addr_2_reg_454 |    3   |
| layer1_output_addr_3_reg_459 |    3   |
| layer1_output_addr_4_reg_474 |    3   |
| layer1_output_addr_5_reg_479 |    3   |
| layer1_output_addr_6_reg_494 |    3   |
| layer1_output_addr_7_reg_499 |    3   |
|  layer1_output_addr_reg_434  |    3   |
| layer1_output_load_1_reg_449 |   15   |
| layer1_output_load_2_reg_464 |   15   |
| layer1_output_load_3_reg_469 |   15   |
| layer1_output_load_4_reg_484 |   15   |
| layer1_output_load_5_reg_489 |   15   |
| layer1_output_load_6_reg_504 |   15   |
| layer1_output_load_7_reg_509 |   15   |
|  layer1_output_load_reg_444  |   15   |
|layer2_output_0_01_loc_reg_376|   16   |
|layer2_output_1_02_loc_reg_382|   16   |
|layer2_output_2_03_loc_reg_388|   16   |
|     max_val_1_loc_reg_364    |   16   |
|      max_val_loc_reg_370     |   16   |
|       sum_4_loc_reg_358      |   16   |
+------------------------------+--------+
|             Total            |   312  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                  grp_access_fu_140                 |  p0  |   8  |   2  |   16   ||    33   |
|                  grp_access_fu_180                 |  p0  |   8  |   3  |   24   ||    33   |
|                  grp_access_fu_180                 |  p2  |   8  |   0  |    0   ||    33   |
| grp_neural_network_Pipeline_VITIS_LOOP_56_1_fu_246 |  p4  |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_68_3_fu_266 |  p7  |   2  |  15  |   30   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_68_3_fu_266 |  p8  |   2  |  15  |   30   ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |   132  || 10.2437 ||   126   |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   15   |   47   |  2806  |  2009  |    -   |
|   Memory  |   14   |    -   |    -   |   91   |   34   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   126  |    -   |
|  Register |    -   |    -   |    -   |   312  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   14   |   15   |   57   |  3209  |  2169  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
