Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar  6 14:44:36 2025
| Host         : clucktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file milestone_1_timing_summary_routed.rpt -pb milestone_1_timing_summary_routed.pb -rpx milestone_1_timing_summary_routed.rpx -warn_on_violation
| Design       : milestone_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     49          
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (238)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (88)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (238)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: ff0/temp_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff0/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff0/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff0/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff0/tick_reg__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff1/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff1/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff1/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff1/tick_reg__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff2/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff2/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff2/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff2/tick_reg__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff3/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff3/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff3/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff3/tick_reg__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff4/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff4/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff4/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff4/tick_reg__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff5/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff5/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff5/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff1/ff5/tick_reg__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff6/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff6/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff6/count_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ff1/ff6/tick_reg__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff7/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff7/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff1/ff7/count_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: segment_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: segment_select_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: segment_select_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (88)
-------------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.359        0.000                      0                   35        0.263        0.000                      0                   35        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.359        0.000                      0                   35        0.263        0.000                      0                   35        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 ff0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.704ns (22.322%)  route 2.450ns (77.678%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.719     5.322    ff0/CLK100MHZ
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  ff0/count_reg[2]/Q
                         net (fo=2, routed)           0.854     6.632    ff0/count_reg[2]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.756 r  ff0/count[0]_i_4/O
                         net (fo=2, routed)           0.996     7.751    ff0/count[0]_i_4_n_0
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.124     7.875 r  ff0/count[0]_i_1__7/O
                         net (fo=17, routed)          0.600     8.476    ff0/clear
    SLICE_X7Y88          FDRE                                         r  ff0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.600    15.023    ff0/CLK100MHZ
    SLICE_X7Y88          FDRE                                         r  ff0/count_reg[10]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X7Y88          FDRE (Setup_fdre_C_R)       -0.429    14.834    ff0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 ff0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.704ns (22.322%)  route 2.450ns (77.678%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.719     5.322    ff0/CLK100MHZ
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  ff0/count_reg[2]/Q
                         net (fo=2, routed)           0.854     6.632    ff0/count_reg[2]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.756 r  ff0/count[0]_i_4/O
                         net (fo=2, routed)           0.996     7.751    ff0/count[0]_i_4_n_0
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.124     7.875 r  ff0/count[0]_i_1__7/O
                         net (fo=17, routed)          0.600     8.476    ff0/clear
    SLICE_X7Y88          FDRE                                         r  ff0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.600    15.023    ff0/CLK100MHZ
    SLICE_X7Y88          FDRE                                         r  ff0/count_reg[11]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X7Y88          FDRE (Setup_fdre_C_R)       -0.429    14.834    ff0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 ff0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.704ns (22.322%)  route 2.450ns (77.678%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.719     5.322    ff0/CLK100MHZ
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  ff0/count_reg[2]/Q
                         net (fo=2, routed)           0.854     6.632    ff0/count_reg[2]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.756 r  ff0/count[0]_i_4/O
                         net (fo=2, routed)           0.996     7.751    ff0/count[0]_i_4_n_0
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.124     7.875 r  ff0/count[0]_i_1__7/O
                         net (fo=17, routed)          0.600     8.476    ff0/clear
    SLICE_X7Y88          FDRE                                         r  ff0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.600    15.023    ff0/CLK100MHZ
    SLICE_X7Y88          FDRE                                         r  ff0/count_reg[8]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X7Y88          FDRE (Setup_fdre_C_R)       -0.429    14.834    ff0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 ff0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.704ns (22.322%)  route 2.450ns (77.678%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.719     5.322    ff0/CLK100MHZ
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  ff0/count_reg[2]/Q
                         net (fo=2, routed)           0.854     6.632    ff0/count_reg[2]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.756 r  ff0/count[0]_i_4/O
                         net (fo=2, routed)           0.996     7.751    ff0/count[0]_i_4_n_0
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.124     7.875 r  ff0/count[0]_i_1__7/O
                         net (fo=17, routed)          0.600     8.476    ff0/clear
    SLICE_X7Y88          FDRE                                         r  ff0/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.600    15.023    ff0/CLK100MHZ
    SLICE_X7Y88          FDRE                                         r  ff0/count_reg[9]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X7Y88          FDRE (Setup_fdre_C_R)       -0.429    14.834    ff0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 ff0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.704ns (22.602%)  route 2.411ns (77.398%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.719     5.322    ff0/CLK100MHZ
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  ff0/count_reg[2]/Q
                         net (fo=2, routed)           0.854     6.632    ff0/count_reg[2]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.756 r  ff0/count[0]_i_4/O
                         net (fo=2, routed)           0.996     7.751    ff0/count[0]_i_4_n_0
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.124     7.875 r  ff0/count[0]_i_1__7/O
                         net (fo=17, routed)          0.561     8.436    ff0/clear
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.598    15.021    ff0/CLK100MHZ
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[0]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X7Y86          FDRE (Setup_fdre_C_R)       -0.429    14.857    ff0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 ff0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.704ns (22.602%)  route 2.411ns (77.398%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.719     5.322    ff0/CLK100MHZ
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  ff0/count_reg[2]/Q
                         net (fo=2, routed)           0.854     6.632    ff0/count_reg[2]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.756 r  ff0/count[0]_i_4/O
                         net (fo=2, routed)           0.996     7.751    ff0/count[0]_i_4_n_0
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.124     7.875 r  ff0/count[0]_i_1__7/O
                         net (fo=17, routed)          0.561     8.436    ff0/clear
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.598    15.021    ff0/CLK100MHZ
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[1]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X7Y86          FDRE (Setup_fdre_C_R)       -0.429    14.857    ff0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 ff0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.704ns (22.602%)  route 2.411ns (77.398%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.719     5.322    ff0/CLK100MHZ
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  ff0/count_reg[2]/Q
                         net (fo=2, routed)           0.854     6.632    ff0/count_reg[2]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.756 r  ff0/count[0]_i_4/O
                         net (fo=2, routed)           0.996     7.751    ff0/count[0]_i_4_n_0
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.124     7.875 r  ff0/count[0]_i_1__7/O
                         net (fo=17, routed)          0.561     8.436    ff0/clear
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.598    15.021    ff0/CLK100MHZ
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[2]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X7Y86          FDRE (Setup_fdre_C_R)       -0.429    14.857    ff0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 ff0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.704ns (22.602%)  route 2.411ns (77.398%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.719     5.322    ff0/CLK100MHZ
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  ff0/count_reg[2]/Q
                         net (fo=2, routed)           0.854     6.632    ff0/count_reg[2]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.756 r  ff0/count[0]_i_4/O
                         net (fo=2, routed)           0.996     7.751    ff0/count[0]_i_4_n_0
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.124     7.875 r  ff0/count[0]_i_1__7/O
                         net (fo=17, routed)          0.561     8.436    ff0/clear
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.598    15.021    ff0/CLK100MHZ
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[3]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X7Y86          FDRE (Setup_fdre_C_R)       -0.429    14.857    ff0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.446ns  (required time - arrival time)
  Source:                 ff0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.704ns (22.964%)  route 2.362ns (77.036%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.719     5.322    ff0/CLK100MHZ
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  ff0/count_reg[2]/Q
                         net (fo=2, routed)           0.854     6.632    ff0/count_reg[2]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.756 r  ff0/count[0]_i_4/O
                         net (fo=2, routed)           0.996     7.751    ff0/count[0]_i_4_n_0
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.124     7.875 r  ff0/count[0]_i_1__7/O
                         net (fo=17, routed)          0.512     8.387    ff0/clear
    SLICE_X7Y87          FDRE                                         r  ff0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.599    15.022    ff0/CLK100MHZ
    SLICE_X7Y87          FDRE                                         r  ff0/count_reg[4]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X7Y87          FDRE (Setup_fdre_C_R)       -0.429    14.833    ff0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  6.446    

Slack (MET) :             6.446ns  (required time - arrival time)
  Source:                 ff0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.704ns (22.964%)  route 2.362ns (77.036%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.719     5.322    ff0/CLK100MHZ
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  ff0/count_reg[2]/Q
                         net (fo=2, routed)           0.854     6.632    ff0/count_reg[2]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.756 r  ff0/count[0]_i_4/O
                         net (fo=2, routed)           0.996     7.751    ff0/count[0]_i_4_n_0
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.124     7.875 r  ff0/count[0]_i_1__7/O
                         net (fo=17, routed)          0.512     8.387    ff0/clear
    SLICE_X7Y87          FDRE                                         r  ff0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.599    15.022    ff0/CLK100MHZ
    SLICE_X7Y87          FDRE                                         r  ff0/count_reg[5]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X7Y87          FDRE (Setup_fdre_C_R)       -0.429    14.833    ff0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  6.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ff0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.601     1.520    ff0/CLK100MHZ
    SLICE_X7Y89          FDRE                                         r  ff0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ff0/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.781    ff0/count_reg[15]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  ff0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    ff0/count_reg[12]_i_1_n_4
    SLICE_X7Y89          FDRE                                         r  ff0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.872     2.037    ff0/CLK100MHZ
    SLICE_X7Y89          FDRE                                         r  ff0/count_reg[15]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.105     1.625    ff0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ff0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.599     1.518    ff0/CLK100MHZ
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff0/count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.779    ff0/count_reg[3]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  ff0/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.887    ff0/count_reg[0]_i_2_n_4
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.869     2.034    ff0/CLK100MHZ
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[3]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.105     1.623    ff0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.601     1.520    ff0/CLK100MHZ
    SLICE_X7Y88          FDRE                                         r  ff0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ff0/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.782    ff0/count_reg[11]
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  ff0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    ff0/count_reg[8]_i_1_n_4
    SLICE_X7Y88          FDRE                                         r  ff0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.872     2.037    ff0/CLK100MHZ
    SLICE_X7Y88          FDRE                                         r  ff0/count_reg[11]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.105     1.625    ff0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.600     1.519    ff0/CLK100MHZ
    SLICE_X7Y87          FDRE                                         r  ff0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ff0/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.781    ff0/count_reg[7]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  ff0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    ff0/count_reg[4]_i_1_n_4
    SLICE_X7Y87          FDRE                                         r  ff0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.870     2.035    ff0/CLK100MHZ
    SLICE_X7Y87          FDRE                                         r  ff0/count_reg[7]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.105     1.624    ff0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ff0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.601     1.520    ff0/CLK100MHZ
    SLICE_X7Y88          FDRE                                         r  ff0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ff0/count_reg[8]/Q
                         net (fo=2, routed)           0.114     1.775    ff0/count_reg[8]
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.890 r  ff0/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    ff0/count_reg[8]_i_1_n_7
    SLICE_X7Y88          FDRE                                         r  ff0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.872     2.037    ff0/CLK100MHZ
    SLICE_X7Y88          FDRE                                         r  ff0/count_reg[8]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.105     1.625    ff0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.601     1.520    ff0/CLK100MHZ
    SLICE_X7Y89          FDRE                                         r  ff0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ff0/count_reg[12]/Q
                         net (fo=2, routed)           0.116     1.778    ff0/count_reg[12]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  ff0/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.893    ff0/count_reg[12]_i_1_n_7
    SLICE_X7Y89          FDRE                                         r  ff0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.872     2.037    ff0/CLK100MHZ
    SLICE_X7Y89          FDRE                                         r  ff0/count_reg[12]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.105     1.625    ff0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ff0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.601     1.520    ff0/CLK100MHZ
    SLICE_X7Y89          FDRE                                         r  ff0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ff0/count_reg[14]/Q
                         net (fo=2, routed)           0.121     1.782    ff0/count_reg[14]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  ff0/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    ff0/count_reg[12]_i_1_n_5
    SLICE_X7Y89          FDRE                                         r  ff0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.872     2.037    ff0/CLK100MHZ
    SLICE_X7Y89          FDRE                                         r  ff0/count_reg[14]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.105     1.625    ff0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ff0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.599     1.518    ff0/CLK100MHZ
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff0/count_reg[2]/Q
                         net (fo=2, routed)           0.121     1.780    ff0/count_reg[2]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  ff0/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.891    ff0/count_reg[0]_i_2_n_5
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.869     2.034    ff0/CLK100MHZ
    SLICE_X7Y86          FDRE                                         r  ff0/count_reg[2]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.105     1.623    ff0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ff0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.600     1.519    ff0/CLK100MHZ
    SLICE_X7Y87          FDRE                                         r  ff0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ff0/count_reg[4]/Q
                         net (fo=2, routed)           0.117     1.778    ff0/count_reg[4]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  ff0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.893    ff0/count_reg[4]_i_1_n_7
    SLICE_X7Y87          FDRE                                         r  ff0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.870     2.035    ff0/CLK100MHZ
    SLICE_X7Y87          FDRE                                         r  ff0/count_reg[4]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.105     1.624    ff0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ff0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.602     1.521    ff0/CLK100MHZ
    SLICE_X7Y90          FDRE                                         r  ff0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff0/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.780    ff0/count_reg[16]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  ff0/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    ff0/count_reg[16]_i_1_n_7
    SLICE_X7Y90          FDRE                                         r  ff0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.873     2.038    ff0/CLK100MHZ
    SLICE_X7Y90          FDRE                                         r  ff0/count_reg[16]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.105     1.626    ff0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     ff0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y88     ff0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y88     ff0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y89     ff0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y89     ff0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y89     ff0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y89     ff0/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y90     ff0/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     ff0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     ff0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     ff0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y88     ff0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y88     ff0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y88     ff0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y88     ff0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     ff0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     ff0/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     ff0/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     ff0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     ff0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     ff0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y88     ff0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y88     ff0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y88     ff0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y88     ff0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     ff0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     ff0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     ff0/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     ff0/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.612ns  (logic 4.098ns (42.629%)  route 5.515ns (57.371%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  segment_select_reg[1]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  segment_select_reg[1]/Q
                         net (fo=18, routed)          0.826     1.282    segment_select[1]
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.124     1.406 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.688     6.095    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.612 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.612    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.181ns  (logic 4.450ns (54.402%)  route 3.730ns (45.598%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  segment_select_reg[0]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segment_select_reg[0]/Q
                         net (fo=19, routed)          0.808     1.326    segment_select[0]
    SLICE_X1Y85          LUT3 (Prop_lut3_I1_O)        0.150     1.476 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.922     4.398    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.782     8.181 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.181    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.872ns  (logic 4.430ns (56.271%)  route 3.442ns (43.729%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  segment_select_reg[0]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  segment_select_reg[0]/Q
                         net (fo=19, routed)          1.184     1.702    segment_select[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.152     1.854 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.258     4.112    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760     7.872 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.872    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.835ns  (logic 4.194ns (53.533%)  route 3.640ns (46.467%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  segment_select_reg[0]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  segment_select_reg[0]/Q
                         net (fo=19, routed)          1.184     1.702    segment_select[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.124     1.826 r  AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.456     4.282    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.835 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.835    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.703ns  (logic 4.195ns (54.466%)  route 3.507ns (45.534%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  segment_select_reg[0]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  segment_select_reg[0]/Q
                         net (fo=19, routed)          0.782     1.300    segment_select[0]
    SLICE_X1Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.424 r  AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.726     4.149    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     7.703 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.703    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 4.178ns (54.937%)  route 3.427ns (45.063%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  segment_select_reg[0]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  segment_select_reg[0]/Q
                         net (fo=19, routed)          1.182     1.700    segment_select[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.124     1.824 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.245     4.069    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.604 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.604    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.469ns  (logic 4.346ns (58.181%)  route 3.124ns (41.819%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  segment_select_reg[1]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment_select_reg[1]/Q
                         net (fo=18, routed)          0.826     1.282    segment_select[1]
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.150     1.432 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.297     3.730    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.740     7.469 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.469    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 4.422ns (59.245%)  route 3.042ns (40.755%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  segment_select_reg[0]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segment_select_reg[0]/Q
                         net (fo=19, routed)          1.182     1.700    segment_select[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.152     1.852 r  AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.860     3.712    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.752     7.464 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.464    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff2/ff1/SEGMENT_LIGHT_OUT_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.038ns  (logic 4.136ns (58.771%)  route 2.902ns (41.229%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          LDCE                         0.000     0.000 r  ff2/ff1/SEGMENT_LIGHT_OUT_reg[7]/G
    SLICE_X3Y85          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ff2/ff1/SEGMENT_LIGHT_OUT_reg[7]/Q
                         net (fo=1, routed)           2.902     3.461    SEVEN_SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.038 r  SEVEN_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.038    SEVEN_SEG[0]
    T10                                                               r  SEVEN_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff2/ff1/SEGMENT_LIGHT_OUT_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.030ns  (logic 4.114ns (58.528%)  route 2.915ns (41.472%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          LDCE                         0.000     0.000 r  ff2/ff1/SEGMENT_LIGHT_OUT_reg[6]/G
    SLICE_X3Y85          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ff2/ff1/SEGMENT_LIGHT_OUT_reg[6]/Q
                         net (fo=1, routed)           2.915     3.474    SEVEN_SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.030 r  SEVEN_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.030    SEVEN_SEG[1]
    R10                                                               r  SEVEN_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff1/ff3/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/ff3/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE                         0.000     0.000 r  ff1/ff3/tick_reg/C
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff1/ff3/tick_reg/Q
                         net (fo=1, routed)           0.086     0.227    ff1/ff3/tick_reg_n_0
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.045     0.272 r  ff1/ff3/tick__0_i_1__2/O
                         net (fo=1, routed)           0.000     0.272    ff1/ff3/tick
    SLICE_X5Y87          FDRE                                         r  ff1/ff3/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/ff0/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/ff0/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  ff1/ff0/tick_reg/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff1/ff0/tick_reg/Q
                         net (fo=1, routed)           0.087     0.228    ff1/ff0/tick_reg_n_0
    SLICE_X2Y83          LUT2 (Prop_lut2_I0_O)        0.045     0.273 r  ff1/ff0/tick__0_i_1/O
                         net (fo=1, routed)           0.000     0.273    ff1/ff0/tick
    SLICE_X2Y83          FDRE                                         r  ff1/ff0/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/ff2/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/ff2/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE                         0.000     0.000 r  ff1/ff2/count_reg[0]/C
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff1/ff2/count_reg[0]/Q
                         net (fo=7, routed)           0.132     0.273    ff1/ff2/mux_2[0]
    SLICE_X5Y86          LUT5 (Prop_lut5_I0_O)        0.045     0.318 r  ff1/ff2/tick_i_1__1/O
                         net (fo=1, routed)           0.000     0.318    ff1/ff2/tick_i_1__1_n_0
    SLICE_X5Y86          FDRE                                         r  ff1/ff2/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/ff5/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/ff5/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE                         0.000     0.000 r  ff1/ff5/count_reg[0]/C
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff1/ff5/count_reg[0]/Q
                         net (fo=7, routed)           0.116     0.280    ff1/ff5/mux_5[0]
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.045     0.325 r  ff1/ff5/tick_i_1__4/O
                         net (fo=1, routed)           0.000     0.325    ff1/ff5/tick_i_1__4_n_0
    SLICE_X3Y84          FDRE                                         r  ff1/ff5/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/ff4/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/ff4/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.671%)  route 0.148ns (44.329%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  ff1/ff4/count_reg[2]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff1/ff4/count_reg[2]/Q
                         net (fo=5, routed)           0.148     0.289    ff1/ff4/mux_4[2]
    SLICE_X4Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.334 r  ff1/ff4/tick_i_1__3/O
                         net (fo=1, routed)           0.000     0.334    ff1/ff4/tick_i_1__3_n_0
    SLICE_X4Y85          FDRE                                         r  ff1/ff4/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/ff6/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/ff6/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  ff1/ff6/tick_reg/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff1/ff6/tick_reg/Q
                         net (fo=1, routed)           0.155     0.296    ff1/ff6/tick_reg_n_0
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.045     0.341 r  ff1/ff6/tick__0_i_1__5/O
                         net (fo=1, routed)           0.000     0.341    ff1/ff6/tick
    SLICE_X0Y84          FDRE                                         r  ff1/ff6/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/ff6/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/ff6/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.616%)  route 0.161ns (46.384%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff1/ff6/count_reg[0]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff1/ff6/count_reg[0]/Q
                         net (fo=7, routed)           0.161     0.302    ff1/ff6/mux_6[0]
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.045     0.347 r  ff1/ff6/tick_i_1__5/O
                         net (fo=1, routed)           0.000     0.347    ff1/ff6/tick_i_1__5_n_0
    SLICE_X0Y85          FDRE                                         r  ff1/ff6/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/ff0/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/ff0/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.386%)  route 0.176ns (48.614%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE                         0.000     0.000 r  ff1/ff0/count_reg[2]/C
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff1/ff0/count_reg[2]/Q
                         net (fo=5, routed)           0.176     0.317    ff1/ff0/mux_0[2]
    SLICE_X3Y83          LUT5 (Prop_lut5_I3_O)        0.045     0.362 r  ff1/ff0/tick_i_1/O
                         net (fo=1, routed)           0.000     0.362    ff1/ff0/tick_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  ff1/ff0/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/ff7/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/ff7/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  ff1/ff7/count_reg[0]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff1/ff7/count_reg[0]/Q
                         net (fo=6, routed)           0.179     0.320    ff1/ff7/mux_7[0]
    SLICE_X1Y86          LUT2 (Prop_lut2_I0_O)        0.042     0.362 r  ff1/ff7/count[1]_i_1__6/O
                         net (fo=1, routed)           0.000     0.362    ff1/ff7/count[1]_i_1__6_n_0
    SLICE_X1Y86          FDRE                                         r  ff1/ff7/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/ff1/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/ff1/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.227ns (62.123%)  route 0.138ns (37.877%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE                         0.000     0.000 r  ff1/ff1/count_reg[1]/C
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ff1/ff1/count_reg[1]/Q
                         net (fo=6, routed)           0.138     0.266    ff1/ff1/mux_1[1]
    SLICE_X5Y85          LUT5 (Prop_lut5_I2_O)        0.099     0.365 r  ff1/ff1/tick_i_1__0/O
                         net (fo=1, routed)           0.000     0.365    ff1/ff1/tick_i_1__0_n_0
    SLICE_X5Y85          FDRE                                         r  ff1/ff1/tick_reg/D
  -------------------------------------------------------------------    -------------------





