0.6
2018.1
Apr  4 2018
18:43:17
/home/vighnesh/project_4/project_4.sim/sim_1/synth/timing/xsim/sigmoid_unit_time_synth.v,1531480832,verilog,,,,MULT_ACC_LD;MULT_ACC_LD_0;MULT_ACC_LD_1;MULT_ACC_LD_2;glbl;sigmoid_unit,,,,,,,,
