INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nikit/verilogProjects/counter/counter.sim/sim_1/synth/timing/xsim/counter_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
INFO: [VRFC 10-311] analyzing module glbl
