set top_level traditional_smart_systolic_array 
set verilog_files [list \
                    ../src/smart_systolic_arr_outer_sheath.v \
                    ../src/smart_systolic_arr_inner_sheath.v \
                    ../src/smart_mac.v \
                    ../src/traditional_systolic.v \
                    ../src/traditional_mac.v \
                    ]
