// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================


`timescale 1ns/1ps

module width48router_network_table_V_if (
    // system singals
    input  wire        clk,
    input  wire        reset,
    // user signals
    input  wire [7:0]  network_table_V_address0,
    input  wire        network_table_V_ce0,
    output wire [47:0] network_table_V_q0,
    // bus signals
    output wire        Clk_A,
    output wire        Rst_A,
    output wire        EN_A,
    output wire [7:0]  WEN_A,
    output wire [31:0] Addr_A,
    output wire [63:0] Dout_A,
    input  wire [63:0] Din_A
);
//------------------------Body---------------------------
assign Clk_A              = clk;
assign Rst_A              = reset;
assign EN_A               = network_table_V_ce0;
assign Addr_A             = {network_table_V_address0, 3'b0};
assign WEN_A              = 8'b0;
assign Dout_A             = 64'b0;
assign network_table_V_q0 = Din_A[47:0];

endmodule
