--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx11\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Regulator.twx Regulator.ncd -o Regulator.twr Regulator.pcf
-ucf Regulator.ucf

Design file:              Regulator.ncd
Physical constraint file: Regulator.pcf
Device,package,speed:     xc3s1000,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
WE1<0>      |    1.991(R)|   -0.473(R)|clk_BUFGP         |   0.000|
WE1<1>      |    1.916(R)|   -0.413(R)|clk_BUFGP         |   0.000|
WE1<2>      |    1.766(R)|   -0.267(R)|clk_BUFGP         |   0.000|
WE1<3>      |    1.697(R)|   -0.213(R)|clk_BUFGP         |   0.000|
WE1<4>      |    1.961(R)|   -0.428(R)|clk_BUFGP         |   0.000|
WE1<5>      |    2.216(R)|   -0.633(R)|clk_BUFGP         |   0.000|
WE1<6>      |    2.435(R)|   -0.794(R)|clk_BUFGP         |   0.000|
WE1<7>      |    2.243(R)|   -0.641(R)|clk_BUFGP         |   0.000|
WE2<0>      |    3.381(R)|   -1.280(R)|clk_BUFGP         |   0.000|
WE2<1>      |    6.245(R)|   -1.669(R)|clk_BUFGP         |   0.000|
WE2<2>      |    6.347(R)|   -1.423(R)|clk_BUFGP         |   0.000|
WE2<3>      |    5.799(R)|   -1.207(R)|clk_BUFGP         |   0.000|
WE2<4>      |    6.470(R)|   -1.081(R)|clk_BUFGP         |   0.000|
WE2<5>      |    7.520(R)|   -1.814(R)|clk_BUFGP         |   0.000|
WE2<6>      |    5.636(R)|   -1.127(R)|clk_BUFGP         |   0.000|
WE2<7>      |    6.170(R)|   -1.127(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CLKwy       |   13.412(R)|clk_BUFGP         |   0.000|
SA          |   18.630(R)|clk_BUFGP         |   0.000|
SB          |   17.863(R)|clk_BUFGP         |   0.000|
SC          |   19.610(R)|clk_BUFGP         |   0.000|
SD          |   20.008(R)|clk_BUFGP         |   0.000|
SE          |   19.900(R)|clk_BUFGP         |   0.000|
SF          |   18.596(R)|clk_BUFGP         |   0.000|
SG          |   19.303(R)|clk_BUFGP         |   0.000|
WY<0>       |   11.220(R)|clk_BUFGP         |   0.000|
WY<1>       |   10.570(R)|clk_BUFGP         |   0.000|
WY<2>       |   12.717(R)|clk_BUFGP         |   0.000|
grzalka     |   15.718(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.157|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jan 23 21:05:44 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 158 MB



