Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 11 21:32:13 2024
| Host         : Pakuko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (9)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.223ns  (logic 5.346ns (32.955%)  route 10.877ns (67.045%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=10, routed)          4.238     5.690    sw_IBUF[13]
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.124     5.814 r  led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.667     6.481    led_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.605 r  led_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.468     7.073    led_OBUF[3]
    SLICE_X0Y18          LUT6 (Prop_lut6_I2_O)        0.124     7.197 r  led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           5.504    12.702    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    16.223 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.223    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.713ns  (logic 5.570ns (35.451%)  route 10.142ns (64.549%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=10, routed)          4.387     5.840    sw_IBUF[13]
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.124     5.964 f  led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.674     6.638    led_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.152     6.790 f  led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.599     7.388    led_OBUF[0]
    SLICE_X0Y19          LUT4 (Prop_lut4_I2_O)        0.326     7.714 r  led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.483    12.197    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    15.713 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.713    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.634ns  (logic 5.436ns (43.024%)  route 7.199ns (56.976%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=10, routed)          4.387     5.840    sw_IBUF[13]
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.124     5.964 r  led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.674     6.638    led_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.152     6.790 r  led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.138     8.927    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    12.634 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.634    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.424ns  (logic 5.231ns (42.101%)  route 7.193ns (57.899%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=10, routed)          4.040     5.493    sw_IBUF[13]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.617 r  led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.433     6.050    led_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.174 r  led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.721     8.894    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.424 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.424    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.811ns  (logic 5.210ns (44.110%)  route 6.601ns (55.890%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=10, routed)          4.238     5.690    sw_IBUF[13]
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.124     5.814 r  led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.667     6.481    led_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.605 r  led_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.697     8.302    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.811 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.811    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.454ns  (logic 5.204ns (45.433%)  route 6.250ns (54.567%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=14, routed)          3.943     5.398    sw_IBUF[14]
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.124     5.522 r  led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.622     6.145    led_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.269 r  led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.685     7.954    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.454 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.454    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_inst/C_reg/G
                            (positive level-sensitive latch)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.059ns  (logic 4.066ns (50.460%)  route 3.992ns (49.540%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         LDCE                         0.000     0.000 r  ALU_inst/C_reg/G
    SLICE_X28Y36         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ALU_inst/C_reg/Q
                         net (fo=1, routed)           3.992     4.551    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.059 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.059    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            ALU_inst/C_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.174ns  (logic 1.593ns (22.200%)  route 5.582ns (77.800%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=8, routed)           3.779     5.248    ALU_inst/sw_IBUF[8]
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.124     5.372 r  ALU_inst/C_reg_i_1/O
                         net (fo=1, routed)           1.802     7.174    ALU_inst/C_reg_i_1_n_0
    SLICE_X28Y36         LDCE                                         r  ALU_inst/C_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            ALU_inst/C_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 0.272ns (16.052%)  route 1.422ns (83.948%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           0.586     0.813    ALU_inst/sw_IBUF[7]
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.045     0.858 r  ALU_inst/C_reg_i_1/O
                         net (fo=1, routed)           0.836     1.694    ALU_inst/C_reg_i_1_n_0
    SLICE_X28Y36         LDCE                                         r  ALU_inst/C_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.484ns (62.839%)  route 0.878ns (37.161%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           0.530     0.760    sw_IBUF[1]
    SLICE_X0Y18          LUT6 (Prop_lut6_I2_O)        0.045     0.805 r  led_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.348     1.152    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.362 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.362    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.468ns (61.809%)  route 0.907ns (38.191%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=9, routed)           0.571     0.792    sw_IBUF[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.045     0.837 r  led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.336     1.173    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.375 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.375    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.542ns (58.156%)  route 1.109ns (41.844%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=5, routed)           0.565     0.796    sw_IBUF[2]
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.042     0.838 r  led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.545     1.383    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.651 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.651    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_inst/C_reg/G
                            (positive level-sensitive latch)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.797ns  (logic 1.366ns (48.859%)  route 1.430ns (51.141%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         LDCE                         0.000     0.000 r  ALU_inst/C_reg/G
    SLICE_X28Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ALU_inst/C_reg/Q
                         net (fo=1, routed)           1.430     1.588    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     2.797 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.797    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.950ns  (logic 1.542ns (52.261%)  route 1.408ns (47.739%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=9, routed)           0.515     0.736    sw_IBUF[0]
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.045     0.781 r  led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.107     0.888    led_OBUF[1]_inst_i_3_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.933 r  led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.786     1.719    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.950 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.950    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.886ns  (logic 1.527ns (39.306%)  route 2.359ns (60.694%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=9, routed)           0.571     0.792    sw_IBUF[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.045     0.837 f  led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.071     0.909    led_OBUF[2]
    SLICE_X0Y19          LUT4 (Prop_lut4_I1_O)        0.045     0.954 r  led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.716     2.669    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.886 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.886    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.209ns  (logic 1.494ns (35.506%)  route 2.714ns (64.494%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           0.560     0.787    sw_IBUF[7]
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.045     0.832 r  led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.154     2.986    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.209 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.209    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





