Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Fri Mar 11 02:34:25 2022
| Host         : DESKTOP-0NNGBEI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/result_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.809        0.000                      0                  526        0.155        0.000                      0                  526        3.500        0.000                       0                   285  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.809        0.000                      0                  526        0.155        0.000                      0                  526        3.500        0.000                       0                   285  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 Inst_i2c/byteSel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c/Inst_i2c_master/sda_int_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.200ns (19.605%)  route 4.921ns (80.395%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.754     5.388    Inst_i2c/clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  Inst_i2c/byteSel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.844 r  Inst_i2c/byteSel_reg[1]/Q
                         net (fo=22, routed)          1.030     6.874    Inst_i2c/Inst_i2c_master/Q[1]
    SLICE_X38Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.998 r  Inst_i2c/Inst_i2c_master/data_tx[5]_i_19/O
                         net (fo=51, routed)          0.959     7.958    Inst_i2c/Inst_i2c_master/data_tx[5]_i_19_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I1_O)        0.124     8.082 r  Inst_i2c/Inst_i2c_master/data_tx[4]_i_9/O
                         net (fo=1, routed)           0.842     8.923    Inst_i2c/Inst_i2c_master/data_tx[4]_i_9_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.047 r  Inst_i2c/Inst_i2c_master/data_tx[4]_i_3/O
                         net (fo=1, routed)           0.873     9.920    Inst_i2c/Inst_i2c_master/data_tx[4]_i_3_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124    10.044 r  Inst_i2c/Inst_i2c_master/data_tx[4]_i_2/O
                         net (fo=2, routed)           0.725    10.769    Inst_i2c/Inst_i2c_master/data_wr[4]
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.124    10.893 r  Inst_i2c/Inst_i2c_master/sda_int_i_3/O
                         net (fo=1, routed)           0.492    11.385    Inst_i2c/Inst_i2c_master/sda_int_i_3_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.124    11.509 r  Inst_i2c/Inst_i2c_master/sda_int_i_1/O
                         net (fo=1, routed)           0.000    11.509    Inst_i2c/Inst_i2c_master/sda_int_i_1_n_0
    SLICE_X41Y37         FDPE                                         r  Inst_i2c/Inst_i2c_master/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.575    12.933    Inst_i2c/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y37         FDPE                                         r  Inst_i2c/Inst_i2c_master/sda_int_reg/C
                         clock pessimism              0.391    13.324    
                         clock uncertainty           -0.035    13.289    
    SLICE_X41Y37         FDPE (Setup_fdpe_C_D)        0.029    13.318    Inst_i2c/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         13.318    
                         arrival time                         -11.509    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 selectMode_test_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c/Inst_i2c_master/data_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 1.014ns (18.273%)  route 4.535ns (81.727%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.755     5.389    clk_IBUF_BUFG
    SLICE_X38Y43         FDCE                                         r  selectMode_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDCE (Prop_fdce_C_Q)         0.518     5.907 f  selectMode_test_reg[0]/Q
                         net (fo=62, routed)          1.219     7.126    Inst_i2c/Inst_i2c_master/selectMode[0]
    SLICE_X33Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.250 f  Inst_i2c/Inst_i2c_master/data_tx[5]_i_22/O
                         net (fo=11, routed)          1.103     8.353    Inst_i2c/Inst_i2c_master/data_tx[5]_i_22_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.477 f  Inst_i2c/Inst_i2c_master/data_tx[6]_i_11/O
                         net (fo=1, routed)           0.627     9.104    Inst_i2c/Inst_i2c_master/data_tx[6]_i_11_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.228 f  Inst_i2c/Inst_i2c_master/data_tx[6]_i_3/O
                         net (fo=1, routed)           0.941    10.169    Inst_i2c/Inst_i2c_master/data_tx[6]_i_3_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.293 r  Inst_i2c/Inst_i2c_master/data_tx[6]_i_2/O
                         net (fo=2, routed)           0.645    10.938    Inst_i2c/Inst_i2c_master/data_wr[6]
    SLICE_X39Y37         FDRE                                         r  Inst_i2c/Inst_i2c_master/data_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.574    12.932    Inst_i2c/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  Inst_i2c/Inst_i2c_master/data_tx_reg[6]/C
                         clock pessimism              0.428    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)       -0.061    13.264    Inst_i2c/Inst_i2c_master/data_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         13.264    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 0.980ns (20.644%)  route 3.767ns (79.356%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 12.853 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.744     5.378    Inst_keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.834 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/Q
                         net (fo=64, routed)          1.380     7.214    Inst_keyboard/ps2_keyboard_0/ps2_code[4]
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.338 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.619     7.957    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.081 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.574     8.655    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X33Y32         LUT5 (Prop_lut5_I0_O)        0.124     8.779 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.678     9.457    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.152     9.609 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.516    10.125    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X35Y32         FDRE                                         r  Inst_keyboard/ascii_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.495    12.853    Inst_keyboard/clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  Inst_keyboard/ascii_reg[0]/C
                         clock pessimism              0.391    13.244    
                         clock uncertainty           -0.035    13.209    
    SLICE_X35Y32         FDRE (Setup_fdre_C_CE)      -0.413    12.796    Inst_keyboard/ascii_reg[0]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 0.980ns (20.644%)  route 3.767ns (79.356%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 12.853 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.744     5.378    Inst_keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.834 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/Q
                         net (fo=64, routed)          1.380     7.214    Inst_keyboard/ps2_keyboard_0/ps2_code[4]
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.338 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.619     7.957    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.081 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.574     8.655    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X33Y32         LUT5 (Prop_lut5_I0_O)        0.124     8.779 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.678     9.457    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.152     9.609 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.516    10.125    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X35Y32         FDRE                                         r  Inst_keyboard/ascii_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.495    12.853    Inst_keyboard/clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  Inst_keyboard/ascii_reg[3]/C
                         clock pessimism              0.391    13.244    
                         clock uncertainty           -0.035    13.209    
    SLICE_X35Y32         FDRE (Setup_fdre_C_CE)      -0.413    12.796    Inst_keyboard/ascii_reg[3]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 0.980ns (20.644%)  route 3.767ns (79.356%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 12.853 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.744     5.378    Inst_keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.834 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/Q
                         net (fo=64, routed)          1.380     7.214    Inst_keyboard/ps2_keyboard_0/ps2_code[4]
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.338 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.619     7.957    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.081 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.574     8.655    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X33Y32         LUT5 (Prop_lut5_I0_O)        0.124     8.779 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.678     9.457    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.152     9.609 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.516    10.125    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X35Y32         FDRE                                         r  Inst_keyboard/ascii_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.495    12.853    Inst_keyboard/clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  Inst_keyboard/ascii_reg[4]/C
                         clock pessimism              0.391    13.244    
                         clock uncertainty           -0.035    13.209    
    SLICE_X35Y32         FDRE (Setup_fdre_C_CE)      -0.413    12.796    Inst_keyboard/ascii_reg[4]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.980ns (20.661%)  route 3.763ns (79.339%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 12.854 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.744     5.378    Inst_keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.834 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/Q
                         net (fo=64, routed)          1.380     7.214    Inst_keyboard/ps2_keyboard_0/ps2_code[4]
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.338 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.619     7.957    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.081 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.574     8.655    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X33Y32         LUT5 (Prop_lut5_I0_O)        0.124     8.779 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.678     9.457    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.152     9.609 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.512    10.121    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X35Y33         FDRE                                         r  Inst_keyboard/ascii_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.496    12.854    Inst_keyboard/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  Inst_keyboard/ascii_reg[2]/C
                         clock pessimism              0.391    13.245    
                         clock uncertainty           -0.035    13.210    
    SLICE_X35Y33         FDRE (Setup_fdre_C_CE)      -0.413    12.797    Inst_keyboard/ascii_reg[2]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.980ns (20.665%)  route 3.762ns (79.335%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 12.854 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.744     5.378    Inst_keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.834 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/Q
                         net (fo=64, routed)          1.380     7.214    Inst_keyboard/ps2_keyboard_0/ps2_code[4]
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.338 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.619     7.957    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.081 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.574     8.655    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X33Y32         LUT5 (Prop_lut5_I0_O)        0.124     8.779 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.678     9.457    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.152     9.609 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.511    10.120    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X34Y33         FDRE                                         r  Inst_keyboard/ascii_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.496    12.854    Inst_keyboard/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  Inst_keyboard/ascii_reg[1]/C
                         clock pessimism              0.391    13.245    
                         clock uncertainty           -0.035    13.210    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.377    12.833    Inst_keyboard/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.980ns (20.665%)  route 3.762ns (79.335%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 12.854 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.744     5.378    Inst_keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.834 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/Q
                         net (fo=64, routed)          1.380     7.214    Inst_keyboard/ps2_keyboard_0/ps2_code[4]
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.338 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.619     7.957    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.081 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.574     8.655    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X33Y32         LUT5 (Prop_lut5_I0_O)        0.124     8.779 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.678     9.457    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.152     9.609 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.511    10.120    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X34Y33         FDRE                                         r  Inst_keyboard/ascii_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.496    12.854    Inst_keyboard/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  Inst_keyboard/ascii_reg[5]/C
                         clock pessimism              0.391    13.245    
                         clock uncertainty           -0.035    13.210    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.377    12.833    Inst_keyboard/ascii_reg[5]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.980ns (20.665%)  route 3.762ns (79.335%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 12.854 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.744     5.378    Inst_keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.834 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/Q
                         net (fo=64, routed)          1.380     7.214    Inst_keyboard/ps2_keyboard_0/ps2_code[4]
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.338 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.619     7.957    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.081 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.574     8.655    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X33Y32         LUT5 (Prop_lut5_I0_O)        0.124     8.779 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.678     9.457    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.152     9.609 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.511    10.120    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X34Y33         FDRE                                         r  Inst_keyboard/ascii_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.496    12.854    Inst_keyboard/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  Inst_keyboard/ascii_reg[6]/C
                         clock pessimism              0.391    13.245    
                         clock uncertainty           -0.035    13.210    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.377    12.833    Inst_keyboard/ascii_reg[6]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 Inst_i2c/byteSel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c/Inst_i2c_master/data_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 0.952ns (18.533%)  route 4.185ns (81.467%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.754     5.388    Inst_i2c/clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  Inst_i2c/byteSel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.844 r  Inst_i2c/byteSel_reg[1]/Q
                         net (fo=22, routed)          1.030     6.874    Inst_i2c/Inst_i2c_master/Q[1]
    SLICE_X38Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.998 r  Inst_i2c/Inst_i2c_master/data_tx[5]_i_19/O
                         net (fo=51, routed)          0.959     7.958    Inst_i2c/Inst_i2c_master/data_tx[5]_i_19_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I1_O)        0.124     8.082 r  Inst_i2c/Inst_i2c_master/data_tx[4]_i_9/O
                         net (fo=1, routed)           0.842     8.923    Inst_i2c/Inst_i2c_master/data_tx[4]_i_9_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.047 r  Inst_i2c/Inst_i2c_master/data_tx[4]_i_3/O
                         net (fo=1, routed)           0.873     9.920    Inst_i2c/Inst_i2c_master/data_tx[4]_i_3_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124    10.044 r  Inst_i2c/Inst_i2c_master/data_tx[4]_i_2/O
                         net (fo=2, routed)           0.481    10.525    Inst_i2c/Inst_i2c_master/data_wr[4]
    SLICE_X39Y37         FDRE                                         r  Inst_i2c/Inst_i2c_master/data_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.574    12.932    Inst_i2c/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  Inst_i2c/Inst_i2c_master/data_tx_reg[4]/C
                         clock pessimism              0.428    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)       -0.081    13.244    Inst_i2c/Inst_i2c_master/data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                         -10.525    
  -------------------------------------------------------------------
                         slack                                  2.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c/Inst_i2c_master/scl_ena_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.549%)  route 0.074ns (28.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.590     1.468    Inst_i2c/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y35         FDCE                                         r  Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.074     1.683    Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.045     1.728 r  Inst_i2c/Inst_i2c_master/scl_ena_i_1/O
                         net (fo=1, routed)           0.000     1.728    Inst_i2c/Inst_i2c_master/scl_ena_i_1_n_0
    SLICE_X41Y35         FDCE                                         r  Inst_i2c/Inst_i2c_master/scl_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.858     1.983    Inst_i2c/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  Inst_i2c/Inst_i2c_master/scl_ena_reg/C
                         clock pessimism             -0.502     1.481    
    SLICE_X41Y35         FDCE (Hold_fdce_C_D)         0.092     1.573    Inst_i2c/Inst_i2c_master/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Inst_i2c/Inst_i2c_master/data_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c/Inst_i2c_master/data_clk_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.420%)  route 0.092ns (39.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.590     1.468    Inst_i2c/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  Inst_i2c/Inst_i2c_master/data_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Inst_i2c/Inst_i2c_master/data_clk_reg/Q
                         net (fo=7, routed)           0.092     1.701    Inst_i2c/Inst_i2c_master/data_clk
    SLICE_X41Y34         FDRE                                         r  Inst_i2c/Inst_i2c_master/data_clk_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.857     1.982    Inst_i2c/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  Inst_i2c/Inst_i2c_master/data_clk_prev_reg/C
                         clock pessimism             -0.514     1.468    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.075     1.543    Inst_i2c/Inst_i2c_master/data_clk_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 count_ascii_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ascii128_code_test_reg[29]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.561     1.439    clk_IBUF_BUFG
    SLICE_X33Y35         FDPE                                         r  count_ascii_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.580 r  count_ascii_reg[3]/Q
                         net (fo=75, routed)          0.134     1.714    Inst_keyboard/Q[0]
    SLICE_X32Y35         LUT3 (Prop_lut3_I2_O)        0.045     1.759 r  Inst_keyboard/ascii128_code_test[29]_i_1/O
                         net (fo=1, routed)           0.000     1.759    p_2_in[29]
    SLICE_X32Y35         FDPE                                         r  ascii128_code_test_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.828     1.953    clk_IBUF_BUFG
    SLICE_X32Y35         FDPE                                         r  ascii128_code_test_reg[29]/C
                         clock pessimism             -0.501     1.452    
    SLICE_X32Y35         FDPE (Hold_fdpe_C_D)         0.120     1.572    ascii128_code_test_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Inst_keyboard/ps2_keyboard_0/sync_ffs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.585     1.463    Inst_keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/sync_ffs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  Inst_keyboard/ps2_keyboard_0/sync_ffs_reg[1]/Q
                         net (fo=1, routed)           0.125     1.729    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/Q[0]
    SLICE_X40Y29         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.852     1.977    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.075     1.538    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Inst_i2c/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c/lcd_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.190ns (58.593%)  route 0.134ns (41.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.592     1.470    Inst_i2c/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  Inst_i2c/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Inst_i2c/next_state_reg[0]/Q
                         net (fo=13, routed)          0.134     1.745    Inst_i2c/state[0]
    SLICE_X40Y38         LUT4 (Prop_lut4_I2_O)        0.049     1.794 r  Inst_i2c/lcd_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.794    Inst_i2c/lcd_count[1]_i_1_n_0
    SLICE_X40Y38         FDRE                                         r  Inst_i2c/lcd_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.861     1.986    Inst_i2c/clk_IBUF_BUFG
    SLICE_X40Y38         FDRE                                         r  Inst_i2c/lcd_count_reg[1]/C
                         clock pessimism             -0.503     1.483    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.107     1.590    Inst_i2c/lcd_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Inst_keyboard/prev_ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.559     1.437    Inst_keyboard/clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  Inst_keyboard/prev_ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.128     1.565 f  Inst_keyboard/prev_ps2_code_new_reg/Q
                         net (fo=2, routed)           0.069     1.634    Inst_keyboard/ps2_keyboard_0/prev_ps2_code_new
    SLICE_X33Y32         LUT5 (Prop_lut5_I0_O)        0.099     1.733 r  Inst_keyboard/ps2_keyboard_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.733    Inst_keyboard/ps2_keyboard_0_n_19
    SLICE_X33Y32         FDRE                                         r  Inst_keyboard/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.825     1.950    Inst_keyboard/clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  Inst_keyboard/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.513     1.437    
    SLICE_X33Y32         FDRE (Hold_fdre_C_D)         0.091     1.528    Inst_keyboard/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Inst_i2c/skip_nibble_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c/skip_nibble_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.592     1.470    Inst_i2c/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  Inst_i2c/skip_nibble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Inst_i2c/skip_nibble_reg/Q
                         net (fo=3, routed)           0.114     1.725    Inst_i2c/skip_nibble_reg_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.770 r  Inst_i2c/skip_nibble_i_1/O
                         net (fo=1, routed)           0.000     1.770    Inst_i2c/skip_nibble_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  Inst_i2c/skip_nibble_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.861     1.986    Inst_i2c/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  Inst_i2c/skip_nibble_reg/C
                         clock pessimism             -0.516     1.470    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.091     1.561    Inst_i2c/skip_nibble_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 count_ascii_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ascii128_code_test_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.880%)  route 0.180ns (49.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.561     1.439    clk_IBUF_BUFG
    SLICE_X33Y35         FDPE                                         r  count_ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.580 f  count_ascii_reg[5]/Q
                         net (fo=73, routed)          0.180     1.760    Inst_keyboard/Q[2]
    SLICE_X34Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.805 r  Inst_keyboard/ascii128_code_test[5]_i_1/O
                         net (fo=1, routed)           0.000     1.805    Inst_keyboard_n_1
    SLICE_X34Y35         FDPE                                         r  ascii128_code_test_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.829     1.954    clk_IBUF_BUFG
    SLICE_X34Y35         FDPE                                         r  ascii128_code_test_reg[5]/C
                         clock pessimism             -0.480     1.474    
    SLICE_X34Y35         FDPE (Hold_fdpe_C_D)         0.120     1.594    ascii128_code_test_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Inst_keyboard/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.764%)  route 0.110ns (40.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.560     1.438    Inst_keyboard/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  Inst_keyboard/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  Inst_keyboard/ascii_reg[1]/Q
                         net (fo=1, routed)           0.110     1.712    Inst_keyboard/ascii_reg_n_0_[1]
    SLICE_X35Y35         FDRE                                         r  Inst_keyboard/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.829     1.954    Inst_keyboard/clk_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  Inst_keyboard/ascii_code_reg[1]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.047     1.501    Inst_keyboard/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Inst_i2c/Inst_i2c_master/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c/i2c_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.175%)  route 0.164ns (46.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.590     1.468    Inst_i2c/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y36         FDPE                                         r  Inst_i2c/Inst_i2c_master/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.609 f  Inst_i2c/Inst_i2c_master/busy_reg/Q
                         net (fo=5, routed)           0.164     1.773    Inst_i2c/Inst_i2c_master/i2c_busy
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  Inst_i2c/Inst_i2c_master/i2c_enable_i_1/O
                         net (fo=1, routed)           0.000     1.818    Inst_i2c/Inst_i2c_master_n_5
    SLICE_X42Y37         FDRE                                         r  Inst_i2c/i2c_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.859     1.984    Inst_i2c/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Inst_i2c/i2c_enable_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.120     1.604    Inst_i2c/i2c_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X40Y35    Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y35    Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y36    Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y36    Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y36    Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y35    Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y36    Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y33    Inst_i2c/Inst_i2c_master/count_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y33    Inst_i2c/Inst_i2c_master/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y33    Inst_keyboard/shift_r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y33    Inst_keyboard/ascii_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y33    Inst_keyboard/ascii_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y33    Inst_keyboard/ascii_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y33    Inst_keyboard/ascii_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y33    Inst_keyboard/control_l_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y33    Inst_keyboard/control_r_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X40Y35    Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y35    Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y36    Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X40Y35    Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y35    Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y36    Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y36    Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y36    Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y35    Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y36    Inst_i2c/Inst_i2c_master/FSM_onehot_state_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y37    Inst_i2c/Inst_i2c_master/data_tx_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y37    Inst_i2c/Inst_i2c_master/data_tx_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y37    Inst_i2c/Inst_i2c_master/data_tx_reg[7]/C



