{"Edouard Bugnion": [0, ["Memory System Characterization of Commercial Workloads", ["Luiz Andre Barroso", "Kourosh Gharachorloo", "Edouard Bugnion"], "https://doi.org/10.1109/ISCA.1998.694758", "isca", 1998]], "Walter E. Baker": [0, ["Performance Characterization of a Quad Pentium Pro SMP using OLTP Workloads", ["Kimberly Keeton", "David A. Patterson", "Yong Qiang He", "Roger C. Raphael", "Walter E. Baker"], "https://doi.org/10.1109/ISCA.1998.694759", "isca", 1998]], "Brian N. Bershad": [0, ["Execution Characteristics of Desktop Applications on Windows NT", ["Dennis C. Lee", "Patrick Crowley", "Jean-Loup Baer", "Thomas E. Anderson", "Brian N. Bershad"], "https://doi.org/10.1109/ISCA.1998.694760", "isca", 1998]], "Sujay S. Parekh": [0, ["An Analysis of Database Workload Performance on Simultaneous Multithreaded Processors", ["Jack L. Lo", "Luiz Andre Barroso", "Susan J. Eggers", "Kourosh Gharachorloo", "Henry M. Levy", "Sujay S. Parekh"], "https://doi.org/10.1109/ISCA.1998.694761", "isca", 1998]], "Yale N. Patt": [0, ["An Analysis of Correlation and Predictability: What Makes Two-Level Branch Predictors Work", ["Marius Evers", "Sanjay J. Patel", "Robert S. Chappell", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.1998.694762", "isca", 1998], ["Improving Trace Cache Effectiveness with Branch Promotion and Trace Packing", ["Sanjay J. Patel", "Marius Evers", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.1998.694786", "isca", 1998]], "Shlomo Weiss": [0, ["Branch Prediction Based on Universal Data Compression Algorithms", ["Eitan Federovsky", "Meir Feder", "Shlomo Weiss"], "https://doi.org/10.1109/ISCA.1998.694763", "isca", 1998]], "James E. Smith": [0, ["Modeling Program Predictability", ["Yiannakis Sazeides", "James E. Smith"], "https://doi.org/10.1109/ISCA.1998.694764", "isca", 1998]], "Michael Shantz": [0, ["Multi-Level Texture Caching for 3D Graphics Hardware", ["Michael Cox", "Narendra Bhandari", "Michael Shantz"], "https://doi.org/10.1109/ISCA.1998.694765", "isca", 1998]], "Erwin Oertli": [0, ["Switcherland: A QoS Communication Architecture for Workstation Clusters", ["Hans Eberle", "Erwin Oertli"], "https://doi.org/10.1109/ISCA.1998.694766", "isca", 1998]], "Flaviu Cristian": [0, ["Declustered Disk Array Architectures with Optimal and Near-Optimal Parallelism", ["Guillermo A. Alvarez", "Walter A. Burkhard", "Larry J. Stockmeyer", "Flaviu Cristian"], "https://doi.org/10.1109/ISCA.1998.694767", "isca", 1998]], "Andrew R. Pleszkun": [0, ["Confidence Estimation for Speculation Control", ["Dirk Grunwald", "Artur Klauser", "Srilatha Manne", "Andrew R. Pleszkun"], "https://doi.org/10.1109/ISCA.1998.694768", "isca", 1998]], "Dirk Grunwald": [0, ["Pipeline Gating: Speculation Control for Energy Reduction", ["Srilatha Manne", "Artur Klauser", "Dirk Grunwald"], "https://doi.org/10.1109/ISCA.1998.694769", "isca", 1998], ["Selective Eager Execution on the PolyPath Architecture", ["Artur Klauser", "Abhijit Paithankar", "Dirk Grunwald"], "https://doi.org/10.1109/ISCA.1998.694785", "isca", 1998]], "Joel S. Emer": [0, ["Memory Dependence Prediction Using Store Sets", ["George Z. Chrysos", "Joel S. Emer"], "https://doi.org/10.1109/ISCA.1998.694770", "isca", 1998]], "Juan J. Navarro": [0, ["Dynamic History-length Fitting: A Third Level of Adaptivity for Branch Prediction", ["Toni Juan", "Sanji Sanjeevan", "Juan J. Navarro"], "https://doi.org/10.1109/ISCA.1998.694771", "isca", 1998]], "Urs Holzle": [0, ["Accurate Indirect Branch Prediction", ["Karel Driesen", "Urs Holzle"], "https://doi.org/10.1109/ISCA.1998.694772", "isca", 1998]], "Mark D. Hill": [0, ["Using Prediction to Accelerate Coherence Protocols", ["Shubhendu S. Mukherjee", "Mark D. Hill"], "https://doi.org/10.1109/ISCA.1998.694773", "isca", 1998]], "Timothy Sherwood": [0, ["Active Pages: A Computation Model for Intelligent Memory", ["Mark Oskin", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1109/ISCA.1998.694774", "isca", 1998]], "John B. Carter": [0, ["Increasing TLB Reach Using Superpages Backed by Shadow Memory", ["Mark R. Swanson", "Leigh Stoller", "John B. Carter"], "https://doi.org/10.1109/ISCA.1998.694775", "isca", 1998]], "Michel Dubois": [0, ["Options for Dynamic Address Translation in COMAs", ["Xiaogang Qiu", "Michel Dubois"], "https://doi.org/10.1109/ISCA.1998.694776", "isca", 1998]], "Wen-mei W. Hwu": [0, ["Integrated Predicated and Speculative Execution in the IMPACT EPIC Architecture", ["David I. August", "Daniel A. Connors", "Scott A. Mahlke", "John W. Sias", "Kevin M. Crozier", "Ben-Chung Cheng", "Patrick R. Eaton", "Qudus B. Olaniran", "Wen-mei W. Hwu"], "https://doi.org/10.1109/ISCA.1998.694777", "isca", 1998]], "Dean M. Tullsen": [0, ["Threaded Multiple Path Execution", ["Steven Wallace", "Brad Calder", "Dean M. Tullsen"], "https://doi.org/10.1109/ISCA.1998.694778", "isca", 1998]], "Avi Mendelson": [0, ["The Effect of Instruction Fetch Bandwidth on Value Prediction", ["Freddy Gabbay", "Avi Mendelson"], "https://doi.org/10.1109/ISCA.1998.694787", "isca", 1998]], "David H. Albonesi": [0, ["Dynamic IPC/Clock Rate Optimization", ["David H. Albonesi"], "https://doi.org/10.1109/ISCA.1998.694788", "isca", 1998]], "George B. Adams III": [0, ["Performance Modeling and Code Partitioning for the DS Architecture", ["Yinong Zhang", "George B. Adams III"], "https://doi.org/10.1109/ISCA.1998.694789", "isca", 1998]], "Whay Sing Lee": [5.920176408835687e-05, ["Exploiting Fine-grain Thread Level Parallelism on the MIT Multi-ALU Processor", ["Stephen W. Keckler", "William J. Dally", "Daniel Maskit", "Nicholas P. Carter", "Andrew Chang", "Whay Sing Lee"], "https://doi.org/10.1109/ISCA.1998.694790", "isca", 1998]], "Edward S. Davidson": [0, ["Effects of Architectural and Technological Advances on the HP/Convex Exemplar's Memory and Communication Performance", ["Gheith A. Abandah", "Edward S. Davidson"], "https://doi.org/10.1109/ISCA.1998.694791", "isca", 1998]], "Robert A. Shillner": [0, ["Design Choices in the SHRIMP System: An Empirical Study", ["Matthias A. Blumrich", "Richard Alpert", "Yuqun Chen", "Douglas W. Clark", "Stefanos N. Damianakis", "Cezary Dubnicki", "Edward W. Felten", "Liviu Iftode", "Kai Li", "Margaret Martonosi", "Robert A. Shillner"], "https://doi.org/10.1109/ISCA.1998.694792", "isca", 1998]], "John L. Hennessy": [0, ["Flexible Use of Memory for Replication/Migration in Cache-Coherent DSM Multiprocessors", ["Vijayaraghavan Soundararajan", "Mark Heinrich", "Ben Verghese", "Kourosh Gharachorloo", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1109/ISCA.1998.694793", "isca", 1998]], "Christopher B. Wilkerson": [0, ["Exploiting Spatial Locality in Data Caches Using Spatial Footprints", ["Sanjeev Kumar", "Christopher B. Wilkerson"], "https://doi.org/10.1109/ISCA.1998.694794", "isca", 1998]], "Joseph I. Chamdani": [0, ["Low Load Latency Through Sum-Addressed Memory (SAM)", ["William L. Lynch", "Gary Lauterbach", "Joseph I. Chamdani"], "https://doi.org/10.1109/ISCA.1998.694795", "isca", 1998]], "David A. Wood": [0, ["Analytic Evaluation of Shared-memory Systems with ILP Processors", ["Daniel J. Sorin", "Vijay S. Pai", "Sarita V. Adve", "Mary K. Vernon", "David A. Wood"], "https://doi.org/10.1109/ISCA.1998.694797", "isca", 1998]]}