
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46+124 (git sha1 d1695ad99, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \top_formal
Used module:     \nerv_extended_wrapper
Used module:         \nerv
Used module:     \CheckerWrapper
Used module:         \CheckerWithResult
Used module:             \RiscvCore
Used module:                 \RiscvTrans

2.2. Analyzing design hierarchy..
Top module:  \top_formal
Used module:     \nerv_extended_wrapper
Used module:         \nerv
Used module:     \CheckerWrapper
Used module:         \CheckerWithResult
Used module:             \RiscvCore
Used module:                 \RiscvTrans
Removed 0 unused modules.
Module top_formal directly or indirectly contains formal properties -> setting "keep" attribute.
Module nerv_extended_wrapper directly or indirectly contains formal properties -> setting "keep" attribute.
Module CheckerWrapper directly or indirectly contains formal properties -> setting "keep" attribute.
Module CheckerWithResult directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== top_formal ===

   Number of wires:                 66
   Number of wire bits:           1843
   Number of public wires:          65
   Number of public wire bits:    1842
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $anyseq                        14
     $assume                         1
     $not                            1
     CheckerWrapper                  1
     nerv_extended_wrapper           1

=== nerv_extended_wrapper ===

   Number of wires:                402
   Number of wire bits:          10028
   Number of public wires:         219
   Number of public wire bits:    5490
   Number of ports:                 89
   Number of port bits:           2508
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                289
     $add                            1
     $anyinit                       75
     $anyseq                        23
     $assume                         3
     $eq                            17
     $initstate                      1
     $logic_and                      3
     $logic_not                      1
     $logic_or                       9
     $mux                          151
     $not                            1
     $pmux                           2
     $reduce_bool                    1
     nerv                            1

=== nerv ===

   Number of wires:               2311
   Number of wire bits:          60514
   Number of public wires:         981
   Number of public wire bits:   35080
   Number of ports:                470
   Number of port bits:          14541
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2147
     $add                           41
     $and                            4
     $anyinit                      479
     $anyseq                        20
     $assume                         1
     $eq                           245
     $ge                             2
     $logic_and                    230
     $logic_not                     13
     $logic_or                       8
     $lt                             4
     $mem_v2                         1
     $mux                          987
     $ne                             2
     $not                            2
     $or                             3
     $pmux                          44
     $reduce_bool                    4
     $reduce_or                     41
     $shl                            7
     $shr                            3
     $sshr                           2
     $sub                            2
     $xor                            2

=== RiscvTrans ===

   Number of wires:               5028
   Number of wire bits:         108616
   Number of public wires:        4910
   Number of public wire bits:  108498
   Number of ports:                158
   Number of port bits:           4614
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3249
     $add                            7
     $and                           36
     $div                            2
     $eq                           164
     $ge                             2
     $logic_not                      9
     $lt                             6
     $mod                            2
     $mul                            3
     $mux                         2975
     $ne                             2
     $not                            2
     $or                            28
     $shl                            2
     $shr                            4
     $sshr                           2
     $sub                            1
     $xor                            2

=== RiscvCore ===

   Number of wires:                613
   Number of wire bits:          16927
   Number of public wires:         542
   Number of public wire bits:   14788
   Number of ports:                158
   Number of port bits:           4614
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                143
     $anyinit                       70
     $assume                         1
     $mux                           70
     $not                            1
     RiscvTrans                      1

=== CheckerWrapper ===

   Number of wires:                177
   Number of wire bits:           4953
   Number of public wires:         176
   Number of public wire bits:    4952
   Number of ports:                 88
   Number of port bits:           2476
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $assume                         1
     $not                            1
     CheckerWithResult               1

=== CheckerWithResult ===

   Number of wires:                438
   Number of wire bits:           7282
   Number of public wires:         310
   Number of public wire bits:    7154
   Number of ports:                 88
   Number of port bits:           2476
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                193
     $and                            4
     $assert                        58
     $assume                         1
     $eq                            56
     $ff                            62
     $logic_not                      1
     $mux                            5
     $not                            2
     $or                             3
     RiscvCore                       1

=== design hierarchy ===

   top_formal                        1
     CheckerWrapper                  1
       CheckerWithResult             1
         RiscvCore                   1
           RiscvTrans                1
     nerv_extended_wrapper           1
       nerv                          1

   Number of wires:               9035
   Number of wire bits:         210163
   Number of public wires:        7203
   Number of public wire bits:  177804
   Number of ports:               1053
   Number of port bits:          31231
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6036
     $add                           49
     $and                           44
     $anyinit                      624
     $anyseq                        57
     $assert                        58
     $assume                         8
     $div                            2
     $eq                           482
     $ff                            62
     $ge                             4
     $initstate                      1
     $logic_and                    233
     $logic_not                     24
     $logic_or                      17
     $lt                            10
     $mem_v2                         1
     $mod                            2
     $mul                            3
     $mux                         4188
     $ne                             4
     $not                           10
     $or                            34
     $pmux                          46
     $reduce_bool                    5
     $reduce_or                     41
     $shl                            9
     $shr                            7
     $sshr                           4
     $sub                            3
     $xor                            4

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module RiscvTrans.
Creating SMT-LIBv2 representation of module nerv.
Creating SMT-LIBv2 representation of module RiscvCore.
Creating SMT-LIBv2 representation of module nerv_extended_wrapper.
Creating SMT-LIBv2 representation of module CheckerWithResult.
Creating SMT-LIBv2 representation of module CheckerWrapper.
Creating SMT-LIBv2 representation of module top_formal.

End of script. Logfile hash: 80b1aecdd6, CPU: user 0.54s system 0.02s, MEM: 41.34 MB peak
Yosys 0.46+124 (git sha1 d1695ad99, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 84% 2x write_smt2 (0 sec), 12% 2x read_ilang (0 sec), ...
