<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GOLDi - Axis Portal: GOLDI_COMM_STANDARD Package Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="download.png"/></td>
  <td id="projectalign">
   <div id="projectname">GOLDi - Axis Portal<span id="projectnumber">&#160;V1</span>
   </div>
   <div id="projectbrief">GOLDi FPGA Source Code</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Aliases">Aliases</a> &#124;
<a href="#Constants">Constants</a> &#124;
<a href="#Functions">Functions</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Procedures">Procedures</a> &#124;
<a href="#Records">Records</a> &#124;
<a href="#Subtypes">Subtypes</a> &#124;
<a href="#Types">Types</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle"><div class="title">GOLDI_COMM_STANDARD Package Reference</div></div>
</div><!--header-->
<div class="contents">
<b>Package &gt;&gt; </b><a class="el" href="class___g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html">GOLDI_COMM_STANDARD</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Functions" name="Functions"></a>
Functions</h2></td></tr>
 <tr class="memitem:adcebbf27cd2125def2fce179e58954b7"><td class="memItemLeft" align="right" valign="top"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#adcebbf27cd2125def2fce179e58954b7">getMemoryLength</a><b> ( </b><b><span class="vhdlchar">vector_length: </span><span class="stringliteral">in </span><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span></b></b><b> )</b></td></tr>
<tr class="memdesc:adcebbf27cd2125def2fce179e58954b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of registers needed for a number of data bits.  <a href="#adcebbf27cd2125def2fce179e58954b7"></a><br /></td></tr>
<tr class="memitem:ae1ff05282e144e3a95f8a7cc744fc2c7"><td class="memItemLeft" align="right" valign="top"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ae1ff05282e144e3a95f8a7cc744fc2c7">getMemoryLengthT</a><b> ( </b><b><span class="vhdlchar">vector_length: </span><span class="stringliteral">in </span><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span></b></b><b> )</b></td></tr>
<tr class="memdesc:ae1ff05282e144e3a95f8a7cc744fc2c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of registers needed for a number of tag bits.  <a href="#ae1ff05282e144e3a95f8a7cc744fc2c7"></a><br /></td></tr>
<tr class="memitem:a29b7c74341e867e70c6215660a08fde8"><td class="memItemLeft" align="right" valign="top"><b><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a29b7c74341e867e70c6215660a08fde8">getDescendingVector</a><b> ( </b><b><span class="vhdlchar">data_vector: </span><span class="stringliteral">in </span><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></b><b> )</b></td></tr>
<tr class="memdesc:a29b7c74341e867e70c6215660a08fde8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector with the "downto" property.  <a href="#a29b7c74341e867e70c6215660a08fde8"></a><br /></td></tr>
<tr class="memitem:a0e44945da481a0967dd8e6c320ebb089"><td class="memItemLeft" align="right" valign="top"><b><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a0e44945da481a0967dd8e6c320ebb089">resize</a><b> ( </b><b><span class="vhdlchar">vector: </span><span class="stringliteral">in </span><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></b><b> , <span class="vhdlchar">size: </span><span class="stringliteral">in </span><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span></b></b><b> )</b></td></tr>
<tr class="memdesc:a0e44945da481a0967dd8e6c320ebb089"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function returns a std_logic_vector with range bounds 0 to size.  <a href="#a0e44945da481a0967dd8e6c320ebb089"></a><br /></td></tr>
<tr class="memitem:ae2c1bc86cc6845d80c6d1a61d1d652af"><td class="memItemLeft" align="right" valign="top"><b><b><span class="vhdlchar">sbus_out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ae2c1bc86cc6845d80c6d1a61d1d652af">reduceBusVector</a><b> ( </b><b><span class="vhdlchar">bus_vector: </span><span class="stringliteral">in </span><span class="vhdlchar">sbus_o_vector</span></b><b> )</b></td></tr>
<tr class="memdesc:ae2c1bc86cc6845d80c6d1a61d1d652af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexing of a sbus_out vector.  <a href="#ae2c1bc86cc6845d80c6d1a61d1d652af"></a><br /></td></tr>
<tr class="memitem:a1fc1a42d8b836050b658f83271d8b578"><td class="memItemLeft" align="right" valign="top"><b><b><span class="vhdlchar">sbus_out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a1fc1a42d8b836050b658f83271d8b578">reduceBusVector2</a><b> ( </b><b><span class="vhdlchar">bus_vector: </span><span class="stringliteral">in </span><span class="vhdlchar">sbus_o_vector</span></b><b> )</b></td></tr>
<tr class="memdesc:a1fc1a42d8b836050b658f83271d8b578"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexing of a sbus_out vector.  <a href="#a1fc1a42d8b836050b658f83271d8b578"></a><br /></td></tr>
<tr class="memitem:a2d9934cdb78b63384d202f0e07707cf2"><td class="memItemLeft" align="right" valign="top"><b><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a2d9934cdb78b63384d202f0e07707cf2">reduceRegStrobe</a><b> ( </b><b><span class="vhdlchar">stb_vector: </span><span class="stringliteral">in </span><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></b><b> )</b></td></tr>
<tr class="memdesc:a2d9934cdb78b63384d202f0e07707cf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Conversion of a strobe vector to a strobe signal.  <a href="#a2d9934cdb78b63384d202f0e07707cf2"></a><br /></td></tr>
<tr class="memitem:a7109b336ad9ae77f5d387c3d13ef4b37"><td class="memItemLeft" align="right" valign="top"><b><b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ad82f1d2fc53c7cd8b9206c2014b429f1">data_word_vector</a></b> <span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a7109b336ad9ae77f5d387c3d13ef4b37">setMemory</a><b> ( </b><b><span class="vhdlchar">data_vector: </span><span class="stringliteral">in </span><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></b><b> )</b></td></tr>
<tr class="memdesc:a7109b336ad9ae77f5d387c3d13ef4b37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Conversion of an std_logic_vector into a data_word_vector.  <a href="#a7109b336ad9ae77f5d387c3d13ef4b37"></a><br /></td></tr>
<tr class="memitem:a5dbea6d2270e12881d8f75c187800b46"><td class="memItemLeft" align="right" valign="top"><b><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a5dbea6d2270e12881d8f75c187800b46">getMemory</a><b> ( </b><b><span class="vhdlchar">data_vector: </span><span class="stringliteral">in </span><span class="vhdlchar">data_word_vector</span></b><b> )</b></td></tr>
<tr class="memdesc:a5dbea6d2270e12881d8f75c187800b46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Conversion of a data_word_vector into an std_logic_vector.  <a href="#a5dbea6d2270e12881d8f75c187800b46"></a><br /></td></tr>
<tr class="memitem:ab33b704e516299c23994f252174bd6d8"><td class="memItemLeft" align="right" valign="top"><b><b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#af3056edb43eb96c4adee57388ceafcc3">tag_word_vector</a></b> <span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ab33b704e516299c23994f252174bd6d8">setTag</a><b> ( </b><b><span class="vhdlchar">tag_vector: </span><span class="stringliteral">in </span><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></b><b> )</b></td></tr>
<tr class="memdesc:ab33b704e516299c23994f252174bd6d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Conversion of an std_logic_vector into a tag_word_vector.  <a href="#ab33b704e516299c23994f252174bd6d8"></a><br /></td></tr>
<tr class="memitem:aa52c27b98fea37c73b2e9ede0d627adf"><td class="memItemLeft" align="right" valign="top"><b><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#aa52c27b98fea37c73b2e9ede0d627adf">getTag</a><b> ( </b><b><span class="vhdlchar">tag_vector: </span><span class="stringliteral">in </span><span class="vhdlchar">tag_word_vector</span></b><b> )</b></td></tr>
<tr class="memdesc:aa52c27b98fea37c73b2e9ede0d627adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Conversion of a tag_word_vector into an std_logic_vector.  <a href="#aa52c27b98fea37c73b2e9ede0d627adf"></a><br /></td></tr>
<tr class="memitem:ae284823d5da662edf25ddebf7d838760"><td class="memItemLeft" align="right" valign="top"><b><b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a></b> <span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ae284823d5da662edf25ddebf7d838760">readBus</a><b> ( </b><b><span class="vhdlchar">adr: </span><span class="stringliteral">in </span><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></b><b> )</b></td></tr>
<tr class="memdesc:ae284823d5da662edf25ddebf7d838760"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a master interface configured for a read operation.  <a href="#ae284823d5da662edf25ddebf7d838760"></a><br /></td></tr>
<tr class="memitem:a9c7fa619fd5f345c0ac88d15edd89c40"><td class="memItemLeft" align="right" valign="top"><b><b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a></b> <span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a9c7fa619fd5f345c0ac88d15edd89c40">readBus</a><b> ( </b><b><span class="vhdlchar">adr: </span><span class="stringliteral">in </span><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></b><b> , <span class="vhdlchar">tag: </span><span class="stringliteral">in </span><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></b><b> )</b></td></tr>
<tr class="memdesc:a9c7fa619fd5f345c0ac88d15edd89c40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a master interface configured for a read operation.  <a href="#a9c7fa619fd5f345c0ac88d15edd89c40"></a><br /></td></tr>
<tr class="memitem:ae284823d5da662edf25ddebf7d838760"><td class="memItemLeft" align="right" valign="top"><b><b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a></b> <span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ae284823d5da662edf25ddebf7d838760">readBus</a><b> ( </b><b><span class="vhdlchar">adr: </span><span class="stringliteral">in </span><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span></b></b><b> )</b></td></tr>
<tr class="memdesc:ae284823d5da662edf25ddebf7d838760"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a master interface configured for a read operation.  <a href="#ae284823d5da662edf25ddebf7d838760"></a><br /></td></tr>
<tr class="memitem:a9c7fa619fd5f345c0ac88d15edd89c40"><td class="memItemLeft" align="right" valign="top"><b><b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a></b> <span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a9c7fa619fd5f345c0ac88d15edd89c40">readBus</a><b> ( </b><b><span class="vhdlchar">adr: </span><span class="stringliteral">in </span><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span></b></b><b> , <span class="vhdlchar">tag: </span><span class="stringliteral">in </span><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span></b></b><b> )</b></td></tr>
<tr class="memdesc:a9c7fa619fd5f345c0ac88d15edd89c40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a master interface configured for a read operation.  <a href="#a9c7fa619fd5f345c0ac88d15edd89c40"></a><br /></td></tr>
<tr class="memitem:a27bca4cfa5299c41a549385102b88dd6"><td class="memItemLeft" align="right" valign="top"><b><b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a></b> <span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a27bca4cfa5299c41a549385102b88dd6">writeBus</a><b> ( </b><b><span class="vhdlchar">adr: </span><span class="stringliteral">in </span><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></b><b> , <span class="vhdlchar">dat: </span><span class="stringliteral">in </span><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></b><b> )</b></td></tr>
<tr class="memdesc:a27bca4cfa5299c41a549385102b88dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a master interface configured for a write operation.  <a href="#a27bca4cfa5299c41a549385102b88dd6"></a><br /></td></tr>
<tr class="memitem:ae70a68fd526a530973db6fed60706010"><td class="memItemLeft" align="right" valign="top"><b><b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a></b> <span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ae70a68fd526a530973db6fed60706010">writeBus</a><b> ( </b><br />
<b><span class="vhdlchar">adr: </span><span class="stringliteral">in </span><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></b><br />
<b><span class="vhdlchar">dat: </span><span class="stringliteral">in </span><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></b><br />
<b><span class="vhdlchar">tag: </span><span class="stringliteral">in </span><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></b><br />
<b> )</b></td></tr>
<tr class="memdesc:ae70a68fd526a530973db6fed60706010"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a master interface configured for a write operation.  <a href="#ae70a68fd526a530973db6fed60706010"></a><br /></td></tr>
<tr class="memitem:a27bca4cfa5299c41a549385102b88dd6"><td class="memItemLeft" align="right" valign="top"><b><b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a></b> <span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a27bca4cfa5299c41a549385102b88dd6">writeBus</a><b> ( </b><b><span class="vhdlchar">adr: </span><span class="stringliteral">in </span><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span></b></b><b> , <span class="vhdlchar">dat: </span><span class="stringliteral">in </span><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span></b></b><b> )</b></td></tr>
<tr class="memdesc:a27bca4cfa5299c41a549385102b88dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a master interface configured for a write operation.  <a href="#a27bca4cfa5299c41a549385102b88dd6"></a><br /></td></tr>
<tr class="memitem:ae70a68fd526a530973db6fed60706010"><td class="memItemLeft" align="right" valign="top"><b><b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a></b> <span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ae70a68fd526a530973db6fed60706010">writeBus</a><b> ( </b><br />
<b><span class="vhdlchar">adr: </span><span class="stringliteral">in </span><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span></b></b><br />
<b><span class="vhdlchar">dat: </span><span class="stringliteral">in </span><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span></b></b><br />
<b><span class="vhdlchar">tag: </span><span class="stringliteral">in </span><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span></b></b><br />
<b> )</b></td></tr>
<tr class="memdesc:ae70a68fd526a530973db6fed60706010"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a master interface configured for a write operation.  <a href="#ae70a68fd526a530973db6fed60706010"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Procedures" name="Procedures"></a>
Procedures</h2></td></tr>
 <tr class="memitem:ad7c1104988fff6839ec238b24109cdff"><td class="memItemLeft" align="right" valign="top"><b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ad7c1104988fff6839ec238b24109cdff">p_spiTransaction</a>( <br />
<b><span class="keywordflow">constant </span><span class="vhdlchar">c_sclk_period: </span><span class="stringliteral"></span> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">time</span><span class="vhdlchar"> </span></b></b><br />
  <b><span class="keywordflow">signal </span><span class="vhdlchar">i_mosi_data: </span><span class="stringliteral"></span> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#af43a70a2392e0e00e94e5627faf98729">SPI_DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br />
  <b><span class="keywordflow">signal </span><span class="vhdlchar">o_miso_data: </span><span class="stringliteral"></span> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#af43a70a2392e0e00e94e5627faf98729">SPI_DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br />
  <b><span class="keywordflow">signal </span><span class="vhdlchar">o_spi_nce: </span><span class="stringliteral"></span> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></b><br />
  <b><span class="keywordflow">signal </span><span class="vhdlchar">o_spi_sclk: </span><span class="stringliteral"></span> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></b><br />
  <b><span class="keywordflow">signal </span><span class="vhdlchar">o_spi_mosi: </span><span class="stringliteral"></span> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></b><br />
  <b><span class="keywordflow">signal </span><span class="vhdlchar">i_spi_miso: </span><span class="stringliteral"></span> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></b><br />
   )</td></tr>
<tr class="memdesc:ad7c1104988fff6839ec238b24109cdff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom SPI master interface for use in GOLDi board's "_BS.vhd" simulations.  <a href="#ad7c1104988fff6839ec238b24109cdff"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Libraries" name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="memItemLeft" align="right" valign="top"><a id="ae4f03c286607f3181e16b9aa12d0c6d4" name="ae4f03c286607f3181e16b9aa12d0c6d4"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard library. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Use_20Clauses" name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a id="acd03516902501cd1c7296a98e22c6fcb" name="acd03516902501cd1c7296a98e22c6fcb"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a id="a2edc34402b573437d5f25fa90ba4013e" name="a2edc34402b573437d5f25fa90ba4013e"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Constants" name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:afffcde57035950cdae1e263c8b741128"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#afffcde57035950cdae1e263c8b741128">BUS_ADDRESS_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acf10295a78bad3ad33186ddd2ddf8d17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#acf10295a78bad3ad33186ddd2ddf8d17">BUS_TAG_BITS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5336807d9bd8be1fcb8088d5781ca4af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a5336807d9bd8be1fcb8088d5781ca4af">SYSTEM_DATA_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7001dbc42ffe072b0a5310c24c01e9eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a7001dbc42ffe072b0a5310c24c01e9eb">CONFIGURATION_WORD</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#acf10295a78bad3ad33186ddd2ddf8d17">BUS_TAG_BITS</a></b> <span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#afffcde57035950cdae1e263c8b741128">BUS_ADDRESS_WIDTH</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af43a70a2392e0e00e94e5627faf98729"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#af43a70a2392e0e00e94e5627faf98729">SPI_DATA_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a7001dbc42ffe072b0a5310c24c01e9eb">CONFIGURATION_WORD</a></b> <span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a5336807d9bd8be1fcb8088d5781ca4af">SYSTEM_DATA_WIDTH</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5b789ebd80d349e9d2ee4a826c761e99"><td class="memItemLeft" align="right" valign="top"><a id="a5b789ebd80d349e9d2ee4a826c761e99" name="a5b789ebd80d349e9d2ee4a826c761e99"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a5b789ebd80d349e9d2ee4a826c761e99">gnd_mbus_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">stb</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">we</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">adr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">dat</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">tag</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a39e5d2e3ac134e0ea9f6cda06b8f3ab8"><td class="memItemLeft" align="right" valign="top"><a id="a39e5d2e3ac134e0ea9f6cda06b8f3ab8" name="a39e5d2e3ac134e0ea9f6cda06b8f3ab8"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a39e5d2e3ac134e0ea9f6cda06b8f3ab8">gnd_mbus_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ab88c1e2f31b1ed5b961ae103e325e7ca">mbus_in</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">dat</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">tag</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">mux</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afa85734bd865cced45e899d56361a018"><td class="memItemLeft" align="right" valign="top"><a id="afa85734bd865cced45e899d56361a018" name="afa85734bd865cced45e899d56361a018"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#afa85734bd865cced45e899d56361a018">gnd_sbus_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sbus_in</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">stb</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">we</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">adr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">dat</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">tag</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a91533aa8f0d37903bb5a4f00c7b423f9"><td class="memItemLeft" align="right" valign="top"><a id="a91533aa8f0d37903bb5a4f00c7b423f9" name="a91533aa8f0d37903bb5a4f00c7b423f9"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a91533aa8f0d37903bb5a4f00c7b423f9">gnd_sbus_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sbus_out</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">dat</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">tag</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">mux</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af7f0f537cfec561771a134637ff2f42e"><td class="memItemLeft" align="right" valign="top"><a id="af7f0f537cfec561771a134637ff2f42e" name="af7f0f537cfec561771a134637ff2f42e"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#af7f0f537cfec561771a134637ff2f42e">reg_unit_d_default</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a8c0431adc9e12a6401ba7f3d73393fd3">data_word</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a323d2e0f08a0141c49077a2dbb80f502"><td class="memItemLeft" align="right" valign="top"><a id="a323d2e0f08a0141c49077a2dbb80f502" name="a323d2e0f08a0141c49077a2dbb80f502"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a323d2e0f08a0141c49077a2dbb80f502">reg_unit_t_default</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a19f03bcd5bf6a5563b27dd251af374a2">tag_word</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a52ad2c870854cde9edcd3ac05bfa8d93"><td class="memItemLeft" align="right" valign="top"><a id="a52ad2c870854cde9edcd3ac05bfa8d93" name="a52ad2c870854cde9edcd3ac05bfa8d93"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a52ad2c870854cde9edcd3ac05bfa8d93">reg_table_d_default</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ad82f1d2fc53c7cd8b9206c2014b429f1">data_word_vector</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">255</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a5336807d9bd8be1fcb8088d5781ca4af">SYSTEM_DATA_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">240</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a5336807d9bd8be1fcb8088d5781ca4af">SYSTEM_DATA_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a5336807d9bd8be1fcb8088d5781ca4af">SYSTEM_DATA_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae82376f535fae7079971271817331316"><td class="memItemLeft" align="right" valign="top"><a id="ae82376f535fae7079971271817331316" name="ae82376f535fae7079971271817331316"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ae82376f535fae7079971271817331316">reg_table_t_default</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#af3056edb43eb96c4adee57388ceafcc3">tag_word_vector</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Types" name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:ad82f1d2fc53c7cd8b9206c2014b429f1"><td class="memItemLeft" align="right" valign="top"><a id="ad82f1d2fc53c7cd8b9206c2014b429f1" name="ad82f1d2fc53c7cd8b9206c2014b429f1"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ad82f1d2fc53c7cd8b9206c2014b429f1">data_word_vector</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar">&lt;</span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">of</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a8c0431adc9e12a6401ba7f3d73393fd3">data_word</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad82f1d2fc53c7cd8b9206c2014b429f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector structure of the data sub-bus type. <br /></td></tr>
<tr class="memitem:af3056edb43eb96c4adee57388ceafcc3"><td class="memItemLeft" align="right" valign="top"><a id="af3056edb43eb96c4adee57388ceafcc3" name="af3056edb43eb96c4adee57388ceafcc3"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#af3056edb43eb96c4adee57388ceafcc3">tag_word_vector</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar">&lt;</span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">of</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a19f03bcd5bf6a5563b27dd251af374a2">tag_word</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af3056edb43eb96c4adee57388ceafcc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector structure of the tag sub-bus type. <br /></td></tr>
<tr class="memitem:abde2c9a03e75097c47de53fe964d4d9a"><td class="memItemLeft" align="right" valign="top"><a id="abde2c9a03e75097c47de53fe964d4d9a" name="abde2c9a03e75097c47de53fe964d4d9a"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#abde2c9a03e75097c47de53fe964d4d9a">mbus_o_vector</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar">&lt;</span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">of</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:abde2c9a03e75097c47de53fe964d4d9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector structure of mbus_out data type. <br /></td></tr>
<tr class="memitem:a44efa11fb20cde6f54a7e3c0862de598"><td class="memItemLeft" align="right" valign="top"><a id="a44efa11fb20cde6f54a7e3c0862de598" name="a44efa11fb20cde6f54a7e3c0862de598"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a44efa11fb20cde6f54a7e3c0862de598">mbus_i_vector</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar">&lt;</span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">of</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ab88c1e2f31b1ed5b961ae103e325e7ca">mbus_in</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a44efa11fb20cde6f54a7e3c0862de598"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector structure of mbus_in data type. <br /></td></tr>
<tr class="memitem:a901b4b912ea17b2dcbcd7b979fc9bcc2"><td class="memItemLeft" align="right" valign="top"><a id="a901b4b912ea17b2dcbcd7b979fc9bcc2" name="a901b4b912ea17b2dcbcd7b979fc9bcc2"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a901b4b912ea17b2dcbcd7b979fc9bcc2">sbus_i_vector</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar">&lt;</span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">of</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">sbus_in</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a901b4b912ea17b2dcbcd7b979fc9bcc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector structure of sbus_in data type. <br /></td></tr>
<tr class="memitem:ab1f75b0285f3041018b111260eb64fa3"><td class="memItemLeft" align="right" valign="top"><a id="ab1f75b0285f3041018b111260eb64fa3" name="ab1f75b0285f3041018b111260eb64fa3"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ab1f75b0285f3041018b111260eb64fa3">sbus_o_vector</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar">&lt;</span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">of</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">sbus_out</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab1f75b0285f3041018b111260eb64fa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector structure of sbus_out data type. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Subtypes" name="Subtypes"></a>
Subtypes</h2></td></tr>
 <tr class="memitem:a5f0c1321ed81d7450ecf728c433daed9"><td class="memItemLeft" align="right" valign="top"><a id="a5f0c1321ed81d7450ecf728c433daed9" name="a5f0c1321ed81d7450ecf728c433daed9"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a5f0c1321ed81d7450ecf728c433daed9">address_word</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#afffcde57035950cdae1e263c8b741128">BUS_ADDRESS_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5f0c1321ed81d7450ecf728c433daed9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address sub-bus of GOLDi BUS. <br /></td></tr>
<tr class="memitem:a8c0431adc9e12a6401ba7f3d73393fd3"><td class="memItemLeft" align="right" valign="top"><a id="a8c0431adc9e12a6401ba7f3d73393fd3" name="a8c0431adc9e12a6401ba7f3d73393fd3"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a8c0431adc9e12a6401ba7f3d73393fd3">data_word</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a5336807d9bd8be1fcb8088d5781ca4af">SYSTEM_DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8c0431adc9e12a6401ba7f3d73393fd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data sub-bus of GOLDi BUS. <br /></td></tr>
<tr class="memitem:a19f03bcd5bf6a5563b27dd251af374a2"><td class="memItemLeft" align="right" valign="top"><a id="a19f03bcd5bf6a5563b27dd251af374a2" name="a19f03bcd5bf6a5563b27dd251af374a2"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a19f03bcd5bf6a5563b27dd251af374a2">tag_word</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#acf10295a78bad3ad33186ddd2ddf8d17">BUS_TAG_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a19f03bcd5bf6a5563b27dd251af374a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tag sub-bus of GOLDi BUS. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Records" name="Records"></a>
Records</h2></td></tr>
 <tr class="memitem:a6774f633f23be883baa6bb34377fa4a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a><b>&#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
<tr class="memdesc:a6774f633f23be883baa6bb34377fa4a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master interface structure - controller interface.  <a href="#a6774f633f23be883baa6bb34377fa4a8"></a><br /></td></tr>
<tr class="memitem:ab88c1e2f31b1ed5b961ae103e325e7ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ab88c1e2f31b1ed5b961ae103e325e7ca">mbus_in</a><b>&#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
<tr class="memdesc:ab88c1e2f31b1ed5b961ae103e325e7ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master interface structure - peripheral interface @detais Master interface structure - peripheral interface Input signals:  <a href="#ab88c1e2f31b1ed5b961ae103e325e7ca"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Aliases" name="Aliases"></a>
Aliases</h2></td></tr>
 <tr class="memitem:a291524aa45fd2d91bc3ec0397fbf64d6"><td class="memItemLeft" align="right" valign="top"><a id="a291524aa45fd2d91bc3ec0397fbf64d6" name="a291524aa45fd2d91bc3ec0397fbf64d6"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a291524aa45fd2d91bc3ec0397fbf64d6">sbus_in</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a></b> <span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab95cd0fd06eb8a39f47c9ba11194582f"><td class="memItemLeft" align="right" valign="top"><a id="ab95cd0fd06eb8a39f47c9ba11194582f" name="ab95cd0fd06eb8a39f47c9ba11194582f"></a>
<a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ab95cd0fd06eb8a39f47c9ba11194582f">sbus_out</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ab88c1e2f31b1ed5b961ae103e325e7ca">mbus_in</a></b> <span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="vhdlchar"> </span></b></td></tr>
</table>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a29b7c74341e867e70c6215660a08fde8" name="a29b7c74341e867e70c6215660a08fde8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29b7c74341e867e70c6215660a08fde8">&#9670;&nbsp;</a></span>getDescendingVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b> getDescendingVector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">data_vector</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Function</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector with the "downto" property. </p>
<p >Function transforms an std_logic_vector from the ascending to the descending vector type. Returns a vector with same slice length; slice upper index and lower index; and the "downto" property. </p>

</div>
</div>
<a id="a5dbea6d2270e12881d8f75c187800b46" name="a5dbea6d2270e12881d8f75c187800b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dbea6d2270e12881d8f75c187800b46">&#9670;&nbsp;</a></span>getMemory()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b> getMemory</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">data_vector</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ad82f1d2fc53c7cd8b9206c2014b429f1">data_word_vector</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Function</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Conversion of a data_word_vector into an std_logic_vector. </p>
<p >The function converts a data_word_vector into an std_logic_vector to recover stored data. The function returns an std_logic_vector with a length equivalent to the data_word_vector length multiplied with the system parameter SYSTEM_DATA_WIDTH. The index 0 of the std_logic_vector corresponds to the lowest index in the lowest data_word in the vector. The data is ordered in the descending order. </p>

</div>
</div>
<a id="adcebbf27cd2125def2fce179e58954b7" name="adcebbf27cd2125def2fce179e58954b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcebbf27cd2125def2fce179e58954b7">&#9670;&nbsp;</a></span>getMemoryLength()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span></b> getMemoryLength</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">vector_length</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Function</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the number of registers needed for a number of data bits. </p>
<p >Returns the minimum number of registers needed to save a data vector of a given length using registers with a data width set by the system parameter SYSTEM_DATA_WIDTH. </p>

</div>
</div>
<a id="ae1ff05282e144e3a95f8a7cc744fc2c7" name="ae1ff05282e144e3a95f8a7cc744fc2c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ff05282e144e3a95f8a7cc744fc2c7">&#9670;&nbsp;</a></span>getMemoryLengthT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span></b> getMemoryLengthT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">vector_length</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Function</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the number of registers needed for a number of tag bits. </p>
<p >Returns the minimum number of registers needed to save a tag vector of a given lenth using registers with a tag vector with set by the system parameter BUS_TAG_BITS. It is assumed that a tag vector corresponding to a slice with the width BUS_TAG_BITS corresponds to a data word with the width SYSTEM_DATA_WIDTH. </p>

</div>
</div>
<a id="aa52c27b98fea37c73b2e9ede0d627adf" name="aa52c27b98fea37c73b2e9ede0d627adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa52c27b98fea37c73b2e9ede0d627adf">&#9670;&nbsp;</a></span>getTag()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b> getTag</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">tag_vector</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#af3056edb43eb96c4adee57388ceafcc3">tag_word_vector</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Function</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Conversion of a tag_word_vector into an std_logic_vector. </p>
<p >The function converts a tag_word_vector into an std_logic_vector to recover stored tags. The function returns an std_logic_vector with a length equivalent to the tag_word_vector length multiplied with the system parameter BUS_TAG_BITS. The index 0 of the std_logic_vector corresponds to the lowest index in the lowest tag_word in the vector. The tags are ordered in the descending order. </p>

</div>
</div>
<a id="ad7c1104988fff6839ec238b24109cdff" name="ad7c1104988fff6839ec238b24109cdff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7c1104988fff6839ec238b24109cdff">&#9670;&nbsp;</a></span>p_spiTransaction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> p_spiTransaction</td>
          <td>(</td>
          <td class="paramtype"><span class="keywordtype">constant</span> &#160;</td>
          <td class="paramname"><b><span class="vhdlchar">c_sclk_period</span><span class="vhdlchar"> </span></b><span class="stringliteral"></span> <em><b><span class="keywordflow">in</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">time</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><span class="keywordtype">signal</span> &#160;</td>
          <td class="paramname"><b><span class="vhdlchar">i_mosi_data</span><span class="vhdlchar"> </span></b><span class="stringliteral"></span> <em><b><span class="keywordflow">in</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#af43a70a2392e0e00e94e5627faf98729">SPI_DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><span class="keywordtype">signal</span> &#160;</td>
          <td class="paramname"><b><span class="vhdlchar">o_miso_data</span><span class="vhdlchar"> </span></b><span class="stringliteral"></span> <em><b><span class="keywordflow">out</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#af43a70a2392e0e00e94e5627faf98729">SPI_DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><span class="keywordtype">signal</span> &#160;</td>
          <td class="paramname"><b><span class="vhdlchar">o_spi_nce</span><span class="vhdlchar"> </span></b><span class="stringliteral"></span> <em><b><span class="keywordflow">out</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><span class="keywordtype">signal</span> &#160;</td>
          <td class="paramname"><b><span class="vhdlchar">o_spi_sclk</span><span class="vhdlchar"> </span></b><span class="stringliteral"></span> <em><b><span class="keywordflow">out</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><span class="keywordtype">signal</span> &#160;</td>
          <td class="paramname"><b><span class="vhdlchar">o_spi_mosi</span><span class="vhdlchar"> </span></b><span class="stringliteral"></span> <em><b><span class="keywordflow">out</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><span class="keywordtype">signal</span> &#160;</td>
          <td class="paramname"><b><span class="vhdlchar">i_spi_miso</span><span class="vhdlchar"> </span></b><span class="stringliteral"></span> <em><b><span class="keywordflow">in</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Procedure</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Custom SPI master interface for use in GOLDi board's "_BS.vhd" simulations. </p>
<p >The procedure simulates a SPI master unit that drives the FPGA unit in the GOLDi model. This is used in the verification simulation for the top modules of the GOLDi models to simulate the microcontroller that controlls the FPGA. The procedure simulates a single SPI transaction. </p>

</div>
</div>
<a id="ae284823d5da662edf25ddebf7d838760" name="ae284823d5da662edf25ddebf7d838760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae284823d5da662edf25ddebf7d838760">&#9670;&nbsp;</a></span>readBus() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a></b> readBus</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">adr</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Function</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a master interface configured for a read operation. </p>
<p >Function used for simulation. Uses an address std_logic_vector to configure a GOLDi BUS master interface for a read operation. The master interface asserts the read operation (stb = '1'); grounds the tag sub-bus; and uses the address std_logic_vector to address the slave interface. </p>

</div>
</div>
<a id="ae284823d5da662edf25ddebf7d838760" name="ae284823d5da662edf25ddebf7d838760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae284823d5da662edf25ddebf7d838760">&#9670;&nbsp;</a></span>readBus() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a></b> readBus</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">adr</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Function</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a master interface configured for a read operation. </p>
<p >Function used for simulation. Uses an address integer to configure a GOLDi BUS master interface for a read operation. The master interface asserts the read operation (stb = '1'); grounds the tag sub-bus; and uses the address unsigned integer to address the slave interface. </p>

</div>
</div>
<a id="a9c7fa619fd5f345c0ac88d15edd89c40" name="a9c7fa619fd5f345c0ac88d15edd89c40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c7fa619fd5f345c0ac88d15edd89c40">&#9670;&nbsp;</a></span>readBus() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a></b> readBus</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">adr</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">tag</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Function</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a master interface configured for a read operation. </p>
<p >Function used for simulation. Uses an address std_logic_vector and a tag std_logic_vector to configure a GOLDi BUS master interface for a read operation. The master interface asserts the read operation (stb = '1'); uses the tag std_logic_vector to configure the master tag sub-bus; and uses the address std_logic_vector to address the slave interface. </p>

</div>
</div>
<a id="a9c7fa619fd5f345c0ac88d15edd89c40" name="a9c7fa619fd5f345c0ac88d15edd89c40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c7fa619fd5f345c0ac88d15edd89c40">&#9670;&nbsp;</a></span>readBus() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a></b> readBus</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">adr</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">tag</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Function</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a master interface configured for a read operation. </p>
<p >Function used for simulation. Uses an address anda tag integer to configure a GOLDi BUS master interface for a read operation. The master interface asserts the read operation (stb = '1'); uses the tag unsigned integer to configure the master tag sub-bus; and uses the address unsigned integer to address the slave interface. </p>

</div>
</div>
<a id="ae2c1bc86cc6845d80c6d1a61d1d652af" name="ae2c1bc86cc6845d80c6d1a61d1d652af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2c1bc86cc6845d80c6d1a61d1d652af">&#9670;&nbsp;</a></span>reduceBusVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar">sbus_out</span><span class="vhdlchar"> </span></b> reduceBusVector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">bus_vector</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ab1f75b0285f3041018b111260eb64fa3">sbus_o_vector</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Function</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Multiplexing of a sbus_out vector. </p>
<p >Returns a sbus_out structure corresponding to the addressed register. The function performs an "or" function accross the vector. Because all sbus_out interfaces are grounded when not addressed, the result equals the addressed register interface. The function is used in synthesis to arbitrate the data of multiple register tables and register. </p>

</div>
</div>
<a id="a1fc1a42d8b836050b658f83271d8b578" name="a1fc1a42d8b836050b658f83271d8b578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fc1a42d8b836050b658f83271d8b578">&#9670;&nbsp;</a></span>reduceBusVector2()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar">sbus_out</span><span class="vhdlchar"> </span></b> reduceBusVector2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">bus_vector</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ab1f75b0285f3041018b111260eb64fa3">sbus_o_vector</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Function</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Multiplexing of a sbus_out vector. </p>
<p >Returns a sbus_out structure corresponding to the addressed register. The function use the additional multiplexing signal "mux" in the BUS interface to select the addressed interface.The function is used in synthesis to arbitrate the data of multiple register tables and register. </p>

</div>
</div>
<a id="a2d9934cdb78b63384d202f0e07707cf2" name="a2d9934cdb78b63384d202f0e07707cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d9934cdb78b63384d202f0e07707cf2">&#9670;&nbsp;</a></span>reduceRegStrobe()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> reduceRegStrobe</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">stb_vector</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Function</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Conversion of a strobe vector to a strobe signal. </p>
<p >Function reduces a strobe vector used to flag read or write operations and returns single signal indicating that at least one signal in the vector has been asserted. The function performs an "or" function accross the strobe vector. </p>

</div>
</div>
<a id="a0e44945da481a0967dd8e6c320ebb089" name="a0e44945da481a0967dd8e6c320ebb089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e44945da481a0967dd8e6c320ebb089">&#9670;&nbsp;</a></span>resize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b> resize</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">vector</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">size</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Function</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Function returns a std_logic_vector with range bounds 0 to size. </p>
<p >The function returns an std_logic_vector with a new range with the low index 0 and high index size. The std_logic_vector mantains the original ascending/descending property. If the provided vector is resized to a smaller range the upper bits of the vector are discarded. If the vector is resized to a larger range the upper bits are filled with '0's. </p>

</div>
</div>
<a id="a7109b336ad9ae77f5d387c3d13ef4b37" name="a7109b336ad9ae77f5d387c3d13ef4b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7109b336ad9ae77f5d387c3d13ef4b37">&#9670;&nbsp;</a></span>setMemory()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ad82f1d2fc53c7cd8b9206c2014b429f1">data_word_vector</a></b> setMemory</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">data_vector</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Function</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Conversion of an std_logic_vector into a data_word_vector. </p>
<p >The function converts a data std_logic_vector into a data_word_vector used to store data. The function returns a data_word_vector with a length corresponding to the minimum number of data_words to store the provided data. The lower index of the std_logic_vector is taken as the index 0 of the data_word 0 in the data_word_vector the following bits are assigned in ascending order. The returned data_word_vector therefore follows the most-significant-bit-first (msbf) convention. </p>

</div>
</div>
<a id="ab33b704e516299c23994f252174bd6d8" name="ab33b704e516299c23994f252174bd6d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab33b704e516299c23994f252174bd6d8">&#9670;&nbsp;</a></span>setTag()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#af3056edb43eb96c4adee57388ceafcc3">tag_word_vector</a></b> setTag</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">tag_vector</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Function</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Conversion of an std_logic_vector into a tag_word_vector. </p>
<p >The function converts a std_logic_vector into a tag_word_vector used to allocate tags. The function returns a tag_word_vector with a length corresponding to the minimum number of tag_words to store the provided tags. The lower index of the std_logic_vector is taken as the index 0 of the tag_word 0 in the tag_word_vector the following bits are assigned in ascending order. The returned tag_word_vector therefore follows the most-significant-bit-first (msbf) convention. </p>

</div>
</div>
<a id="a27bca4cfa5299c41a549385102b88dd6" name="a27bca4cfa5299c41a549385102b88dd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27bca4cfa5299c41a549385102b88dd6">&#9670;&nbsp;</a></span>writeBus() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a></b> writeBus</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">adr</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">dat</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Function</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a master interface configured for a write operation. </p>
<p >Function used for simulation. Uses the address and data std_logic_vector's to configure a GOLDi BUS master interface for a write operation. The master interface asserts the read operation (stb = '1'); grounds the tag sub-bus; uses the address std_logic_vector to address the slave interface; and transfers the data std_logic_vector. </p>

</div>
</div>
<a id="a27bca4cfa5299c41a549385102b88dd6" name="a27bca4cfa5299c41a549385102b88dd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27bca4cfa5299c41a549385102b88dd6">&#9670;&nbsp;</a></span>writeBus() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a></b> writeBus</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">adr</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">dat</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Function</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a master interface configured for a write operation. </p>
<p >Function used for simulation. Uses the address and data integers to configure a GOLDi BUS master interface for a write operation. The master interface asserts the read operation (stb = '1'); grounds the tag sub-bus; uses the address unsigned integer to address the slave interface; and transfers the data unsigned integer. </p>

</div>
</div>
<a id="ae70a68fd526a530973db6fed60706010" name="ae70a68fd526a530973db6fed60706010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae70a68fd526a530973db6fed60706010">&#9670;&nbsp;</a></span>writeBus() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a></b> writeBus</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">adr</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">dat</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">tag</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Function</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a master interface configured for a write operation. </p>
<p >Function used for simulation. Uses the address,data and tag std_logic_vector's to configure a GOLDi BUS master interface for a write operation. The master interface asserts the read operation (stb = '1'); uses tag std_logic_vector to configure the tag sub-bus; uses the address std_logic_vector to address the slave interface; and transfers the data std_logic_vector. </p>

</div>
</div>
<a id="ae70a68fd526a530973db6fed60706010" name="ae70a68fd526a530973db6fed60706010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae70a68fd526a530973db6fed60706010">&#9670;&nbsp;</a></span>writeBus() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a></b> writeBus</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">adr</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">dat</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">tag</span><span class="vhdlchar"> </span></b><span class="stringliteral">in</span> <em><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Function</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a master interface configured for a write operation. </p>
<p >Function used for simulation. Uses the address,data and tag integers to configure a GOLDi BUS master interface for a write operation. The master interface asserts the read operation (stb = '1'); uses tag unsigned integer to configure the tag sub-bus; uses the address unsigned integer to address the slave interface; and transfers the data unsigned integer. </p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="afffcde57035950cdae1e263c8b741128" name="afffcde57035950cdae1e263c8b741128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afffcde57035950cdae1e263c8b741128">&#9670;&nbsp;</a></span>BUS_ADDRESS_WIDTH</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#afffcde57035950cdae1e263c8b741128">BUS_ADDRESS_WIDTH</a> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p >The "address width" constant sets the width of the address bus of the custom GOLDi BUS. It also sets the amount of slave interfaces that can be connected to the system bus. </p>

</div>
</div>
<a id="acf10295a78bad3ad33186ddd2ddf8d17" name="acf10295a78bad3ad33186ddd2ddf8d17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf10295a78bad3ad33186ddd2ddf8d17">&#9670;&nbsp;</a></span>BUS_TAG_BITS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#acf10295a78bad3ad33186ddd2ddf8d17">BUS_TAG_BITS</a> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p >Tag bits to modify and label the BUS data transfered by the interfaces. </p>

</div>
</div>
<a id="a7001dbc42ffe072b0a5310c24c01e9eb" name="a7001dbc42ffe072b0a5310c24c01e9eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7001dbc42ffe072b0a5310c24c01e9eb">&#9670;&nbsp;</a></span>CONFIGURATION_WORD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a7001dbc42ffe072b0a5310c24c01e9eb">CONFIGURATION_WORD</a> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#acf10295a78bad3ad33186ddd2ddf8d17">BUS_TAG_BITS</a></b> <span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#afffcde57035950cdae1e263c8b741128">BUS_ADDRESS_WIDTH</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p >Length of the configuration word used in the custom GOLDi SPI communication modules. </p>

</div>
</div>
<a id="ab88c1e2f31b1ed5b961ae103e325e7ca" name="ab88c1e2f31b1ed5b961ae103e325e7ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab88c1e2f31b1ed5b961ae103e325e7ca">&#9670;&nbsp;</a></span>mbus_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ab88c1e2f31b1ed5b961ae103e325e7ca">mbus_in</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Master interface structure - peripheral interface @detais Master interface structure - peripheral interface Input signals: </p>
<ul>
<li>dat: read data of accessed register (ignored in write operation)</li>
<li>tag: tags used to label data by the slave interface</li>
<li>mux: additional multiplexing signal </li>
</ul>

</div>
</div>
<a id="a6774f633f23be883baa6bb34377fa4a8" name="a6774f633f23be883baa6bb34377fa4a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6774f633f23be883baa6bb34377fa4a8">&#9670;&nbsp;</a></span>mbus_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a6774f633f23be883baa6bb34377fa4a8">mbus_out</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Master interface structure - controller interface. </p>
<p >Master interface structure - controller interface Output signals:</p><ul>
<li>stb: signal is used to validate a transfer by the master ending a tansaction</li>
<li>we: write enable indicates a write operation when high and read operation when low</li>
<li>adr: address of accessed register in the GOLDi system</li>
<li>dat: write data for accessed register (ignored in read operation)</li>
<li>tag: tags used to label data by the master interface </li>
</ul>

</div>
</div>
<a id="af43a70a2392e0e00e94e5627faf98729" name="af43a70a2392e0e00e94e5627faf98729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af43a70a2392e0e00e94e5627faf98729">&#9670;&nbsp;</a></span>SPI_DATA_WIDTH</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#af43a70a2392e0e00e94e5627faf98729">SPI_DATA_WIDTH</a> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a7001dbc42ffe072b0a5310c24c01e9eb">CONFIGURATION_WORD</a></b> <span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a5336807d9bd8be1fcb8088d5781ca4af">SYSTEM_DATA_WIDTH</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p >SPI word length defined by the number of bits needed for a single SPI transaction. </p>

</div>
</div>
<a id="a5336807d9bd8be1fcb8088d5781ca4af" name="a5336807d9bd8be1fcb8088d5781ca4af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5336807d9bd8be1fcb8088d5781ca4af">&#9670;&nbsp;</a></span>SYSTEM_DATA_WIDTH</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#a5336807d9bd8be1fcb8088d5781ca4af">SYSTEM_DATA_WIDTH</a> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p >Main parameter of the GOLDi BUS and system. Sets the width of standard "data_word" vector which is the data unit used by the GOLDi system's registers, bus structure, and main communication modules. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html">GOLDI_COMM_STANDARD</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
