OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/amit/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/seq_detector/runs/RUN_2025.05.06_16.09.42/results/placement/seq_detector_mealy.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.00    0.06    0.35    0.35 ^ _16_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state[1] (net)
                  0.06    0.00    0.35 ^ _09_/B (sky130_fd_sc_hd__nand3b_1)
     1    0.00    0.05    0.07    0.41 v _09_/Y (sky130_fd_sc_hd__nand3b_1)
                                         _04_ (net)
                  0.05    0.00    0.41 v _10_/B1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.07    0.07    0.48 ^ _10_/Y (sky130_fd_sc_hd__o21ai_1)
                                         next_state[1] (net)
                  0.07    0.00    0.48 ^ _16_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.48   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _16_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.03    0.22   library hold time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _15_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v reset (in)
                                         reset (net)
                  0.01    0.00    2.00 v input2/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.07    0.10    2.11 v input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.07    0.00    2.11 v _13_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.05    2.16 ^ _13_/Y (sky130_fd_sc_hd__inv_2)
                                         _00_ (net)
                  0.03    0.00    2.16 ^ _15_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.16   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _15_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.35    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  1.57   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _16_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v reset (in)
                                         reset (net)
                  0.01    0.00    2.00 v input2/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.07    0.10    2.11 v input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.07    0.00    2.11 v _14_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.05    2.16 ^ _14_/Y (sky130_fd_sc_hd__inv_2)
                                         _01_ (net)
                  0.03    0.00    2.16 ^ _16_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.16   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _16_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.35    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  1.57   slack (MET)


Startpoint: din (input port clocked by clk)
Endpoint: _15_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v din (in)
                                         din (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.08    0.11    2.11 v input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.08    0.00    2.11 v _06_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    2.20 v _06_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _02_ (net)
                  0.03    0.00    2.20 v _07_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    2.28 v _07_/X (sky130_fd_sc_hd__clkbuf_1)
                                         next_state[0] (net)
                  0.02    0.00    2.28 v _15_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.28   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _15_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                  2.04   slack (MET)


Startpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dout (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.00    0.06    0.35    0.35 ^ _16_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state[1] (net)
                  0.06    0.00    0.35 ^ _11_/B (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.05    0.14    0.48 ^ _11_/X (sky130_fd_sc_hd__and3b_1)
                                         _05_ (net)
                  0.05    0.00    0.48 ^ _12_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.09    0.57 ^ _12_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.06    0.00    0.57 ^ output3/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    0.77 ^ output3/X (sky130_fd_sc_hd__buf_2)
                                         dout (net)
                  0.17    0.00    0.77 ^ dout (out)
                                  0.77   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  2.52   slack (MET)



worst slack corner Typical: 0.2541
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: din (input port clocked by clk)
Endpoint: dout (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v din (in)
                                         din (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.08    0.12    2.12 v input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.08    0.00    2.12 v _11_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.05    0.22    2.34 ^ _11_/X (sky130_fd_sc_hd__and3b_1)
                                         _05_ (net)
                  0.05    0.00    2.34 ^ _12_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    2.44 ^ _12_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.06    0.00    2.44 ^ output3/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    2.66 ^ output3/X (sky130_fd_sc_hd__buf_2)
                                         dout (net)
                  0.17    0.00    2.66 ^ dout (out)
                                  2.66   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.66   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)


Startpoint: din (input port clocked by clk)
Endpoint: _15_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ din (in)
                                         din (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.15    0.16    2.17 ^ input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.15    0.00    2.17 ^ _06_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.11    2.28 ^ _06_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _02_ (net)
                  0.04    0.00    2.28 ^ _07_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    2.36 ^ _07_/X (sky130_fd_sc_hd__clkbuf_1)
                                         next_state[0] (net)
                  0.04    0.00    2.36 ^ _15_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.36   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _15_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.04    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                 -2.36   data arrival time
-----------------------------------------------------------------------------
                                  7.35   slack (MET)


Startpoint: din (input port clocked by clk)
Endpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ din (in)
                                         din (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.15    0.16    2.17 ^ input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.15    0.00    2.17 ^ _09_/C (sky130_fd_sc_hd__nand3b_1)
     1    0.00    0.06    0.09    2.26 v _09_/Y (sky130_fd_sc_hd__nand3b_1)
                                         _04_ (net)
                  0.06    0.00    2.26 v _10_/B1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.10    0.08    2.34 ^ _10_/Y (sky130_fd_sc_hd__o21ai_1)
                                         next_state[1] (net)
                  0.10    0.00    2.34 ^ _16_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.34   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _16_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.06    9.69   library setup time
                                  9.69   data required time
-----------------------------------------------------------------------------
                                  9.69   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                  7.35   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _16_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v reset (in)
                                         reset (net)
                  0.01    0.00    2.00 v input2/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.07    0.12    2.12 v input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.07    0.00    2.12 v _14_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.06    2.18 ^ _14_/Y (sky130_fd_sc_hd__inv_2)
                                         _01_ (net)
                  0.03    0.00    2.18 ^ _16_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.18   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _16_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.27   10.02   library recovery time
                                 10.02   data required time
-----------------------------------------------------------------------------
                                 10.02   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  7.84   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _15_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v reset (in)
                                         reset (net)
                  0.01    0.00    2.00 v input2/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.07    0.12    2.12 v input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.07    0.00    2.12 v _13_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.06    2.18 ^ _13_/Y (sky130_fd_sc_hd__inv_2)
                                         _00_ (net)
                  0.03    0.00    2.18 ^ _15_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.18   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _15_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.27   10.02   library recovery time
                                 10.02   data required time
-----------------------------------------------------------------------------
                                 10.02   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  7.84   slack (MET)



worst slack corner Typical: 5.0947
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: reset (input port clocked by clk)
Endpoint: _16_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v reset (in)
                                         reset (net)
                  0.01    0.00    2.00 v input2/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.07    0.12    2.12 v input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.07    0.00    2.12 v _14_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.06    2.18 ^ _14_/Y (sky130_fd_sc_hd__inv_2)
                                         _01_ (net)
                  0.03    0.00    2.18 ^ _16_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.18   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _16_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.27   10.02   library recovery time
                                 10.02   data required time
-----------------------------------------------------------------------------
                                 10.02   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  7.84   slack (MET)


Startpoint: din (input port clocked by clk)
Endpoint: dout (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v din (in)
                                         din (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.08    0.12    2.12 v input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.08    0.00    2.12 v _11_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.05    0.22    2.34 ^ _11_/X (sky130_fd_sc_hd__and3b_1)
                                         _05_ (net)
                  0.05    0.00    2.34 ^ _12_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    2.44 ^ _12_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.06    0.00    2.44 ^ output3/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    2.66 ^ output3/X (sky130_fd_sc_hd__buf_2)
                                         dout (net)
                  0.17    0.00    2.66 ^ dout (out)
                                  2.66   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.66   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clk
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.60e-06   2.44e-07   2.43e-11   8.84e-06  81.0%
Combinational          8.81e-07   1.19e-06   3.41e-11   2.08e-06  19.0%
Clock                  0.00e+00   0.00e+00   1.81e-10   1.81e-10   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.48e-06   1.44e-06   2.40e-10   1.09e-05 100.0%
                          86.8%      13.2%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
   0.01 source latency _15_/CLK ^
  -0.01 target latency _16_/CLK ^
   0.25 clock uncertainty
   0.00 CRPR
--------------
   0.25 setup skew

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 5.09

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.25
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 219 u^2 3% utilization.
area_report_end
check_nonpropagated_clocks
clk
check_nonpropagated_clocks_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/openlane/designs/seq_detector/runs/RUN_2025.05.06_16.09.42/results/signoff/seq_detector_mealy.sdf'…
