// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See VSimTop.h for the primary calling header

#ifndef VERILATED_VSIMTOP___024ROOT_H_
#define VERILATED_VSIMTOP___024ROOT_H_  // guard

#include "verilated.h"

class VSimTop__Syms;
class VSimTop___024unit;

VL_MODULE(VSimTop___024root) {
  public:
    // CELLS
    VSimTop___024unit* __PVT____024unit;

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(clock,0,0);
        VL_IN8(reset,0,0);
        VL_IN8(io_perfInfo_clean,0,0);
        VL_IN8(io_perfInfo_dump,0,0);
        VL_OUT8(io_uart_out_valid,0,0);
        VL_OUT8(io_uart_out_ch,7,0);
        VL_OUT8(io_uart_in_valid,0,0);
        VL_IN8(io_uart_in_ch,7,0);
        VL_IN8(io_memAXI_0_aw_ready,0,0);
        VL_OUT8(io_memAXI_0_aw_valid,0,0);
        VL_OUT8(io_memAXI_0_aw_bits_prot,2,0);
        VL_OUT8(io_memAXI_0_aw_bits_id,3,0);
        VL_OUT8(io_memAXI_0_aw_bits_user,0,0);
        VL_OUT8(io_memAXI_0_aw_bits_len,7,0);
        VL_OUT8(io_memAXI_0_aw_bits_size,2,0);
        VL_OUT8(io_memAXI_0_aw_bits_burst,1,0);
        VL_OUT8(io_memAXI_0_aw_bits_lock,0,0);
        VL_OUT8(io_memAXI_0_aw_bits_cache,3,0);
        VL_OUT8(io_memAXI_0_aw_bits_qos,3,0);
        VL_IN8(io_memAXI_0_w_ready,0,0);
        VL_OUT8(io_memAXI_0_w_valid,0,0);
        VL_OUT8(io_memAXI_0_w_bits_strb,7,0);
        VL_OUT8(io_memAXI_0_w_bits_last,0,0);
        VL_OUT8(io_memAXI_0_b_ready,0,0);
        VL_IN8(io_memAXI_0_b_valid,0,0);
        VL_IN8(io_memAXI_0_b_bits_resp,1,0);
        VL_IN8(io_memAXI_0_b_bits_id,3,0);
        VL_IN8(io_memAXI_0_b_bits_user,0,0);
        VL_IN8(io_memAXI_0_ar_ready,0,0);
        VL_OUT8(io_memAXI_0_ar_valid,0,0);
        VL_OUT8(io_memAXI_0_ar_bits_prot,2,0);
        VL_OUT8(io_memAXI_0_ar_bits_id,3,0);
        VL_OUT8(io_memAXI_0_ar_bits_user,0,0);
        VL_OUT8(io_memAXI_0_ar_bits_len,7,0);
        VL_OUT8(io_memAXI_0_ar_bits_size,2,0);
        VL_OUT8(io_memAXI_0_ar_bits_burst,1,0);
        VL_OUT8(io_memAXI_0_ar_bits_lock,0,0);
        VL_OUT8(io_memAXI_0_ar_bits_cache,3,0);
        VL_OUT8(io_memAXI_0_ar_bits_qos,3,0);
        VL_OUT8(io_memAXI_0_r_ready,0,0);
        VL_IN8(io_memAXI_0_r_valid,0,0);
        VL_IN8(io_memAXI_0_r_bits_resp,1,0);
        VL_IN8(io_memAXI_0_r_bits_last,0,0);
        VL_IN8(io_memAXI_0_r_bits_id,3,0);
        VL_IN8(io_memAXI_0_r_bits_user,0,0);
        CData/*0:0*/ SimTop__DOT__inst_valid;
        CData/*0:0*/ SimTop__DOT__inst_ready;
        CData/*0:0*/ SimTop__DOT__addr_valid;
        CData/*0:0*/ SimTop__DOT__br_stall;
        CData/*0:0*/ SimTop__DOT__data_valid;
        CData/*0:0*/ SimTop__DOT__data_ready;
        CData/*1:0*/ SimTop__DOT__data_size;
        CData/*0:0*/ SimTop__DOT__data_wen;
        CData/*7:0*/ SimTop__DOT__data_strb;
        CData/*0:0*/ SimTop__DOT__inst_req_valid;
        CData/*0:0*/ SimTop__DOT__inst_resp_valid;
        CData/*0:0*/ SimTop__DOT__inst_req_wen;
        CData/*1:0*/ SimTop__DOT__mem_req_size;
        CData/*7:0*/ SimTop__DOT__mem_req_strb;
        CData/*0:0*/ SimTop__DOT__mem_req_valid;
        CData/*0:0*/ SimTop__DOT__mem_resp_valid;
        CData/*0:0*/ SimTop__DOT__mem_req_wen;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_axi__DOT__w_valid;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_axi__DOT__aw_hs;
    };
    struct {
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_axi__DOT__w_hs;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_axi__DOT__r_done;
        CData/*2:0*/ SimTop__DOT__u_ysyx_210247_axi__DOT__w_state;
        CData/*2:0*/ SimTop__DOT__u_ysyx_210247_axi__DOT__r_state;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_axi__DOT__r_state_addr;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_axi__DOT__data_ren;
        CData/*7:0*/ SimTop__DOT__u_ysyx_210247_axi__DOT__len;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_axi__DOT__len_incr_en;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_axi__DOT__size_h;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_axi__DOT__size_d;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_axi__DOT__r_ready;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_axi__DOT__r_ready_en;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_axi__DOT__data_ok;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_axi__DOT__w_ready;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_axi__DOT__w_ready_en;
        CData/*1:0*/ SimTop__DOT__u_ysyx_210247_axi__DOT__rw_resp;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__wb_wen;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__rs1_r_ena;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__rs2_r_ena;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__if_valid_in;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__id_allow_in;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__exe_allow_in;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__mem_allow_in;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__wb_allow_in;
        CData/*4:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__EXE_wdest;
        CData/*4:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__MEM_wdest;
        CData/*4:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__WB_wdest;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__cmp_ren;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__cmp_wen;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__time_int;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__cmt_wen;
        CData/*7:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__cmt_wdest;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__cmt_valid;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__trap;
        CData/*7:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__trap_code;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_if_stage__DOT__handshake_done;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_if_stage__DOT__waite_valid;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_if_stage__DOT__flush_valid;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_if_stage__DOT__flush_wait;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_if_stage__DOT__branch_valid;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_if_stage__DOT__preif_ready_go;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_if_stage__DOT__if_valid_in;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_if_stage__DOT__if_allow_in;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_if_stage__DOT__br_pc_valid;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_if_stage__DOT__br_pc_ready;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_reg_if_id__DOT__if_to_id_valid;
        CData/*4:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__rs1;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__rs1_forward;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__rs2_forward;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__br_taken;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__id_ready_go;
        CData/*5:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_type;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_lh;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_lhu;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_lw;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_lwu;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_ld;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_jalr;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_lb;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_lbu;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_csrrs;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_csrrw;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_csrrc;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_csrrci;
    };
    struct {
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_csrrsi;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_ecall;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_mret;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_jal;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_beq;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_bne;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_bge;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_blt;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_bltu;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_bgeu;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_sd;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_sh;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_sb;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_sw;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__inst_my;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__op1ltuop2;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_reg_id_exe__DOT__id_to_exe_valid;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__hs_done;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__exe_ready_go;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__inst_is_lh;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__inst_is_lhu;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__inst_is_lw;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__inst_is_lwu;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__inst_is_ld;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__inst_is_sw;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__inst_is_sd;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__inst_is_sh;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__inst_is_sb;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__inst_is_lb;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__inst_is_lbu;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__inst_is_csrrs;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__inst_is_csrrw;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__inst_is_csrrc;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__inst_is_csrrsi;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__inst_is_csrrci;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__op1ltop2;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__op1ltuop2;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_reg_exe_mem__DOT__exe_to_mem_valid;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_reg_mem_wb__DOT__mem_to_wb_valid;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_csr_regfile__DOT__wb_ex;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_csr_regfile__DOT__tick;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_clint__DOT__tick;
        CData/*7:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__DifftestInstrCommit__DOT__special;
        CData/*2:0*/ SimTop__DOT__u_ysyx_210247_icache__DOT__state;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_icache__DOT__cache_hit;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_icache__DOT__cache_dirty;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_icache__DOT__cache_data_wen;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_icache__DOT__mem_ready;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_icache__DOT__cache_fill;
        CData/*2:0*/ SimTop__DOT__u_ysyx_210247_dcache__DOT__state;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_dcache__DOT__cache_hit;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_dcache__DOT__cache_dirty;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_dcache__DOT__cache_data_wen;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_dcache__DOT__mem_ready;
        CData/*0:0*/ SimTop__DOT__u_ysyx_210247_dcache__DOT__cache_fill;
        CData/*7:0*/ __Vdlyvdim0__SimTop__DOT__u_ysyx_210247_icache__DOT__u_S011HD1P_X32Y2D128__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__SimTop__DOT__u_ysyx_210247_icache__DOT__u_S011HD1P_X32Y2D128__DOT__ram__v0;
        CData/*2:0*/ __Vdly__SimTop__DOT__u_ysyx_210247_icache__DOT__state;
        CData/*0:0*/ __Vdly__SimTop__DOT__u_ysyx_210247_icache__DOT__mem_ready;
        CData/*0:0*/ __Vdly__SimTop__DOT__u_ysyx_210247_icache__DOT__cache_fill;
        CData/*0:0*/ __Vdlyvset__SimTop__DOT__u_ysyx_210247_icache__DOT__dirty__v0;
        CData/*0:0*/ __Vdlyvset__SimTop__DOT__u_ysyx_210247_icache__DOT__dirty__v1;
        CData/*0:0*/ __Vdlyvset__SimTop__DOT__u_ysyx_210247_icache__DOT__valid__v1;
        CData/*2:0*/ __Vdly__SimTop__DOT__u_ysyx_210247_dcache__DOT__state;
    };
    struct {
        CData/*0:0*/ __Vdly__SimTop__DOT__u_ysyx_210247_dcache__DOT__cache_fill;
        CData/*0:0*/ __Vdlyvset__SimTop__DOT__u_ysyx_210247_dcache__DOT__dirty__v0;
        CData/*0:0*/ __Vdlyvset__SimTop__DOT__u_ysyx_210247_dcache__DOT__dirty__v1;
        CData/*0:0*/ __Vdlyvset__SimTop__DOT__u_ysyx_210247_dcache__DOT__valid__v1;
        CData/*0:0*/ __Vclklast__TOP__clock;
        CData/*0:0*/ __Vclklast__TOP__reset;
        SData/*12:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__B_imm;
        SData/*11:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__S_imm;
        VlWide<4>/*127:0*/ SimTop__DOT__inst_resp_data;
        VlWide<4>/*127:0*/ SimTop__DOT__mem_req_data;
        VlWide<4>/*127:0*/ SimTop__DOT__mem_resp_data;
        IData/*31:0*/ SimTop__DOT____Vcellout__u_ysyx_210247_icache__inst_req_data;
        IData/*31:0*/ SimTop__DOT____Vcellout__u_ysyx_210247_icache__inst_req_addr;
        IData/*31:0*/ SimTop__DOT____Vcellout__u_ysyx_210247_dcache__mem_req_addr;
        VlWide<3>/*65:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__br_bus;
        IData/*31:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__exc_op;
        IData/*31:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__cmt_inst;
        IData/*31:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__intrNO_diff;
        IData/*31:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_if_stage__DOT__if_inst;
        VlWide<3>/*95:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_reg_if_id__DOT__if_to_id_data;
        IData/*20:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__J_imm;
        VlWide<17>/*539:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_reg_id_exe__DOT__id_to_exe_data;
        VlWide<4>/*127:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__sr128_res;
        IData/*31:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__srliw_res;
        IData/*31:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__slliw_res;
        VlWide<13>/*402:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_reg_exe_mem__DOT__exe_to_mem_data;
        VlWide<13>/*402:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_reg_mem_wb__DOT__mem_to_wb_data;
        VlWide<5>/*128:0*/ SimTop__DOT__u_ysyx_210247_icache__DOT__cache_data_wdata;
        IData/*31:0*/ SimTop__DOT__u_ysyx_210247_icache__DOT__i;
        VlWide<4>/*127:0*/ SimTop__DOT__u_ysyx_210247_icache__DOT____Vcellout__u_S011HD1P_X32Y2D128__Q;
        VlWide<4>/*127:0*/ SimTop__DOT__u_ysyx_210247_dcache__DOT__cache_strb;
        VlWide<4>/*127:0*/ SimTop__DOT__u_ysyx_210247_dcache__DOT__cache_data_out;
        VlWide<4>/*127:0*/ SimTop__DOT__u_ysyx_210247_dcache__DOT__cache_data_wdata;
        IData/*31:0*/ SimTop__DOT__u_ysyx_210247_dcache__DOT__i;
        VlWide<4>/*127:0*/ __Vdlyvval__SimTop__DOT__u_ysyx_210247_icache__DOT__u_S011HD1P_X32Y2D128__DOT__ram__v0;
        VlWide<4>/*127:0*/ __Vdly__SimTop__DOT__u_ysyx_210247_dcache__DOT__cache_data_out;
        VL_IN64(io_logCtrl_log_begin,63,0);
        VL_IN64(io_logCtrl_log_end,63,0);
        VL_IN64(io_logCtrl_log_level,63,0);
        VL_OUT64(io_memAXI_0_aw_bits_addr,63,0);
        VL_OUT64(io_memAXI_0_ar_bits_addr,63,0);
        QData/*63:0*/ SimTop__DOT__data_read;
        QData/*63:0*/ SimTop__DOT__data_write;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__r_data1;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__r_data2;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__csr_rdata;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__new_pc;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__mstatus_o;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__mepc_o;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__mtvec_o;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__mie_o;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__mip_o;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__cmt_wdata;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__cmt_pc;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__cycleCnt;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__instrCnt;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__mstatus_diff;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__mepc_diff;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__mcause_diff;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__mtvec_diff;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__mie_diff;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__mip_diff;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__mscratch_diff;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__sstatus_diff;
    };
    struct {
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_if_stage__DOT__next_pc;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_if_stage__DOT__if_pc;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_if_stage__DOT__waite_pc;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_if_stage__DOT__flush_pc;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__op1;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__op2;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__rs1_value;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__rs2_value;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__br_target;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_id_stage__DOT__op1_sub_op2;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__data_rdata;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__op64;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__op32;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__sraiw_res;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__subw_res;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__sllw_res;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__sraw_res;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__srlw_res;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_exe_stage__DOT__exe_wdata;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_csr_regfile__DOT__mstatus;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_csr_regfile__DOT__mcause;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_csr_regfile__DOT__mepc;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_csr_regfile__DOT__mtvec;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_csr_regfile__DOT__mcycle;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_csr_regfile__DOT__mtime;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_csr_regfile__DOT__mie;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_csr_regfile__DOT__mip;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_csr_regfile__DOT__mscratch;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_clint__DOT__mtime;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_clint__DOT__mtimecmp;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_dcache__DOT__valid_strb;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_dcache__DOT__cache_write_data;
        QData/*63:0*/ SimTop__DOT__u_ysyx_210247_dcache__DOT__valid_resp_data;
        VL_OUT64(io_memAXI_0_w_bits_data[4],63,0);
        VL_IN64(io_memAXI_0_r_bits_data[4],63,0);
        VlUnpacked<QData/*63:0*/, 4> SimTop__DOT__w_data;
        VlUnpacked<QData/*63:0*/, 32> SimTop__DOT__u_ysyx_210247_cpu__DOT__regs;
        VlUnpacked<QData/*63:0*/, 32> SimTop__DOT__u_ysyx_210247_cpu__DOT____Vcellout__u_ysyx_210247_regfile__regs_o;
        VlUnpacked<QData/*63:0*/, 32> SimTop__DOT__u_ysyx_210247_cpu__DOT__regs_diff;
        VlUnpacked<QData/*63:0*/, 32> SimTop__DOT__u_ysyx_210247_cpu__DOT__u_ysyx_210247_regfile__DOT__regs;
        VlUnpacked<CData/*0:0*/, 256> SimTop__DOT__u_ysyx_210247_icache__DOT__valid;
        VlUnpacked<CData/*0:0*/, 256> SimTop__DOT__u_ysyx_210247_icache__DOT__dirty;
        VlUnpacked<IData/*19:0*/, 256> SimTop__DOT__u_ysyx_210247_icache__DOT__tag;
        VlUnpacked<CData/*3:0*/, 256> SimTop__DOT__u_ysyx_210247_icache__DOT__offset;
        VlUnpacked<VlWide<4>/*127:0*/, 256> SimTop__DOT__u_ysyx_210247_icache__DOT__u_S011HD1P_X32Y2D128__DOT__ram;
        VlUnpacked<CData/*0:0*/, 256> SimTop__DOT__u_ysyx_210247_dcache__DOT__valid;
        VlUnpacked<CData/*0:0*/, 256> SimTop__DOT__u_ysyx_210247_dcache__DOT__dirty;
        VlUnpacked<IData/*19:0*/, 256> SimTop__DOT__u_ysyx_210247_dcache__DOT__tag;
        VlUnpacked<CData/*3:0*/, 256> SimTop__DOT__u_ysyx_210247_dcache__DOT__offset;
        VlUnpacked<VlWide<4>/*127:0*/, 256> SimTop__DOT__u_ysyx_210247_dcache__DOT__u_S011HD1P_X32Y2D128_BW__DOT__ram;
        VlUnpacked<CData/*0:0*/, 7> __Vm_traceActivity;
    };

    // INTERNAL VARIABLES
    VSimTop__Syms* vlSymsp;  // Symbol table

    // CONSTRUCTORS
    VSimTop___024root(const char* name);
    ~VSimTop___024root();
    VL_UNCOPYABLE(VSimTop___024root);

    // INTERNAL METHODS
    void __Vconfigure(VSimTop__Syms* symsp, bool first);
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);


#endif  // guard
