# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../02203_A2_code/task2/types.vhd" \
"../../../../as2_task1.srcs/sources_1/new/line_buffer.vhd" \
"../../../../as2_task1.srcs/sim_1/new/line_buffer_tb.vhd" \

# Do not sort compile order
nosort
