
*** Running vivado
    with args -log design_1_pixel_generator_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pixel_generator_0_1.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Jun  2 05:37:08 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_pixel_generator_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_pixel_generator_0_1 -part xc7a35tftg256-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19364
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 817.547 ; gain = 475.043
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'rom_addr', assumed default net type 'wire' [C:/Users/Locke/VivadoProjects/rtl/Pixel_Generator.v:180]
INFO: [Synth 8-6157] synthesizing module 'design_1_pixel_generator_0_1' [c:/Users/Locke/VivadoProjects/ip/design_1/ip/design_1_pixel_generator_0_1/synth/design_1_pixel_generator_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'pixel_generator' [C:/Users/Locke/VivadoProjects/rtl/Pixel_Generator.v:7]
	Parameter horz_max bound to: 639 - type: integer 
	Parameter vert_max bound to: 479 - type: integer 
	Parameter horz_wall_L bound to: 10 - type: integer 
	Parameter horz_wall_R bound to: 30 - type: integer 
	Parameter horz_paddle_L bound to: 610 - type: integer 
	Parameter horz_paddle_R bound to: 614 - type: integer 
	Parameter paddleHeight bound to: 75 - type: integer 
	Parameter paddleSpeed bound to: 2 - type: integer 
	Parameter ball_dimension bound to: 8 - type: integer 
	Parameter ball_speed_pos bound to: 2 - type: integer 
	Parameter ball_speed_neg bound to: -2 - type: integer 
WARNING: [Synth 8-151] case item 3'b010 is unreachable [C:/Users/Locke/VivadoProjects/rtl/Pixel_Generator.v:107]
WARNING: [Synth 8-151] case item 3'b011 is unreachable [C:/Users/Locke/VivadoProjects/rtl/Pixel_Generator.v:108]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [C:/Users/Locke/VivadoProjects/rtl/Pixel_Generator.v:109]
WARNING: [Synth 8-151] case item 3'b101 is unreachable [C:/Users/Locke/VivadoProjects/rtl/Pixel_Generator.v:110]
WARNING: [Synth 8-151] case item 3'b110 is unreachable [C:/Users/Locke/VivadoProjects/rtl/Pixel_Generator.v:111]
WARNING: [Synth 8-151] case item 3'b111 is unreachable [C:/Users/Locke/VivadoProjects/rtl/Pixel_Generator.v:112]
INFO: [Synth 8-6155] done synthesizing module 'pixel_generator' (0#1) [C:/Users/Locke/VivadoProjects/rtl/Pixel_Generator.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pixel_generator_0_1' (0#1) [c:/Users/Locke/VivadoProjects/ip/design_1/ip/design_1_pixel_generator_0_1/synth/design_1_pixel_generator_0_1.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 923.777 ; gain = 581.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 923.777 ; gain = 581.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 923.777 ; gain = 581.273
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 923.777 ; gain = 581.273
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 6     
	   3 Input    3 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1114.480 ; gain = 771.977
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1114.480 ; gain = 771.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1114.480 ; gain = 771.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1307.547 ; gain = 965.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1307.547 ; gain = 965.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1307.547 ; gain = 965.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1307.547 ; gain = 965.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1307.547 ; gain = 965.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1307.547 ; gain = 965.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    22|
|2     |LUT1   |     4|
|3     |LUT2   |    30|
|4     |LUT3   |    14|
|5     |LUT4   |    36|
|6     |LUT5   |    30|
|7     |LUT6   |    33|
|8     |FDCE   |    29|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   198|
|2     |  inst   |pixel_generator |   198|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1307.547 ; gain = 965.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1307.547 ; gain = 965.043
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1307.547 ; gain = 965.043
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1321.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1427.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f1c45d36
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1427.773 ; gain = 1085.359
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1729.516 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Locke/VivadoProjects/VGA_Pong/VGA_Pong.runs/design_1_pixel_generator_0_1_synth_1/design_1_pixel_generator_0_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_pixel_generator_0_1_utilization_synth.rpt -pb design_1_pixel_generator_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  2 05:37:28 2025...
