ISim log file
Running: ./sim.exe -tclbatch sim.tcl -wdb sim.wdb 
ISim P.20131013 (signature 0xfbc00daa)
This is a Full version of ISim.
Time resolution is 1 ns
# onerror resume
# wave add -radix hex /
# wave add -radix dec /
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 125 ns(1): Note: ALU op[0011](3, 7) = -6, [Ov, C, N, Z] = 1010 (/alu_test/).
at 375 ns(1): Note: ALU op[0111](3, 7) = -4, [Ov, C, N, Z] = 0010 (/alu_test/).
at 625 ns(1): Note: ALU op[1011](3, 7) = 3, [Ov, C, N, Z] = 0100 (/alu_test/).
at 875 ns(1): Note: ALU op[1111](3, 7) = 5, [Ov, C, N, Z] = 1100 (/alu_test/).
at 1125 ns(1): Note: ALU op[0000](7, 3) = 3, [Ov, C, N, Z] = 0000 (/alu_test/).
at 1375 ns(1): Note: ALU op[0001](7, 3) = 7, [Ov, C, N, Z] = 0000 (/alu_test/).
at 1625 ns(1): Note: ALU op[0010](7, 3) = 4, [Ov, C, N, Z] = 0000 (/alu_test/).
at 1875 ns(1): Note: ALU op[0011](7, 3) = -6, [Ov, C, N, Z] = 1010 (/alu_test/).
at 2125 ns(1): Note: ALU op[0100](7, 3) = 4, [Ov, C, N, Z] = 0000 (/alu_test/).
at 2375 ns(1): Note: ALU op[0101](7, 3) = -1, [Ov, C, N, Z] = 0010 (/alu_test/).
at 2625 ns(1): Note: ALU op[0110](7, 3) = -5, [Ov, C, N, Z] = 0010 (/alu_test/).
at 2875 ns(1): Note: ALU op[0111](7, 3) = 4, [Ov, C, N, Z] = 0100 (/alu_test/).
at 3125 ns(1): Note: ALU op[1000](7, 3) = 0, [Ov, C, N, Z] = 0001 (/alu_test/).
at 3375 ns(1): Note: ALU op[1001](7, 3) = -5, [Ov, C, N, Z] = 0010 (/alu_test/).
at 3625 ns(1): Note: ALU op[1010](7, 3) = -5, [Ov, C, N, Z] = 0010 (/alu_test/).
at 3875 ns(1): Note: ALU op[1011](7, 3) = -5, [Ov, C, N, Z] = 0010 (/alu_test/).
at 4125 ns(1): Note: ALU op[1100](7, 3) = -8, [Ov, C, N, Z] = 0010 (/alu_test/).
at 4375 ns(1): Note: ALU op[1101](7, 3) = -4, [Ov, C, N, Z] = 0010 (/alu_test/).
at 4625 ns(1): Note: ALU op[1110](7, 3) = 4, [Ov, C, N, Z] = 0000 (/alu_test/).
at 4875 ns(1): Note: ALU op[1111](7, 3) = 5, [Ov, C, N, Z] = 1100 (/alu_test/).
at 5125 ns(1): Note: ALU op[0000](0, 0) = 0, [Ov, C, N, Z] = 0001 (/alu_test/).
# quit
