================================================================================ 
Commit: a3228d6e9a79f97b3a5b5187c9b922d56cbd7258 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 16:07:29 2024 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen and License for label MTL.4122.12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: 7a56497c3af2be0083ffc20eba0a4d5cfbed445e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:56:15 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_p_milestone_Daily Daily Updating Version/ID: MeteorLake_4122_12

Hsd-es-id: N/A"
Original commit date: Mon Apr 15 23:15:58 2024 -0700
Original commit hash: 7db8fd529b9c71642d3701ae151311aec1b4ebc1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ee71685da0adedaa75a8a902d4dce5d9cffb6b19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:56:08 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_p_milestone_Daily Daily Updating Version/ID: MeteorLake_4122_11

Hsd-es-id: N/A"
Original commit date: Mon Apr 15 00:01:09 2024 -0700
Original commit hash: 63d1a93c013ec00c97ca118baa9bfe33f07fce09

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9a5748d59863c6ae73de4e8ccca5a8f9de8b9bfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:56:00 2024 +0530 
-------------------------------------------------------------------------------- 
[TCSS] Separate the config of USB3 and PCIe for Type-C port

[Issue Description]
In current design, PCIe will be disabled after
disable USB3 of Type-C port. But PCIe won't be
auto enabled if enable USB3. According to the
usage, PCIe should not depend on USB3 enable/disable.

[Resolution]
Separate the config of USB3 and PCIe of Type-C
port.

Package/Module:
MeteorLakePlatSamplePkg,
ClientOneSiliconPkg

[Impacted Platform]
MTL/ARL

Hsd-es-id: 22019869283
Original commit date: Fri Apr 12 09:23:53 2024 +0800
Change-Id: I73305d7e7fe81fc297290095affb6da3a71a00b4
Original commit hash: 25a3c0a2f4c04ec1f57c0812e2efb1263e92a49b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyPreMemLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 8e41693b148ed1368332dfbc2799440fb081c00d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:55:51 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.18.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 12 12:03:59 2024 -0700
Original commit hash: 06d0fee5b18a1abb3335dd8e8f9e179c073728e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 32750d755d25ea495ed17fedba34281ef0625e3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:55:42 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 12 12:03:35 2024 -0700
Original commit hash: 3c18a8e86569c17f707d2b498609362e606ea2ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c0c87c5a277a61b647c2a80ed8677c32627880c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:55:34 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Disable CCC Slew Rate, Drive Strength at Freq <= 4800

[Feature Description]
These requirements apply to MTL-H \ ARL-H only:
(1) MRC must disable CCC Slew Rate Training for all configurations.
(2) MRC must program CccScomp settings optimized for 2R based on data
rate in Phy Init.
(3) MRC must disable DDR5 CCC Drive Strength at frequencies less than or
equal to 4800.
(4) MRC must program CCCDS settings optimized for 1R and 2R based on
data rate, vendor, and width at frequencies less than or equal to
4800 in Phy Init.
(5) MRC must use only CmdV margin feedback in DIMM CA ODT Training.
(6) MRC must use only CmdV margin feedback in CCC Drive Strength
Training.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019788091
Original commit date: Tue Mar 26 11:32:01 2024 -0700
Change-Id: I0c6fca4bc0c8e632027fb48bc2a27d98c59129f2
Original commit hash: 1c82aee673a58f4bd48eb692611b310e281fda94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: f6a56f6b48e73010a1344969f543e55e2b8d0ccc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:55:20 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 12 12:03:28 2024 -0700
Original commit hash: 913918ed623cacd42c2f6392ae0e72776c78ced9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1699dfab0030423079d8dd27ccc8aaae6ec79fc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:55:12 2024 +0530 
-------------------------------------------------------------------------------- 
MTL/ARL - DDR5 5600 Vendor approved DIMMs down binned to 4800

[Issue Description]
Memory Validation FV reported specific Vendor mixed configurations were
getting down binned to 4800 even if the DDR5 DIMMs are 5600 capable

[Resolution]
MRC current code implementation is not accounting for Approved 5600Dimm
code flag for DDR5 specific Vendor DIMMs when these DIMMs are not
1anm G-Die type

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019803394
Original commit date: Wed Apr 3 22:00:16 2024 -0700
Change-Id: Ica7d18909b2bb1404bd4c09e61f69e487ace3699
Original commit hash: 81ff267c8e9e2f4359790697627d8bcebdf13db2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 126661c1c381fd8b08590bc2b0c981ae88d7f85f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:55:05 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 12 12:03:22 2024 -0700
Original commit hash: 4b7ac6bfbb281a9e578376b24666507906dd3518

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9f68fd602e28be8985e9a9fd0991863045aeb80c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:54:50 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 12 12:03:10 2024 -0700
Original commit hash: 05852b341441134681d3113f31645bee2aebac42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 93896b2cf8c2c07d21af0acfd30ccf99d044e908 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:54:42 2024 +0530 
-------------------------------------------------------------------------------- 
[MRC] Request code change for WCK OffSet WA

[Feature Description]
(1) MRC must change WckOffset code for bios menu option to expose this
option to customers.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019789563
Original commit date: Wed Apr 3 12:13:57 2024 -0700
Change-Id: I812004488a8eff987b61dddfa869835ed70d0af1
Original commit hash: b87d58ba4792391fd52de09eb983a60eeb07a734

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: e2947af146cd785cffd1ce464e273a3f6f4e5f1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:54:33 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 12 12:02:37 2024 -0700
Original commit hash: 4519ab45f2351a532c8045161c158dc2aa6f33ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 02419c976299297d8c119903820adb7606168374 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:54:25 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | DDR5] x16 DIMMS being programed as x8

[Issue Description]
When a x16 and a x8 DIMM share the same rank in
PerformGenericMrsFsmSequence(), the x16 channel
will get programmed as if it was a x8 channel.
This led to a discrepancy between what was present
in the MrData structure and the MRS FSM Control
and storage registers. Note that this issue only
affects mixed DDR5 configs with a x8/x16 width
DIMMS sharing the same controller

[Resolution]
Added a x16 channel width check that is mutually
exclusive with the x8 conditional. If the x16
channel check is true, then the rank will be
programmed as if it had a width of x16. Even if
the x8 width boolean would otherwise be true.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S/P

Hsd-es-id: 22019753814
Original commit date: Mon Apr 1 09:38:47 2024 -0700
Change-Id: Ia0608f88b65c08a0cb8a7909bccddfb723240ebb
Original commit hash: 9a613f917b59247d79a2d9a0e139b7b408ef8228

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 433e692e59fa6e5bbed8b29034ab4bb5c367f2f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:54:17 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 12 12:02:28 2024 -0700
Original commit hash: 3466dd760e2e91624acb3dc7aee7c781ad5121d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f0293d534ca51bab6cdda509546569e1a78d0c15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:54:03 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 12 12:02:19 2024 -0700
Original commit hash: 8c8fe2c55b4b21b7ba0302abbdbfa0e832b0a033

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b5b95c15e33ce6663de639193299516114a11a62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:53:56 2024 +0530 
-------------------------------------------------------------------------------- 
Disable DIMM DQS PARK ODT for OC

[Feature Description]
Improve OC stability by disabling Dqs Park training when
OC profile is selected.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019670071
Original commit date: Thu Mar 21 17:03:36 2024 -0700
Change-Id: Ifd1457c022b076bbcae4ec820dc9749c95ec45e5
Original commit hash: f7825fea8e8201f0befdd7ec14d38130153bccf2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 7dc3ce0c7f2f89a050f2002de63f31c4dcc2cbac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:53:47 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 12 12:02:09 2024 -0700
Original commit hash: 0fbe3d12f3f0c8f5d6f4218b6b6abbe26687aa33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0071f21b7f42bcc16762a81144977ec313ba76cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:53:33 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 12 12:02:03 2024 -0700
Original commit hash: 06253521f3da9aa9f86404300db239057aa3d9d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7eee309f768a5383927752f124032fdbb769f65a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:53:17 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 12 12:01:56 2024 -0700
Original commit hash: dc077cbc78585f21614d65f965536a9f298669f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6bf441bc6e4abff680e231332cbeedb42b22ac39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:53:10 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] R2R DR Turnaround must be consistent across channels per MC

[Feature Description]
the R2R DR turnaround must be consistent across all channels in
a memory controller for LP5.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
LP5

Hsd-es-id: 22019736387
Original commit date: Thu Mar 28 16:26:12 2024 -0700
Change-Id: I84689ef34b0b6e2cd43073394ea9c3a75cddeea9
Original commit hash: 527b368bbfbcc4f1a22ab05240dddd47163d1773

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 359bf15f36da5c853ba184eace17e159e3c4f2dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:53:03 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 12 12:01:37 2024 -0700
Original commit hash: a235625ca92edf234c04d75abafd0a973e772117

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0f268be2259b0504864e386d98e614ed0becf54e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:52:55 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P ARL-S | DDR5] Issue IoReset after DDRIO PHY Scrambler Enable

[Feature Description]
When RMT is disabled and TxtClean is requested, the MRC memory scrubbing
flow will fail with the warning:
Warning:: Memory is not Clean after Scrubbing

This change resolves this issue by triggering an IoReset
after the DDRIO PHY Scrambler is enabled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019719228
Original commit date: Tue Mar 26 15:40:45 2024 -0700
Change-Id: I29341eb397ecf864ac98afe36247cdd1d7a56363
Original commit hash: 3c504667299899d7a405207a00cbdf72b02c3da1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 5f61a1f1067e0645d0e793dab016290c9ec8e7ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:52:46 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 29 14:33:53 2024 -0700
Change-Id: Id70e4f94049ef00713f68ac3b61ac73402622411
Original commit hash: e20b0b98febd5f05c32200bc19f7492c091e9fd5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 054be8a2493ad42fd72742c07504320b3bf8703d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:52:38 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.16.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Apr 4 13:00:48 2024 -0700
Original commit hash: da004c0d8b4e8c3145e03f80e809bf596003505d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c00c1461e7ad95e47d7174880521c0e3353c9bbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:52:30 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H] CPUID Issue -DDR5 and LP5 not programming to Max Frequencies...

[Feature Description]
MRC must detect Platform Family branch independent from CPU_IDs.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019736479
Original commit date: Fri Mar 29 13:55:09 2024 -0700
Change-Id: Ib0c4982b1570a8c4a285243ea9796ad1f9c89d13
Original commit hash: 0ced5c049eb6e5df2444f87169136be5687ad369

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 82f4cc92197281f18afda5454312ef2e112d1ec7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:52:22 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_p_milestone_Daily Daily Updating Version/ID: MeteorLake_4122_10

Hsd-es-id: N/A"
Original commit date: Thu Apr 11 10:19:44 2024 -0700
Original commit hash: 2fef9c5fadd341c62bd0d5923b19cb1e3d581bc6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8b3a69cb3f3033b166fa04dbc173b297f97e845c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:52:14 2024 +0530 
-------------------------------------------------------------------------------- 
MTL Milestone branch Minor Id Override

[Feature Description]
MTL Milestone branch Minor Id Override to 09

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL H U

Hsd-es-id: N/A
Original commit date: Thu Apr 11 22:32:55 2024 +0530
Change-Id: I0bdabda5fadd826bb3d84614707f606fcff98b21
Original commit hash: 24188d275e691e48eb0a25e3e51be8a7e4b39e95

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1efe4b2d5c558c6f904cdb2353ba5772ca4e7e29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:52:07 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.16.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 19:46:25 2024 -0700
Change-Id: Ie0c458c11c52a3bebbabff9da794ba280eb81839
Original commit hash: f0d9a318aa8445df50ea6d7f2041e51ea1dc49c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3a8a6e7520204907113b1cd817e4df2694195115 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:51:59 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.26

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 19:45:56 2024 -0700
Change-Id: I44e10dbee852839b692e9f8cd91e3e3f4463075d
Original commit hash: d3d97e43cca5811e6ff1a1ccf59f554d84ea23fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 97906fd0f387b0cbb1cb4d2528eb15502e2f8e76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:51:51 2024 +0530 
-------------------------------------------------------------------------------- 
Resolve CI Build Issues in MRC 1.3.16.0

[Feature Description]
(1) Resolve CI Build issues flagged in MRC 1.3.16.0

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019730959
Original commit date: Wed Mar 27 19:33:42 2024 -0700
Change-Id: If839f6ec8514c1ccaa2af043098ab8c7b10750de
Original commit hash: a114cf37bf95458cf6b17939cf1a7391151bb79c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 33519ae42d5fd3bc31ebbd069880f6a4f9be7945 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:51:42 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.25

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:17:01 2024 -0700
Change-Id: I6e83d91cbb25eddeeb7448b611c7de038e64e30c
Original commit hash: d1b4078a431d2582dda355be193ed0891bf6b624

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d09014fce0e0cd2a2e751a544f4e6e68238f1c0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:51:35 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | LP5] MRC Register Cache Boot Time Optimization

[Feature Description]
- Added the call table flag "MF_CI". When MF_CI is set, the MRC register
cache is invalidated before the task is executed. The MF_CI flag
triggers the cache invalidate only on LP5 2R configs.
- The MF_CI flag is added to specific call table tasks where the boot
time was measured to decrease in testing.
- Removed unused call table flag "MF_TST"

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019628314
Original commit date: Tue Mar 12 16:05:48 2024 -0700
Change-Id: I2ca1b12f72322bd861ae2b281d5a154dd89ba5f7
Original commit hash: 0343ccf39f592dc793ee7e0985f2ce0e2f75fc51

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h

================================================================================ 
Commit: 4ef3ee7e505b2907965efea84bf624f7a22db8c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:51:26 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.24

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:16:36 2024 -0700
Change-Id: I48db1ea180790329c2b3608ebcc1eabb57941871
Original commit hash: bda140a7d35e14b903b8e28b87968f8e91e7c53f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3ce430d3df02a0655959f0abe3e627688e4bcf5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:51:18 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Enable DdrSafeMode PeriodicComp for 6400 2R DIMM

[Feature Description]
For -S, if 6400 2R DIMM is detected, set DDR_SAFE_PERIODIC_COMP

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15015706324
Original commit date: Fri Mar 22 17:06:51 2024 +0800
Change-Id: Ic62d8fe414c606a450058f8e3b25ef0faef0634a
Original commit hash: aa4cfa47401a25596f85305ef3989b3b320f526a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 53cd7cec9450a48b4437444558d75f05cd33f1f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:51:08 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.23

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:16:14 2024 -0700
Change-Id: I1dae67f970b55a744b9d824078e0817abf5c559c
Original commit hash: 617d0e08c476dd78ecafbc4f8600942c9046bce1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2030063e85665d1265f36244b03693dc3b648db8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:50:58 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Update UDIMM 1R1R SAGV points

[Feature Description]
Update UDIMM 2DPC (1R1R) SAGV points to:
4000G4 4800G4 4000G2 4800G2

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15015706364
Original commit date: Fri Mar 22 15:46:24 2024 +0800
Change-Id: I43e6d5c262b676256529f642d143d336274406ba
Original commit hash: 12cb819de659eee7f262f8bffc289197549ce7b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 24226e3ad001e9db9337a7645ba6caae9a3db2e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:50:48 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.22

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:15:51 2024 -0700
Change-Id: I50628ada8f9d390d2b19667ff59579b6bcf210f5
Original commit hash: 5d208760dde6ef4da0e38e425bd251ba378b36a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c0155cb55f7ed220153ee3c3792ab0329c97e00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:50:34 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | OC] Avoid single bit flip at RX

[Feature Description]
At high freq, we have to set DisRxSalOffWhenDrvEnHi to 1.
Disable CMDDS and DIMMODTCA.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL-S, HX DDR5

Hsd-es-id: 15015634508
Original commit date: Thu Mar 14 16:23:04 2024 +0800
Change-Id: I87977130abd0942a5cc57480a459f64d08ffb6e8
Original commit hash: 5511e490193c484db1e59316503486b3531cae76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 34d87fc11499682bcb1fb93e8a7c0e97091ff7a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:50:24 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.21

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:15:29 2024 -0700
Change-Id: Ib2165121ef3fe2314d4dacd4e673d0b2a4ddc9a3
Original commit hash: 03c29539687cfb440ce7f79b3179f34294ceeff7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a6b320be36d1766236cc58eeca97ea9637cf4a6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:50:16 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-HX | DDR5] DDR5 SODIMM 2DPC Daisy chain topology

[Feature Description]
Adding FreqMax Table for HX Daisy Chain Topology
Set FreqMax to 4400 for 0R1R, 0R2R, 1R1R
Set FreqMax to 4000 for 2R2R
The rest will be kept as 3200

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 22019629839
Original commit date: Fri Mar 15 10:16:12 2024 +0800
Change-Id: I261b22545d2cd7cf6653a206771513d99177625a
Original commit hash: 45712d7067493d6ed841c77b4f09c37621a06f5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 08f6e34724885ff139ce3c485e5f9a8df335dec0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:50:07 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.20

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:15:06 2024 -0700
Change-Id: I619a54db2ed631f1835d5c580e8c21e18d7a726d
Original commit hash: d4284424a38f7b255a57e708ee2263d351ebd8ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8448114bbd53ce25722b0f3db9590e0a1d61ed84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:49:53 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.19

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:14:23 2024 -0700
Change-Id: Ibe139c23fac08ea51b58767d94236557089a4f42
Original commit hash: babb10fae92a95b00233d6e9a0310336f746799b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 79b572e76da3e67c06538171e1f015f659290a34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:49:45 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add WCK Offset WA for specific vendor LP5 DRAM

[Feature Description]
This is to apply WCK+32 when specific DRAM and WP freq >= 5600 is
detected and only when the BIOS knob "WCK Offset" (being added as
part this PR) is enabled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019604266
Original commit date: Sat Mar 16 10:18:26 2024 -0700
Change-Id: Id29477b4e92b799cb795307fd93ea5e9f3de3f59
Original commit hash: bdd6459f45b7a605fd6551e5257beb4143bb7d9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: bb7dd91815701eb32bd0cb4b53d14bc623a66583 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:49:33 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.18

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:12:13 2024 -0700
Change-Id: Iebd21861c66d9c2e8b3f0bd4a0ffac447158108a
Original commit hash: 175a8e6e015d536117a7605cbc0ff1a5fc3cd62a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 61f529bec73b4d0817fc2db3fe6e22e93e92ab5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:49:23 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update programming of ROWHAMMER_CTL.RH_HIGH_WM field

[Feature Description]
This porting is to update the programming of
ROWHAMMER_CTL.RH_HIGH_WM, programmed to RAAMMT-1.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019130370
Original commit date: Tue Mar 12 12:00:08 2024 -0700
Change-Id: Ie8928efab65aa049bb80d6a2a47ce4f9555c9f56
Original commit hash: 35bf4444acd4e20d754d35b54cac59428fe99ed7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 234ffe8e6261f05a47d884ad17a11e6b76a7671a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:49:14 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.17

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:11:49 2024 -0700
Change-Id: I784262cb92e58ae4732831d16ee76996fd7b99a7
Original commit hash: 8b8dd42b74e2af411941cfee4d3d56146538bb4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7bd66d0992be709e1cb7df94756928c9a8e69d6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:49:06 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | LPDDR5 DDR5] Platform forces cold boot when fast is possible

[Issue Description]
On the boot cycle when fast boot should be possible, the platform
is performing a cold boot.

[Resolution]
The determination of cold boot was using data that is reset on
every cycle. Hence on every boot cycle, you are comparing reset
data with data that should have been coming from a different source.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019570757
Original commit date: Tue Mar 5 14:41:29 2024 -0800
Change-Id: I2cca33aa152343293d15d06ea68e5f8af56e43af
Original commit hash: 441ee582df556d86fe010e41cd5bb38ce94bd6e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: e32d81d484557272a2e7d6b1064e122eb4b5811d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:48:57 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.16

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:11:22 2024 -0700
Change-Id: Icd3e911cb55377a84b1eb28a135447a5f5eff201
Original commit hash: 75edae61ab6c4eba47c3a9f24100daf2c21609e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 89c54418231f1123a5e471f4c79d079ebcafaca5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:48:46 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | LPDDR5 DDR5]PORT MCA when changing TME knob from EN to DIS

[Issue Description]
TME knob config across Warm reset

[Resolution]
Add to ColdBootRequired IBECC/CCE/TME knob check and go
through cold reset exit flow

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019194592
Original commit date: Tue Dec 12 09:04:31 2023 -0800
Change-Id: I8d68378d738e1f33b1a982183cc7a9e203cbb2be
Original commit hash: 1ea6806efe10ab319033b36179a13c745cb396a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 3100cb67b926f088bd341ace134672621502ccf9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:48:35 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:09:27 2024 -0700
Change-Id: Id500f40f6c6474514bc2d2b0d4d4265fa4b32fba
Original commit hash: 0fbc2455a004473fe63d9881f2b187ac78e91d8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5663bdfd6a32715354506eaa042dc1fd3e140989 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:48:25 2024 +0530 
-------------------------------------------------------------------------------- 
Remove Unused Code

[Feature Description]
Remove unused MRC code to recover FSP-M FV space.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019614054
Original commit date: Thu Mar 14 14:27:31 2024 -0700
Change-Id: Ib4de35b8b8ca96d695c382d24148f5adfffdaefb
Original commit hash: a42030d30a682f4aeca291ee7be33519f200b7e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMemoryServices.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: a11319549e20fae5b8e5bdb0ac390b282c7890de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:48:06 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:06:48 2024 -0700
Change-Id: I60d377aa1773441ca60d645c758b0248968f9898
Original commit hash: 9c62f72c1d8bd8b5383dc0b4253a4e52aab97978

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1934553825ced2c63b322ce20bfe832effcb2ea9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:47:58 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-H ARL-H | DDR5] Adjust CCC Drive Strength sweep range

[Feature Description]
Change CCC Drive Strength stop sweep range to +3

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-H, ARL-H

Hsd-es-id: 22019604413
Original commit date: Tue Mar 12 13:10:57 2024 -0700
Change-Id: Ic2f30a2366499472d8a44ab18c9b3e9f323184de
Original commit hash: be45e8336084b4b25e2d90f26c3e7642c545c96f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 9daf1c02491d040eb63b3606f6193ef28cd83900 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:47:50 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:05:18 2024 -0700
Change-Id: Id26ee21f297002b9c15018bcbed55a29a6a39575
Original commit hash: a000146dfefc50410f1b5daca713717aca502ee7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9981a4287a9bd6026bb7a1e3be826e05ee2d1510 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:47:42 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] MRC CA-CS_PowerTraining-Split

[Feature Description]
To address CCC margin stability on customer platforms and RVP CCC
power training DIMM CA ODT Training, CMD/CTL Drive Strength and
CMD CTL CLK Slew Rate need to split for CA & CS each training.

Therefore MRC must:
- Add Input parameters to each Power Training Split
- Set all CA and CS Power Trainings Split are disabled by default
- Run CA and CS Power Training Split if their input parameters are
enabled and for DDR5 vendor specific with 2R only
- Set Power Training split and non-split mutually exclusive

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22019568446
Original commit date: Tue Mar 5 19:17:38 2024 -0800
Change-Id: I2d7cd0227bef9c6167565ccdb0c7472a615cba22
Original commit hash: c501a7267683e3d9ea204556e0df7164ee37b13c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 7dc3dd52efdb7866a6695697a551c9c282a9f338 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:47:30 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:03:22 2024 -0700
Change-Id: I06ec21f7c346e157b5becfa28ae6e6c983a0295e
Original commit hash: 9f695ee905d873065db4d991e72fa67cdaab3a76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1612618e2e9bec7514b31e022214c95385b1be2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:47:23 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | DDR5 LP5] UWTC Per Bit Shift

[Feature Description]
At higher speeds, the per bit eye from unmatched
write time centering is at least 8 ticks wide,
yet the training fails since the per byte eye is
2 ticks wide.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019506478
Original commit date: Tue Mar 12 10:59:31 2024 -0700
Change-Id: I2e77508770c03739a9f4eb98034fce8065422a01
Original commit hash: 6fca6b2f44b842ceede50a90cdededdd98a785f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 5efdeaeec8da9e833c1df2f926b21db2710f8d3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:47:14 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:02:54 2024 -0700
Change-Id: I7fffa44ea2ec91349aec2295b25a97087b4c064a
Original commit hash: 0d4a9854eafd23d76132281881ba1178477d6357

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3f9c6abfac740bd4888ace51d47136644c5a41a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:47:07 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] System happen memory training cannot finish with 48GB RAM

[Feature Description]
This is porting from RPL. Memory scrubbing didn't cover non-power
of 2 capacity. Add non-power of two size DRAM ECC clean support.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019517091
Original commit date: Thu Feb 22 09:34:55 2024 -0800
Change-Id: I95f83d36b872139864f1180a021a1008e060d07a
Original commit hash: c0b074316f7705146b40a357cb0a1f1aa4dc4882

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h

================================================================================ 
Commit: 46431a5e7e1b40de58108e556bf4ba3f66efc6d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:46:57 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:02:27 2024 -0700
Change-Id: I62dc06100a1bdb86875b09c6eadff81b8b130c3e
Original commit hash: bdf2b7e87cb0d50136e858173d4ed120cfeebd38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9ff22029c945bded2594378a951442a4a76bfd57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:46:46 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-H | DDR5] CCC Power Training Boot Time Optimizations

[Feature Description]
CCC Drive Strength sweep range changed to +/-2
Limit ranges of DimmOdtCAGroupA to 0:1 and DimmOdtCAGroupB to 5:6
Update CMD/CTL/CLK Slew Rate update range -3 to 0 for CCCSComp

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019570749
Original commit date: Tue Jan 30 21:59:47 2024 -0800
Change-Id: If6b0f3912ff6f39ac50a1094a14e67e103c3c973
Original commit hash: 58397c6b663a766874b68194148759c0f7f0440e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 61bb3776ce7f7b4130db9c1c6b18982d783695d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:46:38 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:01:56 2024 -0700
Change-Id: I35455d0ed0d6e9c04e75511a735a3c3825984d49
Original commit hash: ace4a1865282eadd8ea61820f2ac0e5ae9922f5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 52d185da7090ec1eb45dfb39ab8af1b5ca1c7490 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:46:29 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] Update ECT CMD Normalization to run per-rank

[Issue Description]
There was some asymmetric ClkGrpPi and low CmdVref RMT DDR5 2R
observed on customer and rvp platforms

[Resolution]
Remove the 2DPC algo restriction to allow 1DPC to execute as well

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019547065
Original commit date: Fri Mar 1 14:38:18 2024 -0800
Change-Id: Ia0c8288ec65a46b89713ce68f8622d63e44f5306
Original commit hash: 11e26cdf3c8a31d4f0fa00ae291c458a932d3b6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 4d8a990f7669195fe632ffef31a12d6860e88159 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:46:22 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:01:32 2024 -0700
Change-Id: Ib11de68b93779afdb4d1fbf63466171abce2d0bc
Original commit hash: 1693923257dc65f46dc0f27f48d9061d65239f7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1ff7018dfb82f660a8fdc38e05e6ddf2027a3c32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:46:15 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] SODIMM 2DPC SAGV update

[Feature Description]
SAGV update for 2DPC SODIMM:
SODIMM 2DPC 1R (0R1R) 3200G4 4800G4 4000G2 4800G2
SODIMM 2DPC 2R (0R2R) 3200G4 4800G4 4000G2 4800G2
SODIMM 2DPC 2R (1R1R) 3200G4 4800G4 4000G2 4800G2

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 16023506091
Original commit date: Thu Mar 7 15:01:25 2024 +0800
Change-Id: Ie8877bdf1cbd03e49bb9cecca3a9f49666c9b304
Original commit hash: 1877b6c71868e2930e82eff533ec31a88cc2c9f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: a2ac0c9d41cce1b2b933b96f7bcf5a772bd4a999 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:46:07 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:01:06 2024 -0700
Change-Id: Iffc13cc4dc418e2bf0bc398543edd9a301061cc5
Original commit hash: 4005a3bcaa9732659f8c8fed30cdb4c80bced510

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 61b4bbe6f9d7d1ecd73c4eae76276ef47fa949a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:45:58 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5 LP5] Boot Time Optimization: Disable Functional DCC DQ\DQS

[Feature Description]
(1) MRC must disable Functional DCC - DDR5 DQS (FUNCDCCDQS) by default
(2) MRC must disable Functional DCC - DATA DQ (FUNCDCCDQ) by default

EV found that these algos produce results that provide no benefit to
margins compared to earlier DCC calibrations. These algos will be
disabled by default as a boot time optimization.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
U, H

Hsd-es-id: 22019425833
Original commit date: Wed Jan 31 13:47:48 2024 -0800
Change-Id: I93e5ecf8bae75a16a04435acb1f825caf01c1195
Original commit hash: 2e088284d13ece3de2b18d1183f63b6a2cb26833

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: db2b7ea7a3cfedbae513383299a85968232ae285 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:45:51 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:00:39 2024 -0700
Change-Id: I27ba4bb503974cb7b6496cf3d91c4c48eebe1f07
Original commit hash: 6ed42ea0e3a8022ca51102bcfc442559451833e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1874f0b5cc4c2719183247de8f2dabefff8d2ab0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:45:43 2024 +0530 
-------------------------------------------------------------------------------- 
LP5 Write Drive Strength Boot Time Optimization

[Feature Description]
(1) MRC must disable Write Drive Strength by default on LP5 configs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H, U

Hsd-es-id: 22019582670
Original commit date: Thu Mar 7 08:33:29 2024 -0800
Change-Id: I45a6c4293cbb76020f2af812f4ae238122615a57
Original commit hash: b14409e25b9ac5f47af0546b460c0b9853f1f350

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: c30ff206dd1726e19ca9020ff081d74e9e6c0159 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:45:36 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:00:15 2024 -0700
Change-Id: Id297372d1d728ef25000f255f4834a167c2c1310
Original commit hash: 61c0183cbf71586952a1354b7378a5d02b3da3b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 35e6c303741fad09a5e8669933b3eabf03916a34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:45:29 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] LP5 Row Hammer RAAMMT calculation when 2 ranks are populated

[Issue Description]
For LP5 Row Hammer function, the current calculation flow for
RAAMMT would give different results, for example when there are
two ranks and RankRAA have the same values for both
ranks.

[Resolution]
Move *RAAMMT -= 2 out of the rank loop.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
LP5

Hsd-es-id: 22019570791
Original commit date: Wed Mar 6 13:41:41 2024 -0800
Change-Id: I58a1205d8b9c4fd4c05162776df4eeb21b153ede
Original commit hash: d5d57e509b28e9638bb5b6daef08b0a4c9c34bbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 1c7dd40b74df7bc14f3bbcbe988cc3fbb3222977 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:45:21 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 10:58:57 2024 -0700
Change-Id: Icce657cc8dcabacfeaceb3be775e026ac5968541
Original commit hash: 8fb724a722de7d50fd52294d29c96c8e59d77945

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 520be6d1ba4b039b6f88dce8753a36a058ff41c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:45:14 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL][P,H][DDR5] MRC RMT Retrain limit CMD Timing Increase

[Feature Description]
RMT CMD timing retrain limit needs to be updated from 9 to 11.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019585465
Original commit date: Thu Mar 7 17:57:44 2024 -0800
Change-Id: If831f9e9547f57731729f9ec1cda3ea07cfbb0e6
Original commit hash: 755d478d54b973f5ac4922b10cfbc15b1cc14bf7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 87cc6d2670c75d9659f42ce4606fe44ba3f481d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:45:05 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 10:58:33 2024 -0700
Change-Id: I19a17b56b4de109ab1b780b7c3f4734641342e38
Original commit hash: 82a918deea6190f3c9197ed11b6244aabb9124af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1cdfd001c8447b78d59b4efc3f584e9409e70b8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:44:52 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] Limit Frequency for 1anm Dimms II

[Feature Description]
If the DIMM is a 1anm DIMM, limit the DIMM Max Frequency

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, P

Hsd-es-id: 22019573437
Original commit date: Wed Mar 6 09:32:56 2024 -0800
Change-Id: I60a62513d1874290e99d448cd6e843605ffeb7e2
Original commit hash: 2c81e0dabcd0604287d0a078fce01ef139e5934f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 2f4a2655c3368fe02e57df2f43be8c285f021f56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:44:40 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 10:58:08 2024 -0700
Change-Id: I3d0eb8e895f1a6e17968b82d628d730ef06f52fe
Original commit hash: bf4eec4ef7d3481b37df6ec22b3c0ceaed409b76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8094882fb723250943ea3a4e01371315b23802fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:44:31 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] SAGV WP1 and WP2 update

[Feature Description]
SAGV WP1 changed to 4800
SAGV WP2 updated to 6000 for 6400 DIMM

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15015525181
Original commit date: Thu Mar 7 11:49:25 2024 +0800
Change-Id: I8a45ccb81cce1f23ff68372ba59bbb56e6ca3d7b
Original commit hash: 99b84fedb924fcd217d00226f8fff2276e37eb91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 0c8a98e5cb206a259ceb766fafd84e443ab0d5c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:44:22 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 10:57:41 2024 -0700
Change-Id: I3f4088bf73ae5bd607f9a6bb75868795b2bf2f7b
Original commit hash: 769589bc69a815b6be3b264aa2cedac095afdc49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1880c3d52ffb287f4d49af0a968d2e533b35dec3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:44:12 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | LPDDR5 DDR5] MTL MRC Static Code Analysis WW48 2023

[Issue Description]
Static Code analyze flagged some issues that have accumulated
in the MRC code

[Resolution]
Address every static code analysis

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14021045051
Original commit date: Thu Nov 30 07:28:29 2023 -0800
Change-Id: I0cc04a6ed3e6e475a57c33b71caf9a2d8709f9ae
Original commit hash: b29ed31d8e9320939a99b51edcc9319c4424ca91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: cea69cc094ac525ddfefcb6fef8a87a2f63ae6bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:44:01 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 10:57:09 2024 -0700
Change-Id: I928601e09d28235c09c5ee8fa195165ac69b4897
Original commit hash: b6621beaf09ee432c6bf1ce1ea0afc683b94aea8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 06d1c05fb6c06bcc145ef845e908f93b3af24624 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:43:53 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.14.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Mar 19 00:12:21 2024 -0700
Original commit hash: 1d357caaa1cba9a648c977dde8a2dbf40827db7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a3dbfd8dee850a4a1ee5f44a21355732c8d8e730 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:43:45 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_p_milestone_Daily Daily Updating Version/ID: MeteorLake_4122_02

Hsd-es-id: N/A"
Original commit date: Thu Apr 11 07:46:47 2024 -0700
Original commit hash: 9643221bd01bf2e37f83aca38a79cb42058ea302

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b651416d9098eaa116c55a926d9de85d7b5bf2f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:43:35 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_p_milestone_Daily Daily Updating Version/ID: MeteorLake_4122_01

Hsd-es-id: N/A"
Original commit date: Thu Apr 11 06:09:55 2024 -0700
Original commit hash: babcd851581e982b16b9e2e305e5aac38a8864f5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c4574f4e6ed49360b0a861b47a6b5d8eb325d42d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:43:28 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] BIOS Size Optimizations FSP- M FV

[Feature Description]
Optimizing FSP-M FV size

Package/Module:
ClientSiliconPkg, MeteorlakeBoardPkg, MeteorlakeFspPkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16023679473
Original commit date: Tue Mar 26 20:38:14 2024 +0530
Change-Id: I6db0ddd23117a56c34ccfed22cac87ca7ebd2f97
Original commit hash: 358953b69bdf7c944f2d4747ab762e5131a4cbb5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgBuildOption.dsc
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: daf26f2b1176ccd78be3129b851458663920503a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:43:19 2024 +0530 
-------------------------------------------------------------------------------- 
XmlCli should be disabled in production bios by default

[Issue Description]
XmlCli is enabled in a production bios by default

[Resolution]
Disable the xmlcli by default for production bios

Package/Module: XmlCliFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 14022043191
Original commit date: Tue Apr 9 17:54:36 2024 +0530
Change-Id: I2bf7df2a8fad6ec4403b24837554931782a7892f
Original commit hash: ddb6eaf8ec9f48aa30afa98ecc3876c61518d2f8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: 513bf87ceda90e082132477aab1904da682e4982 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:43:11 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Enable MIPI VTIO Support for Secure Biometrics feature by default"

Tue Mar 12 11:35:58 2024 +0530
Original commit date: Tue Mar 12 11:35:58 2024 +0530
Original commit hash: dd5a5912397f9669b94cfedf2d55346f5caea273

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetup.inf
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetupStrings.uni
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetupVfr.vfr
MeteorLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 32056ae1917d9877ae1f79861c0651bd031e992b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:43:02 2024 +0530 
-------------------------------------------------------------------------------- 
Fix RPMC BIOS when using patching table

[Issue Description]
When using patch tables with UEFI variable protection,
a variable can get out of sync if a SetVariable() is never
called on the variable after applying the patch table.
This will cause a integrity check error on reboot because
the MetaDataHmac value will have been calculated based on
the original value of the variable, while it will be compared
to the value calculated based on the updated patch table value.

[Resolution]
After applying the patch table, update the variable digest
of the variable and recalculate the MetaDataHmac variable
based on the variable with the patch table applied.

Package/Module:
ProtectedVariablePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16023696300
Original commit date: Tue Apr 2 16:53:20 2024 -0700
Change-Id: I475807265b9303cc92f83cb3562cfcde0280508e
Original commit hash: 3033abdd000dd0175b5e68b200573ac3ad08c059

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/PeiProtectedVariable.c
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/ProtectedVariableCommon.c

================================================================================ 
Commit: eac9bf934b43e9acf6d9a109398bd347b4ac8290 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:42:51 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[SOC I/O] PME_EN has to be set to allow remote wake"

Issue: System hangs while exiting from S4 state using ICT Tool
Based on feedback from validation, the change needs to be
reverted as it causes hang

Hsd-es-id: 16023592995
Original commit date: Mon Mar 18 14:07:30 2024 +0100
Change-Id: Ib4519e07c21b84def7117e929dc3911f98d5cb82
Original commit hash: 8feb5d1a79d9c367a5772fa1a10ae427fe25385e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.c

================================================================================ 
Commit: b3bb836c9f3bd3771d9a58b64aaecb29588946d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:42:43 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Fix that access forbidden address during IOTrap

[Issue Description]
Invoke gBS within IOTrap and it's called during runtime

[Resolution]
Replace gBS by gSmst

Package/Module:
1S/psth

[Impacted Platform]
all

Hsd-es-id: 15015743428
Original commit date: Thu Mar 28 18:36:38 2024 -0700
Change-Id: I2eb59597e9f7df70a4ab884c9fc58e3d00bf1768
Original commit hash: dc57fbd896644bbb1bf1cb258e91cfcc4e19bda9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/IoTrapSocLib/IoTrapSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/IoTrapSocLib/IoTrapSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchIocPsthSmm.c

================================================================================ 
Commit: 5eea6926659dc65d3108216649df3bf272b2d79c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:42:33 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Virtual Keyboard touch is not displaying in BIOS screen

[Issue Description]
Touch is not working on Bom 6 panel.

[Resolution]
For Elan panels changed SPI READ max packet size to 64 bytes
MPS from 2048 bytes MPS, default will work for Bom 6 panels.

Package/Module:
ClientOneSiliconPkg/IpBlock/Thc/

[Impacted Platform]
H

Hsd-es-id: 22019720640
Original commit date: Wed Mar 27 19:42:09 2024 +0530
Change-Id: I5ea5a1d9d30de54fb0fdfe294ada3a7a270c2016
Original commit hash: 63ed0365c45262242a82557ce21d424aa3d72fd5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.h

================================================================================ 
Commit: 812d0528d8af86910739fda739535cea2e40527b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:42:25 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL][ARL] Increase Bios Guard AP thread timeout value increase

[Issue Description]
Inside Bios Guard SMM handler BIOSGUARD_AP_SAFE_RETRY_LIMIT
macro value has been retained from previous platforms.
This could have resulted in unexpected failures during
sending AP threads to sleep before invocating Bios Guard
module execution on BSP under typical conditions.

[Resolution]
Macro value has been extended to avoid the AP timeouts on
reference MTL/ARL boards. The value has been chosen in a way
to provide support for multiple customer configurations, still
ensuring there is no responsiveness impact to the platform.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16023434560
Original commit date: Thu Mar 21 07:33:30 2024 -0700
Change-Id: Ibeae4da386fbd0cfa696f93bd488880a22b1d553
Original commit hash: 3f20bcc03bcc4eb82153d8009a15cb8e5b82efab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.h

================================================================================ 
Commit: c5fd8ee1d7f27f9e14181ac3b471b137e6cd59bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:27:53 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4122_00

Hsd-es-id: N/A"
Original commit date: Tue Mar 19 00:10:40 2024 -0700
Original commit hash: 5c4a4940e944701edb5da75a0a0b05be221d8b28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 488d970786850e73ba38b1cb5bd8ea50fd8d22be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:27:49 2024 +0530 
-------------------------------------------------------------------------------- 
Add SFENCE before MEM CFG lock/done & before saving MC CR values

[Feature Description]
Currently, DPR_HOSTBRIDGE_CFG.LOCK isn't being set
before the BIOS mrc wrapper sets the mem config
done bit. This is due to the MRC utilizing
MOVDIRI allowing out of order CR accesses. SFENCE
is needed to order store operations to ensure
memory ordering. Additionally, only MRC CR writes
should utilize MOVDIRI so we have switched back to
MMIO writes at the end of MrcNormalMode.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019624099
Original commit date: Mon Mar 18 08:36:55 2024 -0700
Change-Id: I4a527f32802630856070525abf8cb7aeec4b9729
Original commit hash: 2d2a1474a37975b3040ccbde6fa6d40951273b6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: b174ae4e11f86c42ecc30e2fce98a86a3db517a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:27:46 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.14.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Mar 18 16:27:03 2024 -0700
Change-Id: Id87bbddf7de60f5ee30e3a4b46e719bf1c62b14e
Original commit hash: eae2b8d928cd547c7a339c2ae17810398f41e190

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e995ac8a34a1a2e5210e0173ede9186e7426426e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:27:43 2024 +0530 
-------------------------------------------------------------------------------- 
Fix DXE ASSERT error with RPMC BIOS

[Issue Description]
DXE ASSERT occurs with RPMC BIOS because a reclaim()
operation (which tries to erase from flash) is
happening after BIOS Guard enables flash wear-out
protection.

[Resolution]
The non-volatile variable usage was incorrectly being
incremented for all volatile/non-volatile variable updates.
This caused BIOS to think, variable memory is filled
and so it issued a reclaim(). The fix is to make sure
only non-volatile variable updates non-volatile variable
usage.

Package/Module:
ProtectedVariablePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16023497072
Original commit date: Fri Mar 15 09:58:57 2024 -0700
Change-Id: I3b5c0391f17b54f6a6c86909521429e1837f1fd8
Original commit hash: 471359a7841b85d4a480b81866825ca15427178d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/Variable.c

================================================================================ 
Commit: 7e315174acf7093b549316946c012f08bf97ce84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:27:40 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4121_00

Hsd-es-id: N/A"
Original commit date: Mon Mar 18 21:31:52 2024 -0700
Original commit hash: ac7ce06ffaba16b3432c12dd86437f4ba8505da0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3a2b8df17eaa79a673ad2819162fc8dd234c49e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:27:37 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4120_00

Hsd-es-id: N/A"
Original commit date: Sun Mar 17 21:31:22 2024 -0700
Original commit hash: 708023512a1be529b46ef794e3915e3fea44adb3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 39e0d2b98237d8077633b3f3a1c46f8cc3a82f33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:27:34 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4116_00

Hsd-es-id: N/A"
Original commit date: Sat Mar 16 21:31:08 2024 -0700
Original commit hash: a5338fb8a08664383c8e48bc866aae0d6d06d17f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0fe56d05e0a1f29b99a6e3415245d2b0bb5f0edf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:27:31 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4115_00

Hsd-es-id: N/A"
Original commit date: Fri Mar 15 21:31:21 2024 -0700
Original commit hash: 5235c2b14bb319aff05ce6f06c27a47a74534741

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 390a05d2a5b873a0012c92f32ac45ac2ea26aeed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:27:28 2024 +0530 
-------------------------------------------------------------------------------- 
BIOS to ForcePower the Retimer when doing the retimer capsule update

[Feature Description]
BIOS should assert FORCE_POWER GPIO after sending FW update mode
command to EC, and de-assert the GPIO before sending restore command
to EC.
EC is still responsible to drive POWER pin

Package/Module:
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib
TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer
TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib

[Impacted Platform]
ARL.

Hsd-es-id: 15015628396
Original commit date: Mon Feb 5 15:03:02 2024 +0800
Change-Id: I66bbfaedff6b35238b32068878b0de4f9be804bb
Original commit hash: e2ba5fc55e3b650bd3b00937bfab71de03b478bc

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Include/FmpLastAttemptStatus.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/Library/TbtRetimerNvmUpdateLib.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/TbtRetimerNvm.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDevice.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateNullLib/TbtRetimerNvmUpdateLib.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateNullLib/TbtRetimerNvmUpdateLib.h
Features/Tcss/TcssCapsuleFeaturePkg/TcssCapsuleFeaturePkg.dec
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.c
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.inf
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/TbtPdRetimerDevice.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 194366f0d12e675e4603d0e5f2c13d215d11e03e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:27:23 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H BEP][PO Learning]: RP mapping changes and Touchpanel changes

[Issue Description]
Root Port devices, Touch Panel, Power Meter Devices not working

[Resolution]
Corrected the RP numbers of uSD controller, SSD Gen4 and SSD Gen5
devices to RP10, RP11, RP12
Added BoardId check for Power Meter 194x/195x devices
Changed uSD Power Enable Gpio Polarity to HIGH
Programmed Touch Panel GPIO pins
Changed uSD controller GPIO pins configuration
Changed Clock map of RP devices according to the RP numbers changed
Added SSID for Audio in Setup option

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ARLH BEP

Hsd-es-id: 16023434339
Original commit date: Wed Mar 6 16:45:47 2024 +0530
Change-Id: Id89dbe74cf30a5a12d65eaa90e1c24ba0f9d8521
Original commit hash: 60654d02f5bd69e36593f9a7da38fbd42cac64f1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlHBepRtd3.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/ArlH/SkuIdArlHBep.dsc

================================================================================ 
Commit: 1b9b85172a1642ef9a9f78675b29186061b3db12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:27:20 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4114_01

Hsd-es-id: N/A"
Original commit date: Thu Mar 14 21:31:26 2024 -0700
Original commit hash: d7fa7080ea081774e8c6b2a1ec429fb01316529d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9b5d75a8ef7b5d4f12fff5047345e1d8d7ceae9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:27:17 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] PME_EN has to be set to allow remote wake

[Issue Description]
PME_EN being set in S3-S5 callbacks does not address the scenario
with ungraceful shutdown.

[Resolution]
PME_EN is set in DXE

Package/Module:
ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
Default ALL

Hsd-es-id: 16023069760
Original commit date: Wed Jan 24 02:13:32 2024 +0100
Change-Id: I91af2ba7ffac22e4a975147f45b2b8105089292b
Original commit hash: 19f60d418ca6aa06feda7bc70b2a5ec1dcc3af20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.c

================================================================================ 
Commit: a68bff885e8bbfb28ef21b3492d938a428bee096 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:27:13 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4114_00

Hsd-es-id: N/A"
Original commit date: Thu Mar 14 11:19:53 2024 -0700
Original commit hash: 10a73c4612a5dcf5c7df281b33142f6e039e961e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: adc666a5801896912b1aa0502f69d415e79f788d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:27:10 2024 +0530 
-------------------------------------------------------------------------------- 
SUT shutdown trying to wake from PS_ON with PB press

[Issue Description]
SUT going to shutdown when try to wake from PS_ON
with PB press.

[Resolution]
Originally, when CS enable the power button would change to
control mode. And it would be fixed mode when CS disabled.
Force BIOS keep power button as fixed mode all the time.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 16023479234
Original commit date: Fri Mar 8 08:02:05 2024 -0800
Change-Id: Id1cec26585103918405659e2493edc8462ab971b
Original commit hash: d1308409098ed9d5f92622a26929c92d3f2ba901

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcBase.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcNvs.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/SBMethod/PowerButtonMethod.asl
Features/Ec/EcFeaturePkg/Include/EcNvsAreaDef.h
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c

================================================================================ 
Commit: a5ec2889de3adb1ce6fc45cacba55b540fbe601f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:27:07 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-Hx][BR] TBT docks are not enumerating in Pre-OS on PCH BR Ports

[Issue Description]
TBT docks are not enumerating in Pre-OS on PCH BR Ports.

[Resolution]
During CM execution BIOS will allocate MMIO to USB4 Host Router
temporarily. There're two Root Bridges as Soc and PCH die on ARL-Hx.
Two Root Bridges will be assigned respective resources including
Bus, I/O and Memory. PCH BR need to be allocated Memory resources
in PCH Root Bridge.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ARL-Hx

Hsd-es-id: 16023421525
Original commit date: Fri Mar 1 10:46:21 2024 +0800
Change-Id: I7c18eac7a89b4f99687ddae96413dad0ea0dc71c
Original commit hash: da851c7953be052d2b13809299a86db46c08acfa

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/CmUtilsLib/CmUtilsLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Cm.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Hr.c

================================================================================ 
Commit: 9c84ec156339234827a75340c4598587000f094f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:27:04 2024 +0530 
-------------------------------------------------------------------------------- 
Help description is coming as title in the PCIE clocks .

[Issue Description]
Help description is displaying as title in the PCIE clocks .

[Resolution]
Title is displaying for PCIE clocks formset

Package/Module:
MeteorLakeSamplePkg

[Impacted Platform]
MTL , ARL

Hsd-es-id: 16023558102
Original commit date: Thu Mar 14 13:27:44 2024 +0530
Change-Id: Id8742489637132d65b4782c8658929c7aa5b5e80
Original commit hash: aba8c7d645f20842aa2dfed86c491a531fd93619

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr

================================================================================ 
Commit: 494b820de64823733d9525c0db091b86f1353a3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:27:00 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4113_01

Hsd-es-id: N/A"
Original commit date: Wed Mar 13 21:31:17 2024 -0700
Original commit hash: 8e307fe72a213fbf0a31a3fc47675cf61049c912

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7f2fa62b07709a5dd2a08b9c0d32f41eac696aaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:26:57 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4113_00

Hsd-es-id: N/A"
Original commit date: Wed Mar 13 02:52:51 2024 -0700
Original commit hash: 50fa16c3f41e2af9c5599e07dab9ef3edeb85f1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b644c84646fdceaa1977a5837f9576c9029a089c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:26:54 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4112_01

Hsd-es-id: N/A"
Original commit date: Tue Mar 12 21:31:30 2024 -0700
Original commit hash: 783499d548cacffe8887d0e31177abd0a38629c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fa4da753aabe8d0183dd1994c13128493a4ed664 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:26:51 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] BIOS code update for new VR Spec WW10_24

[Feature Description]
BIOS code update for new VR Spec WW10_24.
Support new ARL-S SKUs: 2+4, 2+8 and 4+8.

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu

[Impacted Platform]
ARL-S

Hsd-es-id: 15015588789
Original commit date: Mon Mar 11 23:19:28 2024 +0800
Change-Id: Ic1f98f05278e92d8c47124a2adefe3d2325c26d9
Original commit hash: 80562746ce11350c7bf497acec3c48040bd12da9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 9081d839f666c4c1ad986e0805f601ca028428ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:26:47 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O][PCH] EarlyDevices PCI device & LPSS UART Ppi pointer refresh

[Issue Description]
In EarlyDevices, initialization of PCI device for SMBus and LPSS UART
Ppi doesn't refresh pointers PostMem in PEI. This might cause undefined
behavior when pointers are accessed.

[Resolution]
Pointers are now refreshed after MemoryDiscoveredPpi notify

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 18037068401
Original commit date: Tue Feb 27 20:46:55 2024 +0100
Change-Id: I3f5430d62f41db6a11bc4d1123a4cf0448883be0
Original commit hash: ef9d0b9ddfab491a8b386f54f83afc9e047d2d16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/PciIoLib.h
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoLib.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesLpssUart.c

================================================================================ 
Commit: 926fe190abec3351f7c0e4efbb31aec01cb1813a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:26:44 2024 +0530 
-------------------------------------------------------------------------------- 
[DTBT] Update the reset config for ARL-H DTBT

[Issue Description]
The reset config isn't following the HAS and cause
WOL unworkable.

[Resolution]
Update the reset config for GPP_A17 of ARL-H DTBT
as deep GPIO reset.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ARL-H DTBT

Hsd-es-id: 16023507085
Original commit date: Fri Mar 8 17:34:43 2024 +0800
Change-Id: Iac0980ea831a3c99a694c9a635977ffc7d709791
Original commit hash: 4226d1667d59e4a43d1d3871451b6083c0cbe924

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc

================================================================================ 
Commit: b8cf1639cae18910ee208ab5b45af3f6792be118 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:26:41 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4112_00

Hsd-es-id: N/A"
Original commit date: Tue Mar 12 04:34:22 2024 +0000
Original commit hash: c1f9069c6997846cfd7961f67a4262037ecc8f6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c8a4a7c8f66e24c797f550a22535511acda82c8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:26:38 2024 +0530 
-------------------------------------------------------------------------------- 
Add TouchUPDs to Partial Header List

[Issue Description]
Add TouchUPDs to Partial Header List

[Resolution]
Add ThcMode and ThcWakeOnTouch UPDs to partial header list.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 16022614050
Original commit date: Wed Nov 22 10:22:09 2023 +0530
Change-Id: Ib40c7d08974679545db10f1176ede8ed83e8ba3c
Original commit hash: 70a00b80e35ab3a192b04d0cb10a8f6ac9c53f52

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: 4cee1162350cd0df9f8571b382fe71add508de8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:26:35 2024 +0530 
-------------------------------------------------------------------------------- 
BIOS support for new set of processor string names

[Feature Description]
Update BIOS to support new processor strings for the "Processor Family"
info of SMBIOS.

Package/Module:
ClientOneSiliconPkg/IpBlock/CpuInit
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15015528417
Original commit date: Tue Mar 5 22:17:25 2024 +0800
Change-Id: If92fe69bed34040dc0535279c28fe49fa0468000
Original commit hash: 2a7bbc144ee3e5db756682b6efb08a47fe7c8fca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.c

================================================================================ 
Commit: cc229f321252eab6b461703e3c5543205a86421a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:26:32 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4110_00

Hsd-es-id: N/A"
Original commit date: Sun Mar 10 21:31:32 2024 -0700
Original commit hash: f783e33424f658d2633f639d5520dc5a704eabfa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3da18201dbe0bba3e318756ad6e80ed0994b2b72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:26:29 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4106_00

Hsd-es-id: N/A"
Original commit date: Sat Mar 9 20:31:10 2024 -0800
Original commit hash: b914001156b8183f46b804d3a16194c1766a8147

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8818a9cb0212609938c21b4c8beb766663364e9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:26:25 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4105_01

Hsd-es-id: N/A"
Original commit date: Fri Mar 8 20:31:07 2024 -0800
Original commit hash: 498e02cbcd3019d160711134eba2a376bdf70d06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 94c52b63950236ae30ae0ca6793f5a74965d417c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:26:21 2024 +0530 
-------------------------------------------------------------------------------- 
Add NGU Ratio support.

[Feature Description]
Addition of NGU Ratio override using SAGV_CONFIG_POLICY command in
overclocking setup when SAGV is enabled.

Package/Module: ClientOneSiliconPkg, MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 14021803261
Original commit date: Wed Feb 21 23:07:49 2024 -0800
Change-Id: I0d679c1af69e95e09977ef8be5ee5e73b54d8e2d
Original commit hash: dcca587e00d34c03a79237c1b782ddc96e5b1523

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: a5b3aafabcc2c05786e9fbbfd7134bd0df02188d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:26:16 2024 +0530 
-------------------------------------------------------------------------------- 
TXT SSDT support for ARLU

[Feature Description]
Add ARLU CPUID into TXT SSDT table to install SINIT driver

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ARLU

Hsd-es-id: 22019547673
Original commit date: Sun Mar 3 23:10:04 2024 -0800
Change-Id: Ic6173d31e32daaefa4fbcde7f42c405806f9c4b8
Original commit hash: 7590f74f7a66fbbb93666ae1f6dfd12ada993c2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Txt/AcpiTables/TxtSsdt.asl

================================================================================ 
Commit: d04fb982772acdf5f94e33c5fbf365db6ca2807d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:26:13 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4105_00

Hsd-es-id: N/A"
Original commit date: Fri Mar 8 07:31:50 2024 +0000
Original commit hash: 2e0d6af2c2f74bc25e64b5bc54e9e3b81c3b571e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 98904337f45f1631e3beb345d2654ec41c0ad821 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:26:09 2024 +0530 
-------------------------------------------------------------------------------- 
Update in CPC4Object

[Issue Description]
When Rp feature enabled cpc4 object is not exposed as expected

[Resolution]
Updated CPC4 object for Rp feature

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 16023482353
Original commit date: Wed Mar 6 14:15:12 2024 +0530
Change-Id: Ia64be3eb0fe763c68d304e833960ad777fa35960
Original commit hash: 4d09b371c406cba3e9e63e93c403c625d0c0ce53

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Hwp.asl

================================================================================ 
Commit: af2ee946106bc56d20b62f123f8546494e46c983 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:26:06 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.14.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Mar 7 09:39:31 2024 -0800
Change-Id: Ica02755952e2b32eaafcffde519feb3b531d3cd2
Original commit hash: 43489ef2a2dfe143db83e8cbf8a5f3089174885d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1ef666c65b4614797b5e5e07c03e0690ed04fc3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:26:03 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.28

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Mar 7 09:39:09 2024 -0800
Change-Id: Ia8fee0c9fa27e856a22f29ee02fbdbbacf46b67e
Original commit hash: 40fe172f9332abf38ef3be457f811165ba20915d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af02cd03edffb599b4e8e7a3f0570bad9999af04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:25:59 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.27

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 20:41:31 2024 -0800
Change-Id: Ie13174eb7f5966983cea67f23fafdf187536200d
Original commit hash: 0015a13123eeede2bf61c33c35e54442ba867d73

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e4f2c70bb27ea6ea31cb558137e9bbe9ff7494a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:25:56 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.26

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:49:23 2024 -0800
Change-Id: Ib407f60ca87acd946211df40b1fdcec3cfa8aeb5
Original commit hash: d61b361d4855d904565c3f96c9729a172b75b13e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c1cff523c5a7d844d123682734d18d14713657a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:25:52 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.25

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:48:34 2024 -0800
Change-Id: I2bed30105633176c408c7f0d76fa0556bbe07362
Original commit hash: c3ec42774d30fa34c51d6748c5360956ecca7d82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aeaf4830a8986d9f2cada53b7ca8b8b74b6e4224 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:25:49 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Set TLFSMCount=2 for the DDRPHY PLL

[Feature Description]
MRC must set TLFSMCount=2 for the DDRPHY PLL

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019541008
Original commit date: Fri Feb 9 18:24:06 2024 -0800
Change-Id: I712af338a47b738f5f65438e7f853524a9f892c5
Original commit hash: 5e90fb3a0dca5a69f39b4bbd128310feb422fb6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: d12e528a2ab4cffed28b56a5dc2c6956957d3401 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:25:45 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.24

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:46:51 2024 -0800
Change-Id: I72d381b3d71da02d0f1adff6384bdfb244798ae3
Original commit hash: f6ef5392cb626b7c1ea696f123cda662e49e0c9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1021d2126a35736a05a890e3d59daae80f6144d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:25:41 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL/ARL] Recommend ARLH LP5 8400 MRC, set AuxClk ratio to 124

[Feature Description]
This is setting AuxClk ratio to 124 for 8400 data rate.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019538433
Original commit date: Thu Feb 29 14:34:47 2024 -0800
Change-Id: If7c95116544e54c7b7cb20e2a1cb2c38f68928fb
Original commit hash: a19afb4a25be7095e42f23bc5fa1cc0a70df4fe0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 191c150085ae6fdcfcc23ba3ad56de0b1e268f16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:25:38 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.23

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:46:22 2024 -0800
Change-Id: I838345daecce82954b08569e35e74b7fd46f8d28
Original commit hash: 23a55eaed748631ad90b63ac9f9a49f984f7ac23

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 45b0e6ce96875a69e1116d49bb9a82fa8088456c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:25:35 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | ARL | DDR5] Extend knob tREFI to 32 bits

[Feature Description]
tREFI register field can support up to 131071.
vendors report that big tREFI value can improve
both write and read bandwidth.

Current tREFI knob supports only 16 bits.
Add a new tREFI32 to replace old tREFI. Its
max value is set to 131071.

Package/Module: ClientOneSiliconPkg, MeteorLakeFspPkg,
MeteorLakePlatSamplePkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-S DDR5 OC.

Hsd-es-id: 15015177352
Original commit date: Fri Jan 19 14:55:12 2024 +0800
Change-Id: I8723ee948af33acb763d3e9ca9fb4a4b814d401e
Original commit hash: cfa35057d4b480f5870cd60c7e58031397cef9d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/Include/MemInfoHob.h
ClientOneSiliconPkg/Include/Protocol/MemInfo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 9e60049ed49f698fa719d74784f1904a4db8aac5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:25:32 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.22

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:45:50 2024 -0800
Change-Id: I000a5dec22bbd263435b93a9aea65ef36dc24c68
Original commit hash: 9b332a21748f42c668002a242e2fe97883329a07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: da74659e8d1083fb6b801ba3d3b0fcfd4734f3bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:25:29 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | OC ] Improve memtest result when OC is enabled

[Feature Description]
1) Need disable periodic comp when OC is enabled.
2) Need disable OpportunisticRead.
3) Change initial TxVref to 78% when SODIMM 2SPC board
is used.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL-S, ARL-HX OC.

Hsd-es-id: 16023388779
Original commit date: Mon Feb 26 10:22:56 2024 +0800
Change-Id: I7bc4fb2bcda62efb5013f6fd4296bf96afa27d11
Original commit hash: a3a9d85c4546af94e8d8e9f4af38d258be1c060c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 1226ef2ac7ee5b727bb1060ec8283b18776b6490 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:25:26 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.21

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:45:25 2024 -0800
Change-Id: Ib270e3fb352fd10860ac7f93dd473cafe55bc955
Original commit hash: 4b517ed7f2a18080ddf8a7f8fdb190c537043b15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3e269b764b47813cfaad85344b92c5a78b9cf2cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:25:22 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Adding Mrc Version to RMT and BDAT Structs

[Feature Description]
The bit fields already existed in the bdat structure, we just
need to populate them with the Mrc Version for tracking purposes

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 14021496161
Original commit date: Wed Jan 24 17:16:14 2024 -0800
Change-Id: I987c4d3a4d89f5c24d81ef2ba266cbd3d655bc4d
Original commit hash: 3608cd2d20c0ba93854559cd399e1c8b84a1c440

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c

================================================================================ 
Commit: 1bed704797e738c4e943ca9fa186102a81b2bb10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:25:18 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.20

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:44:57 2024 -0800
Change-Id: I54f7bcd54a71e142a16320858ed7355eac6b1d53
Original commit hash: 86db5191ba98e50b09656b8f8f6a0bb0c0974ec2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0058fc602299c8eae04702ff53f2a5f0361e24a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:25:15 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-H MTL-U | LP5] Use MMIO Writes for DQ7 drive

[Feature Description]
Usage of the MOVDIRI instruction was causing a race condition in
early command training. Even with M/SFENCE instructions, the race
condition persisted. The DQ7 driving for LP5 during ECT was identified
as the problem area where the race condition occurred. As a temporary
fix, the DQ7 driving will go back to using the EDK2 MMIO write
function. Also adds the appropriate NASM prefix since MOVDIRI adds It
as a dependency.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-H/U

Hsd-es-id: 22019419310
Original commit date: Tue Jan 30 08:51:17 2024 -0800
Change-Id: If18dccf123557d6b5aaf883e389674cdc049bceb
Original commit hash: a84c4efc7b49bb3e3b2f848da38e231c380e3d99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: e16baca4ccb00b5c5af6381140d6551a63ab274b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:25:12 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.19

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:44:27 2024 -0800
Change-Id: I58c7df27fbf9264a5ec435c0afc45c970aeeb1bd
Original commit hash: 698e8aa027cd8d8f4bffac989f65c500f550f014

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 873245e4cbcf321bbb4dde61fdabd060db747c72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:25:09 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5 LP5] MOVDIRI Instruction Register Write ...

[Feature Description]
(1) MRC must use the MOVDIRI instruction to perform 32 bit MCHBAR
register writes.

Additional Changes:
Removed assembly files that are no longer used in the build process.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018584432
Original commit date: Mon Jul 17 16:36:41 2023 -0700
Change-Id: I06bfc770ab7072ff4a691b667276da9531840e57
Original commit hash: d717f493dbbf390061bdf47e274a5ecd5ecbb453

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.nasm
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c

================================================================================ 
Commit: 8325e7e1d52c3c524833884353873d2105fcccd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:25:06 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.18

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:43:54 2024 -0800
Change-Id: I625dd745f6ebcdcc76aaa1f935e967cc91537db7
Original commit hash: 837f7a36431ac9b1c0f13959820d098701486045

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d59827e075162171d0d989edb3a97ab1081a0649 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:25:03 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.17

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:43:27 2024 -0800
Change-Id: I01ce1d16ab4bf9dc730e23e3296288133ae4aefa
Original commit hash: ce61c087f81ebafd2b101f1cd1effb9a8e37a495

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 96fb461390d772aa3bfd51f8ffe3531b09940851 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:25:00 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5 DDR5] UWTC TxVref OEMx

[Feature Description]
Unmatched Write Time Centering isn't always
passing using the default TxVref values. EV has
found that shifting txvref in either direction
by 6 produces more consistent passing results.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019506293
Original commit date: Wed Feb 21 09:54:27 2024 -0800
Change-Id: I6384915dc57de6eeb8096ce282867f5e4ffba403
Original commit hash: 45a354f8363b4b0dc6163deb0ae6bf5877294685

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 004b622baa5879631cd44ed55c0f3dc5437607ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:24:57 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.16

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:43:01 2024 -0800
Change-Id: I4cd89309eb537ad239376aca9ecbed7728cbdde3
Original commit hash: 7395d912db9c71221626645e5f3dfe22bfbeef58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 05783ad1ac6897dd14970d5fc3133535c6a7f515 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:24:54 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5] Downbin Vendor 8400 DIMMS

[Feature Description]
Validation has noted issues with Vendor LP5 DIMMS
rated for 8400. For now, these DIMMS need to be
downbinned to 7467 in order to pass regressions.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,U,H

Hsd-es-id: 22019513052
Original commit date: Thu Feb 22 10:20:47 2024 -0800
Change-Id: I6166d01004590e43c5a5cee01f5b98e806609e30
Original commit hash: f08b0ab567003cc8bf07f32945cf05acf3f41b09

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: 1ef81fa2e31cc83c9d37852d6022caa4a8dbf98e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:24:51 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:42:34 2024 -0800
Change-Id: I9467fbd2f6d12e38bdfbafc90a46ccc1fdc299eb
Original commit hash: 71dde7140ed597cece99ed6240c5197efa963571

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 27d57b14d15cc419bb4563bb35190728ca44b0e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:24:48 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:42:09 2024 -0800
Change-Id: If35668254e37ed4109009da55bd1fa60f81eb411
Original commit hash: 5df87653dd1f61536239e5b2cbad59efa03d3afb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 329e7f2f628824f52b39c9afa712fb2cec760a17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:24:44 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:41:44 2024 -0800
Change-Id: I7e7a8871786562caf2806d395a92bbcfcc310573
Original commit hash: 5d2201870559a360cd4eda57d3f58a740b3c397d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 259ba66467893e725b108d2bf115426d5b744631 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:24:40 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Early Write Timing Centering 2D fail on ECC byte

[Issue Description]
Early WrTc2D fail due to no margin on ECC byte
Early RdMpr2D checking invalid bits on ECC byte

[Resolution]
This is due to MAX_BITS (8) is being loop but ECC byte only has 4 bits
When looping MAX_BITS, should check available bit using MrcBitExist
Whereas CPGC for ECC bytes, check only first 4 bits

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15015240324
Original commit date: Fri Jan 26 17:02:18 2024 +0800
Change-Id: Ifdf956b4fa508f5b484ac1151885437ee379158c
Original commit hash: 3aec7753996edcd1afd1bf6d35fad046c610975f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 0fce33f97d30b55cccbbeb737823b423057a6ccb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:24:37 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:41:16 2024 -0800
Change-Id: Iacd314057851e93fc74f76588b28325dd785a7f0
Original commit hash: e113ee4fd9b3d773d290942b44c28556c41df3be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3b598bf9f94dc9196fa468e1700b15540c4818d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:24:34 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-P | LP5] Enable 8400G4 as max freq

[Feature Description]
MRC must set 8400G4 POR as max freq

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL-P

Hsd-es-id: 22019492346
Original commit date: Thu Feb 22 14:43:50 2024 -0800
Change-Id: Ia4465c222dc449c6d9d26804062e30723524afcc
Original commit hash: abf480e774df5ded11575ff8a2458bdd497f85d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 0804decaad397f478c85cc0c1bfef2c9b0b847d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:24:31 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:40:50 2024 -0800
Change-Id: I3b9f550de749069419f7c76f8bb5d9b9e92a9d39
Original commit hash: 2d30dbc9f5e152d6e84d94ebaccc7b43b0e4a42e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d85c4ff38f28d00fc9110e38e625bcfa1a83efde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:24:29 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-P | DDR5 LP5] Enable max freq and update SAGV table to POR

[Feature Description]
Enable max frequency on ARL DDR5/LP5 and update the SAGV tables as per
ARL MemSS spec.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL-H

Hsd-es-id: 22019492324
Original commit date: Fri Feb 16 22:49:36 2024 -0800
Change-Id: Ifd9d13602a995fdaf18b1a5e6bdd08f3d72b54c3
Original commit hash: d3528884de24a11295840f9486202c24ad42797c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 7db2967b038d8514272ab509de23bdc29616b00b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:24:26 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:40:16 2024 -0800
Change-Id: I6f88550a0e52f695226e6b16c7fba56eb9ba971b
Original commit hash: ea0b996015bf089e265ad66b8906ade20fdc5801

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eda3b449b1f33bc9a0f9644e65e01867ac1a1404 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:24:23 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-P | DDR5 LP5] Update CPUID for ARROWLAKE_MOBILE_Z0

[Feature Description]
Update MRC ARL-H CPUID for
CPUID_FULL_FAMILY_MODEL_ARROWLAKE_MOBILE_Z0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL-H

Hsd-es-id: 22019498292
Original commit date: Fri Feb 16 17:30:54 2024 -0800
Change-Id: Id15edef9998145ef266857c7d9071b725ea33cf0
Original commit hash: bcee97b26c60fdc68f66bceb49fc4addeb396ad2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 9506f2fc26681c7ed19232b3d5ad06dc69298857 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:24:20 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:49:36 2024 -0800
Change-Id: I61b8c3015dd771c580ddaa6e560a87fe6e586ccc
Original commit hash: 3e938aadf6ba6ea71a0ed3bc449835154253a6b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2faa8058d7040d75240b49bee42cef0043fe0d24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:24:17 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | LP5] MTL LP5 Guardband for VccIo/VccClk

[Issue Description]
The 40mV guardbands for datarate 5600 and above would cause some LV
LVR output voltages higher than pre-Si target.

[Resolution]
Add a 85mV guardband for LP5

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22019462650
Original commit date: Thu Feb 8 10:59:08 2024 -0800
Change-Id: I6f5ad1ae3293e89c79cdc0cae2cec5b7e333688c
Original commit hash: 998dcd577964efe814c4f19f9d282dd821b24859

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: dfd7f544f8a226e07e936b88f43fe85c4d151aef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:24:14 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:49:11 2024 -0800
Change-Id: I879665931482b4ec65a17218a1d81ba3c17269a4
Original commit hash: a91cb76395aa52e797464485fcf63d584cfbee1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c1f1adeabd46ac66f87bcd4737e704be77883b43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:24:11 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Add RefPi4XOver FSM run at target VccSA...

[Feature Description]
While doing the 1D RefPi sweep at Vmin and Vmax,
run the RefPi4XOver FSM at local voltage before doing the sweep.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019404819
Original commit date: Mon Jan 22 19:25:58 2024 -0800
Change-Id: Ib5a957716f9e57b95e8bcf4412cae4a9ea7093d0
Original commit hash: 11ab6ec028187a0a76a5c9ae4635b4dba769e61b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 1146296203468591cdbb873b0ecff4cc062a518d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:24:08 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:48:45 2024 -0800
Change-Id: Id30e2982139fdf5e31f32db9140b181e7e19c44d
Original commit hash: 2874321ae7ff0da63f7912dfb09a880325c79388

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bc96a33f89f6ed63d55ca37ecd8e8b9244422fd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:24:05 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] PerBit ReadMPR to resolve Unmatch Timing Centering

[Issue Description]
Unmathcing Write Timing Centering Failures were due to
per-byte Read MPR and could cause the eye to be too small.

[Resolution]
Change Read MPR to per bit

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019352966
Original commit date: Thu Jan 18 13:13:26 2024 -0800
Change-Id: I0115a4ce88b7e10cd8ea1d404856be3c79c7d150
Original commit hash: cec2e88daa0e78ea95e0ead98513c0360762b062

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: 300488065a26e3bccd4ff86c9617427c5de31bc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:24:02 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:44:58 2024 -0800
Change-Id: Ic10d78d426ac2aec1bdf785f12d3529be2c8e037
Original commit hash: e19876be661512e0b9ed883c0c16a474e1c31bd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3e4485b7d35f26fa9a305c5b117f753761dd3532 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:23:59 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5 LP5] Add 2R feedback to REFPI training sweeps

[Feature Description]
Updated RefPi & RefPi4Xover Offset sweeps to utilize feedback from all
ranks in the channel instead of just rank 0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
U, H

Hsd-es-id: 22019367852
Original commit date: Tue Jan 9 17:34:32 2024 -0800
Change-Id: Ia1bdd581c5c66e21cd87c2c8b033ad513913127b
Original commit hash: 95fecc25edb279eebce2b20431fa03946d46a54b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 95a66e97adef185734e78a3932216ad92ff72306 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:23:56 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:44:13 2024 -0800
Change-Id: Ib06cc7e6af862a23a906ca92ba2231dafaf35f08
Original commit hash: eedbf586450adbff24203045a978a0ee72e59a53

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b50e49bd293c54d0189b33aa42e5cfb1ade9d9b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:23:52 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] RefPi RMT CMOS option for adjusting RefPiOffset to detected edge

[Feature Description]
Updated RefPi RMT to adjust RefPiOffset to detected edge via CMOS option

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22019221427
Original commit date: Mon Dec 18 15:01:26 2023 -0800
Change-Id: Ie98fc480146c66fc7156b9fef10ff9d1d53c7e84
Original commit hash: 229b873a6cf6262869c31e5c8ec4e40bf8802931

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h

================================================================================ 
Commit: 0b8f81e73a2437bb5790489abb62e4ae81b38c37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:23:48 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:43:45 2024 -0800
Change-Id: Ib31ccb3cc1cf08f17f054029a43360ed61cc4711
Original commit hash: 54c35d79c8a4e01b794b6fa9dde517210fba374d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: feb6a6559e9e87657751bd823b29393285c532dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:23:44 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] RefPi Optimization flow update for training Vboot

[Feature Description]
Updated RefPi Optimization to train at Vboot first with multiple
iterations and removed the multiple iterations at the end of the flow
Also added RefPiOffset 1D sweep at Vmin and Vmax

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22019221673
Original commit date: Mon Dec 18 15:56:09 2023 -0800
Change-Id: I3a4edc2e976211263ebbaf18941be69466c6d316
Original commit hash: cbe4c8293df2668d783eeabedf5d44ad16cfd8c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 26fdcac119f9b67a4a2dd47a8a0619f480a6cbc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:23:39 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:43:09 2024 -0800
Change-Id: I3ec6bf6286c5fe93a5cedfbf646c3bf18d11053d
Original commit hash: f96d261cfea4302fb9c67683ecb6d4b830517912

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c548362f243d01580905b730e4244503c239bb4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:23:35 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update RefPiOffset sweep w/ 4-tick stepsize

[Feature Description]
Updated MrcRefPiFunctionalTraining1D sweep to default to a stepsize of
4 when RefPiOffset and 2 when RefPi4XoverOffset.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22019221229
Original commit date: Mon Dec 18 14:36:42 2023 -0800
Change-Id: I58b72268229afc786f9c9579f458de421fc562e4
Original commit hash: b2d6fc73c89fe3bc25a7057892b996f0b723ab06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 24fe2150a1d9f99d3d4802d0f1f1119df1f7821f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:23:31 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:41:21 2024 -0800
Change-Id: I77607ea70c582e15922c046db9d07f4a0a96fc7c
Original commit hash: b6be22c8ba36cf25eaf8441b55ff476fdf27f07d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: abe51c8a6f17719cab8d6d51d8fb8a78ccd0e7c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:23:29 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RefPi 2D DLL Reset & Relocation

[Feature Description]
- Added Jedec Reset to end of RefPi Optimization flow.
- Added a DLL reset at the start of every Jedec Reset in the
RefPi Optimization flow.
- Relocated the RefPi Optimization to run after Comp Optimization

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019189735
Original commit date: Thu Dec 7 15:30:28 2023 -0800
Change-Id: I3eab5d40f3db4fdbbb7c468016ce94bbb62dd0da
Original commit hash: 9fda00d700069bdce6edd246dcfb24bef000aeb9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 4001f7aa4cf3c605f1e3ee2e8906da9b300fd69c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:23:25 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 9 14:55:33 2024 -0800
Change-Id: I8b0cb906ea98ff199c78709fd616136eaaed2f8a
Original commit hash: 7c82631f49b9e532809be52b27e92a0599767003

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2456d4a4d5019cda791bb0566c4d06409933d669 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:23:22 2024 +0530 
-------------------------------------------------------------------------------- 
Implement RefPi4Xover Vmin TempCo based on Data Curve Fit Equation

[Feature Description]
Implemented an updated RefPi4Xover Vmin Temperature Coefficient
based on two variable curve fit equation for data collected on
post-silicon platforms. The temperature coefficient is now calculated
based on QCLK Frequency and VccSa Voltage.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019169206
Original commit date: Wed Nov 22 17:04:59 2023 -0800
Change-Id: I4b13af276c33575a5a2dc7941bb79ab5f0d2808e
Original commit hash: 35556bfe6e349f5dfb174fb0192974f5c46dd45f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: c92acbbeba90eb0991f92486a7a3c76649ceff34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:23:19 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RefPi Optimization Functional Training

[Feature Description]
Updated RePi Calibration Optimization to RefPi4XoverOffset edges found
on system through 1D sweeps of this parameters.

RefPiOffset static edge calculations are still used for final RefPi
setting calculations.

The the range of RefPiOffset and RePi4XoverOffset settings are
individually tested at VccSa Vmin and Vmax using a 2D sweep. The 2D
sweep consists of:
1. Outer 1D sweep which finds the left\right edges for a given RefPi
parameter. The parameter is either RefPiOffset or RefPi4XoverOffset
2. Inner 1D sweep which runs a CPGC point test at each
Write Leveling Timing offset between -28 and +28 in steps of 4.
Write Leveling is TxDq & TxDqs on DDR5, TxDq and WCK on LP5.

On LP5, the MC CKE is toggled during the RefPi register writes in the
RefPiOffset and RefPi4XoverOffset 1D sweeps to force a WCK sync.

Additional Changes:
- Split 1D sweeps into separate phase and run with Vboot RefPi settings
to avoid speckles seen when the RefPi FSM is run at Vmax.
- Added Unit Tests for new helper functions
- Use 3tCK read preamble for 3200

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019169206
Original commit date: Mon Oct 9 01:27:36 2023 -0700
Change-Id: Id70f8f81ca4487d70f9389cbee2c73fab8f5b1b5
Original commit hash: 5a6b14d75b35216074d2daf3383ef5aacb400e11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h

================================================================================ 
Commit: 62d952487e46fd51bc581d6a0d0364c26b097c48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:23:15 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RefPi RMT

[Feature Description]
Added RefPiOffset and RefPi4XoverOffset 2D sweeps to RMT.

The range of RefPiOffset and RePi4XoverOffset settings are
individually tested at VccSa Vmin and Vmax using a 2D sweep.
The final margin reported is the composite result of the eye
seen at Vmax and Vmin plus the max (worst case) calculated guardband
for the system temperature.

The 2D sweep consists of:
1. Outer loop that sweeps the RefPi param (RefPiOffset or
RefPi4XoverOffset) across the range of register values as an offset
to the programmed setting. The sweep is done in steps of 2.
This sweep modifies the offset values in the following partitions:
- CCC
- Data
- VTT
On LP5, the MC CKE is toggled during the RefPi register writes in the
RefPiOffset and RefPi4XoverOffset 1D sweeps to force a WCK sync.

2. An inner loop that runs a CPGC point test at a range of
Write Leveling offsets from -28 to +28 from the trained values in
steps of 4.
Write Leveling consists of TxDq and TxDqs (or WCK for LP5)

Added BDAT Schema 6C support to publish RefPi RMT results.

Added CMOS option (0xE1) to adjust the RefPi4XoverOffset based on the
closest edge (where positive number is how much inside the eye to adjust
by and negative number is how much outside the eye to adjust by)
Example:
Closest Edge is -30:
CMOS option is -2 then RefPi4XoverOffset is adjusted by -32.
Closest Edge is +30:
CMOS option is +2 then RefPi4XoverOffset is adjusted by +28.

Additional Changes:
- Fixed bug in VTT Partition GetSet Multicast. These GetSet enumerators
were implement using the "Strobe" GetSet argument which is always
limited to the maximum number of bytes on a channel. On LP5 this was
always limited to 2 causing only 2 of the 4 VTT partition instances
to be updated when GetSet multicast was used.
- RefPi\RefPi4Xover Offset 1D sweeps return results assuming the
passing region can wrap around.
- Added MrcPrintf support for string printing with left justify and
right justify padding.
- Added LP5 Write Leveling (WCK) margin to RMT.
- Added Unit Tests for new helper functions
- Updated LocalStub to support VccSa request re-try.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019169206
Original commit date: Mon Oct 9 01:27:36 2023 -0700
Change-Id: Ibd2e336195dbcc310b51c92bf87d693d8ce2fd50
Original commit hash: f1b7f9f83470fd9cbd30be5622b9c8a3ffdcdca3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommonPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 611959f0a832a1b8c3f98629d238772befae9d4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:23:11 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Feb 8 23:41:38 2024 -0800
Change-Id: I4a85990a94079edad4f80124a24faf93306196fa
Original commit hash: a6e49a1ce1b9a7a108fd521a522d23525c853771

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c497d8a7c34e8dee6c816582b191f5ce37b96b2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:23:08 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.12.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Feb 8 23:41:30 2024 -0800
Change-Id: I5ed5988dac575bf0e5beefe4a11df86899a47078
Original commit hash: 499545e439c7a84cdd679d6669e1036ef900f5c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9b1b75fc7be10b5687c9d704b5563dcc2ce68f8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:23:05 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.11.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Feb 8 23:39:45 2024 -0800
Change-Id: Ib11a25ba26c4dbfd2570bd9d02c636f2d86025d1
Original commit hash: ffd163e42be865bb8adc20c03e79b88fb9c8eedb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: edd7124f2387d3205805fa411501447a2d3554f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:23:02 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.10.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 17:47:53 2024 +0800
Change-Id: Ib1b46b6d087b61e1c3b1497df4c45b554dd97599
Original commit hash: 0099381da3240de651e8d7875d3654775f4f4dd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 226f48bb4e24a3cb65b8585425a03c93ea9ea278 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:22:58 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 17:29:56 2024 +0800
Change-Id: I286921a0fe228a03096d43350b13338c2cb7c6cb
Original commit hash: 57d7b7118f68cee4f62fffd7b23ff82f87263c3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 675c62cb6b58be37d5173ff44622aba34e3ab03b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:22:54 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Change Group B RttCs, RttCk to 60 ohms for 1DPC 2R CUDIMM

[Feature Description]
Change Group B RttCs & RttCk to 60 ohms for > 5600 to get balance and
margin improvement in CMDVREF in 6400G2G4 UDIMM

Update 1DPC 2R UDIMM B0+ SAGV to relies on POR/DIMM Frequency

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15015281063
Original commit date: Fri Feb 2 16:40:18 2024 +0800
Change-Id: I084de092a6828e2d865f62eff1d9ea476832dbbf
Original commit hash: 91f9ba1fe64a2ba45befa62b3b36abb52f4cc48d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 8a4bf522e2d9e7ea550280576c1cf91ced5417fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:22:50 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 17:29:42 2024 +0800
Change-Id: Iff7b5023de714a6bd67fef0cb5134360bb303792
Original commit hash: 10be31f04dee6ab6087de1c8f41f7fd5a7cac544

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5b39a2aa930c37387984f736ec2fbb10326646cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:22:47 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Change RttNomWr to 0 & RttPark value to 60 ohms

[Feature Description]
For 1DPC 2R SODIMM:
To gain good margins in RxDqsDelay, set RttPark to 60 ohms and
also set RttNomWr to 0 as we use ODT matrix disable.
This will be using the same Odt Table as UDIMM

Update ARL-HX B0+ 1DPC 2R Frequency to 3200G4 5600G4 5200G2 5600G2

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15015280946
Original commit date: Fri Feb 2 16:21:42 2024 +0800
Change-Id: Ia81d6c5e72171f538297b784377be7e9c6fae7ab
Original commit hash: ae6a1c1d3d07dd9e2db2278995d849f7bd0f6810

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: d402da6549a9baf0c508f2cdf4954ab6abc2c2e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:22:43 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 17:29:27 2024 +0800
Change-Id: Ia04095a9357633e0688a5209b0abca54e8784ca9
Original commit hash: b2ee2d8fad44d03deb86e12fe8299d20c30223e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7550d5b646cf7fc0c7dd6fe8eb345849b8bc7709 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:22:40 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-HX | DDR5] Sodimm SAGV point update and Safe mode removal

[Feature Description]
1. Update Default SAGV Points for SODIMM B0+:
2DPC 0R1R 3200G4 4400G4 4000G2 4400G4
2DPC 0R2R 3200G4 4400G4 4000G2 4400G4
2DPC 1R1R 3200G4 4400G4 4000G2 4400G4
2DPC 2R2R 3200G4 4000G4 4000G2 4000G4
2. DDR safemode for Hx to be the same as S: 0x1C0 -> 0x080

Additional changes:
Limit freqmax to 4400 for 2DPC (1R1R or 2R2R)

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15015278065
Original commit date: Thu Feb 1 18:11:27 2024 +0800
Change-Id: I116e998e71b0eff9077bbadf16018b25cb62432f
Original commit hash: ad02beeed53553770dfdb67f8f1134aba43603a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 1fae5f556b3d262b8458ed2f97657db5bb24c97e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:22:36 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 17:29:12 2024 +0800
Change-Id: Icad6184b0a6be6daaf3e19a76db616c57e3f28b7
Original commit hash: ae59e3d7d46bd27e3b8cb855c538047ddbd18506

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9f8bf643304ed4cbf8d22e181eca6c51138940b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:22:33 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Fix Margin Failed at VT

[Feature Description]
1. ODT Matrix disabled for 2DPC SODIMM
2. New ODT table added for SODIMM 2DPC (B0+) and A-die 2DPC (B0+).
3. RttCa Group A is change to 0 for 1R1R.
4. Add new SOC DFE table for SODIMM 2DPC B0+.
5. Use B0 UDIMM 2DPC RCOMP table for SODIMM 2DPC.
6. 4R SoC DFE initialized per rank for A/M die
7. DIMM ODT training is enabled for 4R A/M-die now with
DimmOdtParkNomTraining sweep disabled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15015273910
Original commit date: Wed Jan 31 16:52:49 2024 +0800
Change-Id: Ib0ab8eaf43ddd1085c9d868edb3ec6b11e391e17
Original commit hash: bc3de2daba74a0500172d6071a62d69fd0018653

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosserPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: d3e19363729255e82f7a9f41317d8e4a81c6353e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:22:30 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:21:44 2024 +0800
Change-Id: Iea7f6b6948c6bbb06353a01363940ccb9c23a70c
Original commit hash: dddd0ba50baa8aa89800a26a30ab7fa2b42fa342

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 180070fac86008ef2b99e034a3d93ab9356a9523 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:22:27 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-S | DDR5]SAGV Save TxVrefDq.

[Issue Description]
Vendor specific check was not saved to apply to other sagv points.
This check must be saved/restored for the vendor fix to apply
properly.

[Resolution]
Added member to the SPD static structure. This new struct member is
saved/restored in the relevant SPD static save/restore functions.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019415164
Original commit date: Mon Jan 29 08:35:03 2024 -0800
Change-Id: Icfcc36b35f2b86db6ef88e79725723650cbd4c9c
Original commit hash: 6696f95dcb1aa7dd6621c80f8ee3a5bd21689257

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h

================================================================================ 
Commit: a209b6d246e0536ad0dfc4ece2538735b3e76cde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:22:24 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:21:12 2024 +0800
Change-Id: I30d82a566c7826b0d80bf09a412d8a9f55224c8a
Original commit hash: f4db7230946f80f98693ee08bbc01e154b670245

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ab48727dfdeae022db2b23654777cb2e3d2e3d10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:22:21 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-S MTL-M | DDR5]Optimize Vendor TxVrefDq

[Feature Description]
Adjust the initial TX vref dq value to 72% only for vendor
specific changes. This change has been shown to mitigate
unmatched write centering failures via the vendors tests.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019289844
Original commit date: Thu Jan 25 14:56:03 2024 -0800
Change-Id: I8f10ddc9a13b3595d631128c45280f8686d82580
Original commit hash: c9594a17ccc49ddbbca0664fd5c2728cd0612c02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 5c3811a18fd814729cdad4fc07e72224a971ebe4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:22:16 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:20:55 2024 +0800
Change-Id: If2429153ebc3bb6637647089858db1efe16748a2
Original commit hash: 38985258492270cace1a390127fe26461f70d43f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 269c95e713603698a0c206b3e499470ac3a306d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:22:09 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] MRC change the setting method for Force DLL Reset...

[Feature Description]
MRC code change the Toggle Force DLL Reset from using GetSet Mode to
write the register bit field using direct register access.

The reason for this change is because when running with SAGV Disabled
at any frequency higher than 5600-G2/G4 or with SAGV Enabled and
setting all points to same frequencies higher than 5600-G2/G4
the InitVref (RxVref) cache values get corrupted during
"Read Voltage Centering 2D" after writing the
DllControl1.ForceDLLReset bit using ForceWriteCached GSM Mode
to Force DLL Reset toggle.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019405611
Original commit date: Tue Jan 23 22:11:15 2024 -0800
Change-Id: If764531b2004c704dc766414b67cc5fecd3dd2aa
Original commit hash: 004a4602060c893d1bbff31d8866eefcdfcd0127

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: aefaf9bf739bde7354076a191041aebc81dc83e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:22:04 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:20:41 2024 +0800
Change-Id: Id50a0ae47a469fe16b06976befe04c09d7ded297
Original commit hash: ddcfa661351af1bb304dda658b4ab61e4a816e57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9d23f36de1d5556b08aa32cbb6cc6e4387cb3b88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:22:00 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5] Remove LP5 TAT +3 Offset WA Rd2Rd SG and DG

[Issue Description]
2667G4 is unstable.

[Resolution]
Allow WorkPoint 0 to achieve different frequency without any WA
and to cascade the change to ARL

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
M, P, H

Hsd-es-id: 22019386015
Original commit date: Mon Jan 22 12:57:49 2024 -0800
Change-Id: Ibe6eeb1face3cce40137071f10c90e2f81e524bc
Original commit hash: d13ada3799b3cd7c492729995deba0410cb8b5d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 63e0590535c75004cc7b4f00d1f300993f57bec3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:21:56 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:20:16 2024 +0800
Change-Id: I492b665013d79bce56a1a6c3e2c9027568bfb8ab
Original commit hash: 6da4d714e3380c8854faf6568f4d3e4e40f6dbcc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6800456854994f08efd3afd8915fb8a3060316e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:21:53 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Count & print CPGC run/busy bit set iterations

[Feature Description]
Count and print CPGC run/busy bit set count at MRC task completion
on both debug & boot-time instrumented BIOS builds.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019173443
Original commit date: Tue Jan 9 08:51:21 2024 -0800
Change-Id: Ic333758044d9a1b5f4c4c6488be0f76db666f957
Original commit hash: 4ef9bc9e875fbc1118ea79e04066c49766337f31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c

================================================================================ 
Commit: f8250d9ce4f2fe9a0d29981043f6d90fd95b5d53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:21:49 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:17:42 2024 +0800
Change-Id: I74e23e415eedf7ec3076fde81a715aff60606a63
Original commit hash: ad5364c559e5f18486ce1bbdcc0cf2639909617c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5964df0a3272357e434e1586788f865698609aa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:21:46 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P |LP5] Disable LP5 CA ODT Training by default

[Feature Description]
Disable LP5 CA ODT Training by default as a boot time optimization.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
U, H

Hsd-es-id: 22019367934
Original commit date: Fri Jan 19 07:51:51 2024 -0800
Change-Id: Ieee9bbea62f0a7921cd32878b15db429ffa1160d
Original commit hash: eb9b338b8b7bef0c5e969729aa263614dab079a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 2bafb0d9af24a924da64c227c731a2edbd7ea2c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:21:42 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:17:30 2024 +0800
Change-Id: Iabdb8cb234b992cfc6506041bb279c1d62990ed3
Original commit hash: a876d6a0cbd50a7cf78e942825d5a81408bd19d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 27e1f865c6fa0d6c0e3909922fea9eaa3f3b8645 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:21:39 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S ARL-S| DDR5] RdEq Training is broken for config without Rank 0

[Feature Description]
When sweeping the SOC DFE for the config in which Rank0 does exists,
the RxV margin inside Read Equalization training does not change with
changing the DFE tap values.
This is due to in TrainDDROptParam, we call GetRankToStoreResults
using RankMask, whereas when we call MrcGetBERMargin, we pass in 0xFF.
To resolve this, do a check for ValidRankMask with Rank0 when pass in
0xFF in GetRankToStoreResults and return Rank = 0 only if Rank0 exist.

MarginRank should be FirstRank instead Rank0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22019396783
Original commit date: Wed Jan 31 15:10:21 2024 +0800
Change-Id: I3639aaddb601d2eaaec78a1a443edb1afb443f47
Original commit hash: dd1b863fff17e03052626361d77e1bbea84a780b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 45fe7141f26397b3300b5b9da9967678c57e4160 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:21:36 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:17:20 2024 +0800
Change-Id: Ia6d6246b7fdc1830c13b03055e1a744b0dc780a7
Original commit hash: c9449315abe0baef8e5def5ff49d96e7b96e161b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 31fa396b313ec6b54201be121ed6367a4c9e13cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:21:33 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Add 2R feedback to CCC Training

[Issue Description]
Power Training Margin Rank Index Fix:
Power Training assumes that margin results are always stored in the
first rank index of the margin array. This assumption is incorrect in
the following conditions:

When IsSerializeRanks == TRUE, the margin results are stored in the
current rank loop (RankRepIndex) index.

When Pram == RdV, the margin results are always stored in rank index 0.

The incorrect margin data rank indexing causes some power training algos
to select final settings which negatively impact margins on ranks which
are not the first numerical rank index on the channel. This primarily
impacts:

1. Power trainings using the CmdT and CmdV margin
2. Power trainings using the OPT_SERIALIZE_RANKS flag and RdV test

[Resolution]
Updated power training (TrainDDROptParam) to use the correct rank index
based on the value of the Param and IsSerializeRanks variables.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019368017
Original commit date: Fri Jan 12 13:39:34 2024 -0800
Change-Id: I53fa954bbc2e21fa4ee4826fa92bcff54ad221e9
Original commit hash: b1625173bc74cb7e1dac96068a3095246eb60109

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: d184931d8dcad54784b66a0d62d4d717e81c9f38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:21:30 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:17:09 2024 +0800
Change-Id: I373cc03d49f90381b92551c6d4143dc1e792ebc8
Original commit hash: a050da8790b1602ad01349ec29a997557fb38115

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 50888b1c9c759f41181d087e6f8fef8a4b2d9732 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:21:27 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5 LP5] CA Parity Boot Time Optimization Revert back to ...

[Feature Description]
CA Parity Boot Time Optimization Revert back to Pattern Rotation for
Mobile:
Set IsLegacyCaParityPointTest = TRUE on mobile platforms to revert back
to a higher stress CA Parity pattern with rotations. This is done to
resolve low and asymmetric ClkGrpPi margin issues observed on some
configs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
U, H

Hsd-es-id: 22019367969
Original commit date: Fri Jan 19 07:20:05 2024 -0800
Change-Id: Ie83ece1acbcb80f18ddc22c200f300a33582ed4a
Original commit hash: ca2c82187fe02db5ecb195afdd8defe53e85857c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9a152bd1a8bf128ca315455f1dc4e2bb4295c9a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:21:24 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:16:54 2024 +0800
Change-Id: I02aae359225567832c643fc55ef15ab8718f0b5e
Original commit hash: 2503240b887b16fec0fa67787adeda96e7d5ee0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 47eb45f4fc059fd98e2cc97c54a530e4b4396607 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:21:21 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Duplication of memory cleaning in Cold Boot

[Issue Description]
MrcIbecc for cold boot is run after MrcEccClean, causing
MrcEccClean is still being triggered even though IsIbeccInitFsm is set.
This will add additional cold boot time.

[Resolution]
Separate MrcIbecc into cold boot flow and warm reset / fast boot flow.
Move MrcIbecc task for cold boot before MrcEccClean for cold boot.
MrcIbecc for warm reset / fast boot remain the same since MrcEccClean
for fast boot is run later.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 14021341933
Original commit date: Wed Jan 10 14:07:03 2024 +0800
Change-Id: Ib92ba72bf0f45aec7b194c18b0d2043170c8eced
Original commit hash: ab81f69d238056cca79b07b2efeb04bba316f946

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: c9865fd8832f17ba6b0bc9426c27e2a0a53d7443 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:21:18 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:15:39 2024 +0800
Change-Id: I9469b7928d891fbed4dc54ca32bf8064b802b204
Original commit hash: e913ee70a2edb13460199b0cbbe962781ec84a99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d6c0373ad24e18c6f8ab9df11d88675ca299282d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:21:14 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | LP5] Update Vendor 16GB P-die to 5600

[Feature Description]
Vendor requested that their 16Gb 1anm 2R DIMM be enabled at 5600.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019281431
Original commit date: Thu Jan 4 08:40:02 2024 -0800
Change-Id: Id7537f361c451cfcec477460d9b8fcbdc47895ca
Original commit hash: 5779fa3d0aed96f7afd821e76e58c0cdb4fa5127

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 6cb3602f05f969e5d5480d6f2b0af048b13d8a6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:21:11 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Mar 5 13:31:07 2024 -0800
Change-Id: Id3f742af72d6dc1e4ca8736067ff02e30eb61c46
Original commit hash: 79e729826800e2c069befec9bd51899a21eb2f8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 36c8093b172e700168947fb9f21026a4cd3a337b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:21:07 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4104_01

Hsd-es-id: N/A"
Original commit date: Thu Mar 7 20:33:44 2024 -0800
Original commit hash: 1f9bb6efcc2807a9b53a5186c0a9aeac8ad62c8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 45d1da140d170cca9b10ca8fcf4940c8def10c0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:21:04 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Trigger TCO timeout SMI from PCH.

[Issue Description]
OfflineCrashdump cannot trigger TCO watchdog,
because TCO timeout SMI is registered in SoC
instead of PCH.

[Resolution]
Register TCO timeout SMI to PCH.

Package/Module:
C1S/Smm

[Impacted Platform]
MTLS

Hsd-es-id: 16021444061
Original commit date: Tue Mar 5 17:01:32 2024 +0800
Change-Id: I494649a8b9a252d4892596fdcbd748984b1660b7
Original commit hash: a604a6e90168a302ebe29410eb0b26881ebd530e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmiDispatch.c

================================================================================ 
Commit: 7d3d9c1d703644acb9e39e67fd8b97c89ce8a4a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:21:00 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4104_00

Hsd-es-id: N/A"
Original commit date: Thu Mar 7 09:21:49 2024 +0000
Original commit hash: 380f14d0a502a56f83e3318f2a639bfb009f8bac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 47c3fd025749e6762c7c66d047c8c2a7d4bd84d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:20:56 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] ARL H PO Safe Mode Settings Removal

[Feature Description]
ARL A0/Z0 Non MRC Safe mode settings removal

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL

Hsd-es-id: 16023486249
Original commit date: Wed Feb 28 15:46:54 2024 +0530
Change-Id: Ia21c6e67d67412c78fda0e858b7c5bbf970466f6
Original commit hash: b18c2f57a36625308a875991c17156e882cd6f8a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakeHRvpBoardConfigPatchTable.h

================================================================================ 
Commit: b8e79240178e927685aef5b5fb2e17e2b25c4b8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:20:52 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Policy Default Check mismatch observed with THC Mode

[Issue Description]
Policy Default Check mismatch observed with THC Mode due to the change
in default value.

[Resolution]
Update the default values for MTL and ARL through setup routines.
Create a callback during Load Defaults.

Package/Module: MeteorLakePlatSamplePkg, ClientOneSiliconPkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15015435687
Original commit date: Mon Mar 4 13:46:47 2024 +0530
Change-Id: I90948cdd03b7b7db5191b9ec44761dd20cf85c8a
Original commit hash: 749273c65813e462142972fd2dd91117b9194d2a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.c
MeteorLakePlatSamplePkg/Setup/PchThcController.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 28e2a9718d2a7c69d1e370495f90f664d51c84d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:20:49 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Bios Guard support for ARL-U and ARL-H

[Feature Description]
Provide Bios Guard support for ARL-U (MTL refresh) and ARL-H

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
H, U

Hsd-es-id: 18037349905
Original commit date: Tue Mar 5 05:41:07 2024 -0800
Change-Id: Ic3d515fae62129a012f8b2d7cc9ae8dd8283cbcc
Original commit hash: a3cf607297b161361a7957ad24bd568042c6ae5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 7c11345a7b26cc9884cce636ea78b4ad8913c558 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:20:45 2024 +0530 
-------------------------------------------------------------------------------- 
Enable MIPI VTIO Support for Secure Biometrics feature by default

[Feature Description]
1. Enabling VTIO if SA IPU is enabled.
2. Expose ISP SDEV Entry: Enabled
3. Set "Sensor Entry 2" to 105

Package/Module:
VtioFeaturePkg

[Impacted Platform]
MTL,ARL

Hsd-es-id: 16023328932
Original commit date: Wed Feb 28 17:01:20 2024 +0530
Change-Id: I987e87f6e51186c44e6974a40b626a562b0eb092
Original commit hash: 72ab6e57838c17e1d8eb415e7980519be6bab893

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetup.inf
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetupStrings.uni
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetupVfr.vfr
MeteorLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: a43b82eb6007d19001e79b2d1d109aace1096f8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:20:42 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4103_01

Hsd-es-id: N/A"
Original commit date: Wed Mar 6 20:32:12 2024 -0800
Original commit hash: 32919284810ec282dc0b9ff10a42fc3b3c1d7a03

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 116176884b0917574ffc85731b00ea1591c23604 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:20:39 2024 +0530 
-------------------------------------------------------------------------------- 
BWG 2.23 Update

[Feature Description]
DCAP.ETFS bit updated to 1 for MTP-S D2 PCIe
Root Control Error Reporting update
10 bit tag

Package/Module:
ClientOneSiliconPkg/IpBlock/PcieRp

[Impacted Platform]
MTL-S

Hsd-es-id: 14020912429
Original commit date: Mon Oct 9 08:50:27 2023 -0700
Change-Id: I3b5167e441ba76c5c697f97cd1200d8d047b2382
Original commit hash: 6ac256ec30c34e116eaf681347adc376206ca80b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: cf57841e6396e30249490a2e65810799917cc971 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:20:36 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4103_00

Hsd-es-id: N/A"
Original commit date: Wed Mar 6 16:12:43 2024 -0800
Original commit hash: 487b678b7b8249bbbe5094b292cac9e70df8e169

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f02c96a5abf0efd21e3fa9a1dea8b8354357f2f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:20:33 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Disable ATS replay mechanism only for Non ARL SOC SKUs

[Feature Description]
Request to disable ATS replay mechanism only for
NON ARL steppings.

Package/Module:
C1S/PeiGraphicsInitFruLib

[Impacted Platform]
ARL

Hsd-es-id: 16023284192
Original commit date: Mon Feb 5 13:50:39 2024 +0530
Change-Id: I27c76188cbeef6a89b8221e7a10ff121173edd6d
Original commit hash: 3d7ccaac7c2b7b62204bc157c8dee2edd80142a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf

================================================================================ 
Commit: 302f7d39af7d74f6ed4faf58c0ce5da32449dfe6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:20:30 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4102_01

Hsd-es-id: N/A"
Original commit date: Tue Mar 5 20:31:35 2024 -0800
Original commit hash: 3c51ae0821f4db0d63b01f11edbb5f5dfc5bebbf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 91a07385d970824fac94e9087e6651ff6ba99f97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:20:27 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O][CNVi][ARL] PLDR default timeout increase

[Feature Description]
Increase the PLDR timeout for ARL

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 15015454732
Original commit date: Thu Feb 8 15:42:42 2024 +0530
Change-Id: Ia6132eb2b8684acceaed215d1f3417b67a6425c8
Original commit hash: 8a3f3468b6e59ef02c32809d2a1c9fcd11c7aeed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviWifi.asl

================================================================================ 
Commit: d5f6b4b3008dd1dca38352ba0ef9e3ba5fef3174 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:20:24 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] set VarConOut and VarConIn as NULL

[Issue Description]
LPSS UART serial screen goes blank
after changing BIOS setting in EFI Network

[Resolution]
set VarConOut and VarConIn as NULL after GetEfiGlobalVariable2

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15015484999
Original commit date: Fri Mar 1 11:44:44 2024 +0800
Change-Id: I2538fc219ea7280ff9e00c9d88b7b132b2b176a6
Original commit hash: 52c965c5958ff118dd012fafe806febc8a4ac7c1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: eac9893840566677b44ddbb46c8980c568b58e15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:20:19 2024 +0530 
-------------------------------------------------------------------------------- 
Correction in Vmax limit override.

[Issue Description]
Failure observed while doing the VF override for IA and SA domains due
to error code indicating voltage requested exceeds domain maximum
voltage limit.

[Resolution]
Voltage limit override is moved before the VF override configuration
of respective domain.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 22019540936
Original commit date: Wed Feb 28 17:21:11 2024 -0800
Change-Id: I6b5d125f2135f55da9eabd9c73f30242b64ebd3a
Original commit hash: d532e65049474a2538249b7aa1348233a1e86f33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 3808af03fb20620efa1cf42cc54a90cf5b4d16bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:20:16 2024 +0530 
-------------------------------------------------------------------------------- 
DisUo Table Update from Realtek for ARL BIOS

[Feature Description]
Update DisCo tables of one of the audio ACX configurations to
be compatible with latest ACX binaries of one of the vendors.

Package/Module:
Features/Audio/SndwDevTopologyFeaturePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18037191989
Original commit date: Tue Feb 27 10:38:57 2024 +0100
Change-Id: Ifcd6551f74195b339f288f51b2d0f5fdd67e185c
Original commit hash: 8eeee8657331de9d4c05b54525df68ffdc78da23

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt01Ssdt/AudioFunction_1316_SPK1.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt01Ssdt/AudioFunction_1316_SPK2.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt01Ssdt/AudioFunction_711_UAJ.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt01Ssdt/AudioFunction_714_MIC.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt01Ssdt/Peripheral_1316_SPK1.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt01Ssdt/Peripheral_1316_SPK2.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt01Ssdt/Peripheral_711.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt01Ssdt/Peripheral_714.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt01Ssdt/SndwDevTopologySt01Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt01Ssdt/AudioFunction_1316_SPK1.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt01Ssdt/AudioFunction_1316_SPK2.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt01Ssdt/AudioFunction_711_UAJ.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt01Ssdt/AudioFunction_714_MIC.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt01Ssdt/Peripheral_1316_SPK1.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt01Ssdt/Peripheral_1316_SPK2.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt01Ssdt/Peripheral_711.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt01Ssdt/Peripheral_714.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt01Ssdt/SndwDevTopologySt01Ssdt.asl

================================================================================ 
Commit: a3cc21f8f973323aa9ef064abc8d4e6ebe2fb0d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:20:13 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4102_00

Hsd-es-id: N/A"
Original commit date: Tue Mar 5 02:29:01 2024 -0800
Original commit hash: 603cc5bccc92a0c0a73f4479bdb1685ce6f5e61c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 63631ba974f5eb1a12ca0230b77cc3a0ffac5a6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:20:09 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.8.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Mar 5 02:11:20 2024 -0800
Original commit hash: 6037d71012579d8da7b9d4d72803ad348a6be35f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 064c9994e349ab121e77346995a1550d296ed54c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:20:04 2024 +0530 
-------------------------------------------------------------------------------- 
Changes required for EDK2Rebase to stable tag-202305

[Issue Description]
Build error while rebasing EDK2

[Resolution]
Uefi Cpu library is removed and
IS_ALIGNED macro is defined in EDK2
Package/Module:

[Impacted Platform]
MTL

Hsd-es-id: NA
Original commit date: Thu Feb 29 21:39:25 2024 +0530
Change-Id: If131becf8232191ae5ce07b1327d265e0038b290
Original commit hash: 3cad939fef6990298434232123ffb80630c13991

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
MeteorLakeBoardPkg/Include/PlatformBoardConfig.h

================================================================================ 
Commit: f5ca39b885b7bc9c2e009a5f762489d3be7c136b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:20:00 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4101_01

Hsd-es-id: N/A"
Original commit date: Mon Mar 4 20:31:26 2024 -0800
Original commit hash: 947a69db4695799db4587df35915a3254d434241

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: db7f4b70de74eaf8fbd6544b23c7768e7d5bcb5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:19:56 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Hide/Remove the P2P option for PCH ports

[Feature Description]
Hide PeerEnableMemoryWrite option for PCH ports

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 14021701293
Original commit date: Fri Mar 1 02:54:07 2024 +0530
Change-Id: Iba20620d35863502ca793b9583b4cdd83342a4e5
Original commit hash: 2a0f3407e9d34a4f940ae7c0437653e8a157302e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: 11bcb4b4c916e0b4ef39890ba1f58287619fd870 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:19:52 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4101_00

Hsd-es-id: N/A"
Original commit date: Mon Mar 4 17:46:25 2024 +0000
Original commit hash: 88cbd57ea194054b10426b9ce9bfadb4cacd9578

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: bac24fa878844edc3e0a10ae528d110b25e6cb71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:19:49 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] BIOS code update for new VR Spec WW07_24

[Feature Description]
BIOS code update for new VR Spec WW07_24

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu

[Impacted Platform]
ARL

Hsd-es-id: 15015560687
Original commit date: Mon Mar 4 01:32:11 2024 +0800
Change-Id: Ic4e3e28b993f638b26c0bd23c1f4b688e9548f3c
Original commit hash: f306643b5ded8b867083c81b6e8f0ab695f15e08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: bb88de7e6466a64e1766630f6c47e6df333e3152 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:19:45 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Exposing the customer or vendor name in the source code

[Issue Description]
Exposing the customer or vendor name in the source code. The guid
gMsftGlobalVariableGuid has customer name in it.

[Resolution]
Change customer name in gMsftGlobalVariableGuid to OsVendor.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16023396730
Original commit date: Mon Feb 26 18:42:09 2024 +0530
Change-Id: I875d868ca790b2512deb706e6ef078bdd88b25a5
Original commit hash: 585a14a7cc8e115c31737f079408fe09c7c5e1da

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformBiosUpdateHookLib/PlatformBiosUpdateHookLib.c
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformBiosUpdateHookLib/PlatformBiosUpdateHookLib.inf
MeteorLakePlatSamplePkg/Features/OfflineCrashDump/Dxe/OfflineCrashDumpDxe.c
MeteorLakePlatSamplePkg/Features/OfflineCrashDump/Dxe/OfflineCrashDumpDxe.inf
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
MeteorLakePlatSamplePkg/Include/CustomOptionControl.h
MeteorLakePlatSamplePkg/Include/Guid/CpuContext.h
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 9ae79ca477a52a47857746f67cb2a3817fee2fd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:19:41 2024 +0530 
-------------------------------------------------------------------------------- 
PCD value mismatch between FSP inside and outside

[Issue Description]
PCD value mismatch between FSP inside and outside.

[Resolution]
Change PCD section to PcdsDynamicEx.

Package/Module: OneSiliconPkg/Product/MeteorLake

[Impacted Platform]
ALL.

Hsd-es-id: 15015542435
Original commit date: Thu Feb 29 11:20:13 2024 +0800
Change-Id: I5137bf211f4e0f3111e8218dbd638150ef5baecd
Original commit hash: c0cfe5bc0b27a9b993427d74540204d008d107bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: f8b894c57d36f4a3f65d289b8ef147f3d6f198e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:19:36 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Fix BIOS logs showing VR Failures

[Issue Description]
ARL VR topology structure is defined incorrectly, which results in
incorrect GT VR address.

[Resolution]
Update ARL VR topology structure to make it consistent with MTL.

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator
MeteorLakePlatSamplePkg/Setup/

[Impacted Platform]
ARL

Hsd-es-id: 22019549111
Original commit date: Fri Mar 1 19:59:53 2024 +0800
Change-Id: I0951d883184ae6ff1802ece49a0b9550ac5575c3
Original commit hash: 1258d927b96a0fc18f76b0d18832c1f21b7e6167

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
MeteorLakePlatSamplePkg/Setup/CpuSetup.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: b58a6980f15d27c7844536e1a5bdb06760872fa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:19:32 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4100_00

Hsd-es-id: N/A"
Original commit date: Sun Mar 3 20:31:54 2024 -0800
Original commit hash: cf02e586700d9c7d0192c0ed55d7a5c49acb98cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d9e4d3c51848dd10f0ec8eba957a84dbc72edf98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:19:28 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4096_00

Hsd-es-id: N/A"
Original commit date: Sat Mar 2 20:31:10 2024 -0800
Original commit hash: d5654a5707927aefcd91b8e9f5e82b73f872cd28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 19e7876b75975f329d50eaaafe96e9b1036ff0f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:19:25 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4095_00

Hsd-es-id: N/A"
Original commit date: Fri Mar 1 20:31:03 2024 -0800
Original commit hash: 1eb84f89bc82ea8e120e41223907f7a2065155cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 216ee1c5fba938f6fe0ace0047c1f7bd9edc9897 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:19:20 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4094_00

Hsd-es-id: N/A"
Original commit date: Thu Feb 29 20:31:58 2024 -0800
Original commit hash: e49acacc4bbd077628eb4875cc75c14c1d4327d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e57a947b415a8b28e8727fed2b82d43d621e9760 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:19:15 2024 +0530 
-------------------------------------------------------------------------------- 
Change menu string for memory overclocking

[Feature Description]
The memory overclocking menu string need be
Memory Overclocking Menu.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL OC.

Hsd-es-id: 15015543529
Original commit date: Thu Feb 29 08:50:53 2024 +0800
Change-Id: I7446de12fd7e0f166d9ae72bde7864dde2129da0
Original commit hash: 48b1da22cbf63dfbe356ed5521940ed993c7ae72

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 113c873569a4db1d96f1f3906b847cd3c16a4f78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:19:10 2024 +0530 
-------------------------------------------------------------------------------- 
SPI BC.LE lock for MTL

[Feature Description]
BIOS must enable the BIOS Lock Enable (BC.LE) feature of the PCH by
setting SPI PCI offset DCh[1] = 1b for SPI after enabling the EISS
feature of the PCH (i.e. setting SPI PCI offset DCh[5] = 1b)
and before BIOS_DONE.
Lock applied based on policy. Lock added to bootscript.

Package/Module:
OneSiliconPkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18037044181
Original commit date: Fri Feb 23 15:08:00 2024 +0100
Change-Id: I006a6da0f76b1b35f91c507166d26e158cde10e1
Original commit hash: 2e20ce8f40871a20db666b4d932f7673b4a48a4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInit.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxeFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInit.c
ClientOneSiliconPkg/Include/Register/EspiRegs.h
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/Library/DxeEspiPrivateLib.h
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/DxeEspiPrivateLib/DxeEspiPrivateLib.c
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Library/SpiInitLib.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Register/SpiRegs.h
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/SpiInitLib/SpiInitLib.c

================================================================================ 
Commit: 931d4d8088bf5e84f025d860c1e85cd1ea5414db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:19:05 2024 +0530 
-------------------------------------------------------------------------------- 
Update in Priority MSR for RP feature

[Issue Description]
In the ACPI CPC object in the SSDT table:
MSR-0xC8F CLOS width is not correct

[Resolution]
FOR MSR-0XC8F:
Updated width for CLOS in ACPI CCP Object

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 16023404708
Original commit date: Tue Feb 27 12:27:23 2024 +0530
Change-Id: Idade3e2c0a58c4bf776efff58466295ea3de7dcf
Original commit hash: 014b76da232d8ab2ce1aaa73c4abafbd69434c4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Hwp.asl

================================================================================ 
Commit: 23b80a7ada62dc12dc757d6f3caa85adebf5da03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:18:59 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4093_00

Hsd-es-id: N/A"
Original commit date: Wed Feb 28 20:31:38 2024 -0800
Original commit hash: bd6b41b20abd7d7959491a002abd72e0c2d12983

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 00f4e9410abccf2f586775b2db3280b4533a17ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:18:49 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4092_01

Hsd-es-id: N/A"
Original commit date: Tue Feb 27 20:31:05 2024 -0800
Original commit hash: 35e05259b30c5d2bb471eecb88757de1bdb98181

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 26d7507c428d494b61504035237ffa36d9dd734d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:18:33 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4092_00

Hsd-es-id: N/A"
Original commit date: Tue Feb 27 12:06:51 2024 -0800
Original commit hash: c70a6d643d41af466c74aa8864eb72f3bb112a38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: cc0863bb90b79305e98ff4b6de2a719d70795c83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:18:23 2024 +0530 
-------------------------------------------------------------------------------- 
Wrong Gbe Version is Reflecting in CSME MEInfo Tool.

[Issue Description]
GBE version byte ws getting changed due to wrong size.

[Resolution]
The MAC address size is 3 words i.e 6bytes, but the current
implementation considered the address size to be 6words.
Because of which apart from MAC address, unnecessary bytes were
also getting changed. Now the MAC address size if made to 3 words
which updates only first 6 bytes in the GBE region.
Making sure to be on bank1 before updating the mac to GBE region.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-H, MTL-S, ARL-H

Hsd-es-id: 16022701633
Original commit date: Mon Feb 26 11:19:27 2024 +0530
Change-Id: Idcf2e676bd8403ba0b534dc32f99e413a7fdfad4
Original commit hash: 885009ed859c2d4ee8e46e8e7b909f59d8249a34

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateInit.c

================================================================================ 
Commit: 220c23e8e15c8449d0f2b970127454f1af76599c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:18:19 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] X2APIC_OPT_OUT flag should become the inverse of X2APIC config

[Feature Description]
X2APIC_OPT_OUT flag should automatically become the inverse of X2APIC
enabled/disabled configuration.

Package/Module:
ClientOneSiliconPkg/Product/MeteorLake/PeiPolicyOverrideLib
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ARL

Hsd-es-id: 15015328848
Original commit date: Thu Feb 22 10:35:08 2024 +0800
Change-Id: I63f0bf9ea5c334b619b53dc4692f9955dc6e5eb1
Original commit hash: 4d356de422799a1103d21c32742873072d8ec000

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.c
MeteorLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: acf52f24eba1912bd9562cc4b0b74065cdd8e9b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:18:17 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-Hx][A2] Klog failure is observed after running all batch FWTS

[Issue Description]
Klog failure is observed after running all batch
Firmware test suite (FWTS).

[Resolution]
RPN0 is declared in SSDT for dTBT so when SSDT is not loaded,
RPN0 int object will not be found.
Add reference check for RPN0.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ARL-Hx.

Hsd-es-id: 16023258535
Original commit date: Fri Feb 23 15:58:22 2024 +0800
Change-Id: I0469a278bb4c124c7c300448cccf52ef3d18029b
Original commit hash: c1aa5fff919380b3d332f81cc70e253eabf55a9e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlSbgaErb.asl

================================================================================ 
Commit: ab5345806e8be15e58185e3ca259ec92c2ecd25b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:18:14 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4091_01

Hsd-es-id: N/A"
Original commit date: Mon Feb 26 20:31:59 2024 -0800
Original commit hash: e981097780b15b368fdceeb1cad1ecd41d40c725

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d138f553992ed949c10376c7c5cd4eee9a90f5ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:18:12 2024 +0530 
-------------------------------------------------------------------------------- 
[ARLS] 8k not coming up on the retimer-less port after S5 cycling

[Issue Description]
Type-C display is not enumerating on retimer-less TCP port.

[Resolution]
There's two function config in same config register. Config register
will be locked after one of functions is configured.
Remove locking register process in each config procedure because
this config register will be locked at end of pei notify.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL/ARL all.

Hsd-es-id: 16023139956
Original commit date: Tue Feb 20 16:07:24 2024 +0800
Change-Id: I0848cacdad62f75c4f4a6186235be79194f3d77a
Original commit hash: 3f26c40ea81ac6645c6a5143e8e484b0c1ec3b88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 5ec8d70680de77f627e05a344b6a29e9b11f9205 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:18:10 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4091_00

Hsd-es-id: N/A"
Original commit date: Mon Feb 26 05:42:27 2024 -0800
Original commit hash: 09156fae4a68f5f4fcc58e846b6f2f4ca0b26241

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ba6c1f9043475f6c9e99759b83c675d4e72d7bd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:18:08 2024 +0530 
-------------------------------------------------------------------------------- 
Remove ASLE interrupt code from Gfx ACPI.

[Issue Description]
BIOS should avoid setting ASLE interrupt bit for
Igfx as it is not more valid and not used by Gfx driver.
It caused a side effect by not restoring SRIOV PCIe register
during warm or cold reset.

[Resolution]
Remove IGFX ASLE interrupt bit programming from BIOS.

Package/Module: IpBlock/Graphics

[Impacted Platform]
ALL

Hsd-es-id: 22019502610
Original commit date: Wed Feb 21 15:50:57 2024 +0530
Change-Id: I27b60c7ef8175826f5fb0d55e3e1786cf7ce5fc9
Original commit hash: 6c60842925717a6b3dcb530ecca61f49f5163314

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxCommon.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxOpRn.asl

================================================================================ 
Commit: aa99242b7b8b0cf4f3e0362c9145b2e121644c3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:18:06 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Update Enable 8254 clock Gate and Tcc Activation Offset knob help string

[Issue Description]
Observing spelling mistake in help string of BIOS Knob
"Enable 8254 clock Gate" and "Tcc Activation Offset"

[Resolution]
updated the string of "Enable 8254 clock Gate" and
"Tcc Activation Offset" bios Knob

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL,ARL

Hsd-es-id: 16023392022, 16023393852
Original commit date: Mon Feb 26 17:26:15 2024 +0530
Change-Id: If382a56244748b429589b54004221475ca79a74e
Original commit hash: 5e2b33f66cff264522fd83dddeb72bab92635b44

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 4cc2dc23634e9f1990931fe2e142ea6b27dba41b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:18:03 2024 +0530 
-------------------------------------------------------------------------------- 
Requesting BIOS to program L1ss exit acceleration SCI enable bit to 0

[Feature Description]
Program L1SSESE to 0

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14021701264
Original commit date: Sat Feb 10 05:29:30 2024 +0530
Change-Id: I08f914743ecca2ddbdb630d9edc4e87558398a11
Original commit hash: df76e99a07ab714341f6402920cda41b12332451

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 77f970ba8f392240fd08440f8e479bf60adc651b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:18:01 2024 +0530 
-------------------------------------------------------------------------------- 
OfflineCrashDump help String is showing incorrectly in Bios setup page

[Issue Description]
OfflineCrashDump help String is showing incorrectly for
Enable OfflineCrashDump Support BIOS Knob

[Resolution]
Corrected the OfflineCrashDump help String

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL,ARL

Hsd-es-id: 16023350710
Original commit date: Fri Feb 23 11:14:11 2024 +0530
Change-Id: Ife48c05ce6c70bdb5407d1bee0358fb45b8a645a
Original commit hash: 60a3a595d883ad326db749ba9975dfa753b3dae0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 7b6ca7ebda3e929852b2e59048efc29bb0739f12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:59 2024 +0530 
-------------------------------------------------------------------------------- 
STR_WWAN_RESET_WORKAROUND_HELP is displaying incorrect string

[Issue Description]
STR_WWAN_RESET_WORKAROUND_HELP bios knob help string is
displaying incorrectly

[Resolution]
Corrected the STR_WWAN_RESET_WORKAROUND_HELP help String

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL,ARL

Hsd-es-id: 16023349603
Original commit date: Fri Feb 23 17:02:03 2024 +0530
Change-Id: I4c271672262b62ede2449418b0be7298d66ec34c
Original commit hash: 2360a5138026f8087b87f9d7ee28dae81973710a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 3916dc9aa5bc911c57c1d6cec810cc872020e095 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:57 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4090_00

Hsd-es-id: N/A"
Original commit date: Sun Feb 25 20:31:05 2024 -0800
Original commit hash: 67c32529c3e9ca804a800eef0555cf2b8d91634a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 55736a9b4b61ec10ff3c3daf5013b70ba1c2490a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:55 2024 +0530 
-------------------------------------------------------------------------------- 
SUT is hung at PC 10AD after downgrading BIOS standalone capsule

[Issue Description]
During the FW downgrading hang observed.
The hang is because the setup data has been removed. and in the
previous bios, those setup variable will be be reset to 0.
which leads to EnableAbove4GBMmio to 0 from setup. so in the older bios
MMIOs will be allocated below 4GB which will be out of resource.

[Resolution]
Add the EnableAbove4GBMmio option back to HFR file, suppress it so that
user will not have the option to disable it.
also remove the disable option for safer-side.

Package/Module: Hostbridge

[Impacted Platform]
ALL

Hsd-es-id: 16023372633
Original commit date: Fri Feb 23 15:24:56 2024 +0530
Change-Id: Ia473424605f56319d4a4ea68338b993ae6d2e397
Original commit hash: 238a9a242a44f9ae1dc5e3ecd00493ec552d1555

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 2d3e574295a74fd9bd5d0b17adbeaef0a0e0f779 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:53 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4086_00

Hsd-es-id: N/A"
Original commit date: Sat Feb 24 20:31:03 2024 -0800
Original commit hash: fb504a7977fe62f4afd76e6ba30333dd83d06444

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d60a3c83c33b57f70d07bab0c08efb3c9bc585c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:51 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL][MTL] Update the Help Text for DataOnActiveInterval and DataOnDelay

[Issue Description]
1. Help string should be modified for Data on Delay select
2. Help string should be modified for Data on Active Interval Select

[Resolution]
Updated the Help String and removed the extra option.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16023380043, 16023379684
Original commit date: Fri Feb 23 16:44:37 2024 +0530
Change-Id: I0a21a76918d6beca66da7f79bc8666ef5daf877a
Original commit hash: 6f716f847a1127eb85cc88b3ec14ead84c83f741

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: e1c644d298623c986276c58f4f9230090a73bf9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:48 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4085_00

Hsd-es-id: N/A"
Original commit date: Fri Feb 23 20:31:04 2024 -0800
Original commit hash: cf75e9b2b97c097ac138fc0be3984e668cdd12ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fbc286adb5cd1936e2b045e179576292ac6de9a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:46 2024 +0530 
-------------------------------------------------------------------------------- 
Update ARLH DDR5 dTBT retimer information

[Issue Description]
Lost the information of ARLH DDR5 dTBT retimer.

[Resolution]
Update DDR5 dTBT retimer configuration table and retimer number.

Package/Module:
BoardVpdPcdsInit

[Impacted Platform]
ALL.

Hsd-es-id: 16023348916
Original commit date: Wed Feb 21 15:15:47 2024 +0800
Change-Id: Ie9c04d4394e6b066c399a5225b54694234a5e082
Original commit hash: 084eb1403c91de9e1cde2ba52349871224bc1462

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc

================================================================================ 
Commit: 823ca4d06b3f8ac555c81be39421bc7630020ab1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:44 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4084_00

Hsd-es-id: N/A"
Original commit date: Thu Feb 22 20:31:06 2024 -0800
Original commit hash: 096d86fb52c9970f62d9782adcc3fd04fd4cf10c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1268a9b9f0cd4163aafc9e893a571ed5771cd72c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:42 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] PCIe PTM Pipe Stage Delay update as per BWG.

[Issue Description]
PCIe PTM Pipe Stage Delay programming implements
incorrect values for PTMPSDCx registers.

[Resolution]
Update programming with the newest recipe.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18036949434
Original commit date: Wed Feb 14 10:23:03 2024 +0100
Change-Id: I4f59d0e1355efc377bec7670eca4bef13acd19b5
Original commit hash: 3f24015851c15429eee1bcea5d7ea195b384843e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c

================================================================================ 
Commit: f801a687c4d3e0627a01a6f9e866233574cf94d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:40 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4083_02

Hsd-es-id: N/A"
Original commit date: Wed Feb 21 20:32:39 2024 -0800
Original commit hash: f2f83cc1b0f16b09efb77e0f99b21b612bd042f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0b051176b90662729abba6173a881b4d18cbb6d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:38 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4083_01

Hsd-es-id: N/A"
Original commit date: Wed Feb 21 07:30:57 2024 -0800
Original commit hash: cb4d9547332a12970516ee953417985bb8a86a98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c0dfb51ba365c463965a42f2d54ba555cda15880 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:36 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4083_00

Hsd-es-id: N/A"
Original commit date: Wed Feb 21 04:32:01 2024 +0000
Original commit hash: f8dd5a867fa149fbaf2555166e23e40bcefa9061

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 73355d1a0c92ef80db27bba1147866db10440b43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:34 2024 +0530 
-------------------------------------------------------------------------------- 
BIOS shall write MAC into NIC registers after updating into the NVM.

[Issue Description]
When bios is updating MAC from PSS chip AMT is failing.

[Resolution]
Update Gbe MMIO region of MAC to get MAC updated for ME/AMT.

Package/Module: PlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15015379535
Original commit date: Tue Feb 13 10:23:15 2024 +0530
Change-Id: I446bb08b3135ef9178f0c7a55746cf9453f14569
Original commit hash: bd2f0d461466b8b56ea573b1446158019ca2705b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdate.inf
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateDefines.h
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateInit.c

================================================================================ 
Commit: 1ff13fdd13a958e116c710604029e019dc0c8d85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:32 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] AMT_013 failed on compare FRU result

[Issue Description]
The FRU table doesn't change after plugging PCIE card
on the PCH PCIE slot.
BIOS can only get the maximum bus number from PCI bridge SecondaryBus
on SOC, the SecondaryBus on discrete PCH is not parsed.

[Resolution]
BIOS should get all PciRootBridgeIo instances to parse
all PCI Root Bridge devices.

Package/Module:
ClientOneSiliconPkg/IpBlock/Me

[Impacted Platform]
ALL

Hsd-es-id: 15015279725
Original commit date: Tue Feb 6 17:16:06 2024 +0800
Change-Id: Iaa57017f58c24eeaefaef3b6c29c5cd30a50879e
Original commit hash: b294f446db968fbde207e17f39d232794f42f2bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/Inventory.c

================================================================================ 
Commit: a865a9970cdbc207721697bcf0600a2469136d6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:29 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4082_00

Hsd-es-id: N/A"
Original commit date: Tue Feb 20 04:33:28 2024 +0000
Original commit hash: 96ba95ff21f755d58170a329129fceb06291b721

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ef46c0468179dfd860370fb43002ce0a29f4fc8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:27 2024 +0530 
-------------------------------------------------------------------------------- 
Set MPC.FCDL1E bit for TBT root port

[Feature Description]
MPC.FCDL1E bit should be programmed for TBT
root port. This is helpful for S0ix entry
when connecting specific TBT dock.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15015469192
Original commit date: Fri Feb 9 17:08:05 2024 +0800
Change-Id: I002474fd9d9b30e797e5c85338cfe7b098d5ee03
Original commit hash: cd132a70343a1858143d18280499f59bbc4c12af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: 8c2c16f6d2d51677470f5257b972910d215f81c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:25 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Correct the VpdPcdCpuUsb3OcMap for DDR5 BOM2

[Issue Description]
The VpdPcdCpuUsb3OcMap for DDR5 BOM2 is incorrect.
This caused HDMI/DP hotplug not working.

[Resolution]
Correct the VpdPcdCpuUsb3OcMap for DDR5 BOM2

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15015403754
Original commit date: Fri Feb 16 11:20:20 2024 +0800
Change-Id: I988d0b7dbb941ae829fc547970fe1f9a6f515f76
Original commit hash: e0fb862ec88a486fdff608e176718f35cf52d373

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvpBomSku.dsc

================================================================================ 
Commit: a810c2efb34857a352c80f29ddee94a7bcb898d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:23 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL][MTL]PcdFastBootEnable is not set properly

[Issue Description]
"Start Boot Option Menu Control" knob is printed twice with same naming
under Boot Maintenance Manager menu.

[Resolution]
PcdFastBootEnable should read the correct offset 0x1 from Setup Data

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15015458614
Original commit date: Fri Feb 16 15:51:38 2024 +0530
Change-Id: I3927a6c6dd8efd39522f3b82a324670e28a46ef4
Original commit hash: 4189a8a39f1ad014da62357a306826d277f034ee

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: c7df5c39357c98c83de301f53d2c54d491810994 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:21 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4080_00

Hsd-es-id: N/A"
Original commit date: Sun Feb 18 20:31:08 2024 -0800
Original commit hash: 0fa6b2565050eac1ace8e8b067f69fd08852bb33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 02248f326a5308eaca9f386b9c6ddcae2b50f947 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:19 2024 +0530 
-------------------------------------------------------------------------------- 
VR Spec Update for WW07_24.

[Feature Description]
Update in VR spec for WW07_27:
Changed Iccmax.raw value =100

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 15015438169
Original commit date: Thu Feb 15 22:09:09 2024 +0530
Change-Id: I0f09948e1acfe451d17d9baa23e42ba05520e3d2
Original commit hash: 130105dc2eca4d0e7008c07cc73c3aafaac5a7b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 99265d6fe2993821a18f860e1377b81076dfb087 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:17 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4076_00

Hsd-es-id: N/A"
Original commit date: Sat Feb 17 20:31:11 2024 -0800
Original commit hash: 437397d9a52aeff88b768f4cf8083c51e0ceb1fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0bcc67ea11cf325a93d1390db8c34afb617bcbb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:15 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4075_00

Hsd-es-id: N/A"
Original commit date: Fri Feb 16 20:31:10 2024 -0800
Original commit hash: 52cfb069e1a273a48696c19bb0c3841632f8a68e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 58e424b366de2ad1fb051e7afa4d17d6af98b114 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:13 2024 +0530 
-------------------------------------------------------------------------------- 
BTP (Battery Trip Point) Events in Modern Standby

[Issue Description]
Battery Trip Point status is not added for MTL CPU

[Resolution]
Battery Trip status add for MTL CPU

Package/Module:
MeteorLakeBoardPkg/EcInit

[Impacted Platform]
MTL

Hsd-es-id: 15015412156
Original commit date: Wed Feb 14 12:38:44 2024 +0530
Change-Id: I47d986bd97a1a7ce19bafec7906817a18a20941a
Original commit hash: 486e2156d0e45bb68e66d438901732ddcb1b8300

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c

================================================================================ 
Commit: 8498df4f848e79b49ba9282228efece6fb8c31d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:11 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4074_00

Hsd-es-id: N/A"
Original commit date: Thu Feb 15 20:31:08 2024 -0800
Original commit hash: 819212667a5088e2b538106c03dee701bd1ca768

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0283f246034b0cebe2e8a9ca9fb4da1006dc182e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:09 2024 +0530 
-------------------------------------------------------------------------------- 
Storage setup option

[Issue Description]
Bios menu path was added as
Intel Advanced->ACPI setting
->PEP PCIe Storage

[Resolution]
Changed the bios menu path
Intel Advanced->ACPI setting
PEP Constraints Configuration
->PEP PCIe Storage

Package/Module:PlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15015430537
Original commit date: Thu Feb 15 12:45:18 2024 -0800
Change-Id: I5bff5af8bc1765e93990da2ff96847946fb9cdc8
Original commit hash: 95fd32661c2c0d914df01b9f6ce05f8f085f8fdc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: 335ea67997fa331ac732d4689d9bdedcad1194b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:06 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H] 3.5jack on RVP is not enumerating with the default SSID

[Issue Description]
For ARL H DTBT board SSID is not set to POR value
.
[Resolution]
Added patch table entry for ARL H DTBT board to update default SSID
to POR value.

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
H

Hsd-es-id: 22019479925
Original commit date: Thu Feb 15 00:22:14 2024 +0530
Change-Id: I8b3130b0b203bf6d86119140ee911d03bb99762a
Original commit hash: fa0e305ad5e4caefbf2013000048278187d9d986

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakeHRvpBoardConfigPatchTable.h

================================================================================ 
Commit: a52ed56e72000fcce93dd77c513ef7cb717cba64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:03 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4073_02

Hsd-es-id: N/A"
Original commit date: Wed Feb 14 20:32:50 2024 -0800
Original commit hash: aefb891b737f3b43a9afea073f121adb26ac963f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 069a69aab8bfab0d231cd9019bcf238f13aec821 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:17:00 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O][PCH] Reserve PCIe Cfg Space after PLDR

[Feature Description]
Left 4 registers only (0x18C,0x198,0x19C,0x2B4).

Package/Module: MeteorlakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15015254318
Original commit date: Wed Sep 6 11:38:09 2023 +0800
Change-Id: Ib4975e105d725832086276a1777956e9447b477f
Original commit hash: b574c488d8d84cef2c16629451bfee5397db0386

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.h
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: dbf103f3690c9d2df9f15dabea0762dcfbd3d750 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:58 2024 +0530 
-------------------------------------------------------------------------------- 
Help Menu strings missing in some PEP knobs.

[Issue Description]
BIOS message is not displaying for PEP PCIe WLAN,
PEP PCIe GFX & PEP PCIe Other

[Resolution]
Double quote (") was missing

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15015377124
Original commit date: Tue Feb 13 10:22:54 2024 -0800
Change-Id: Ifad5fcd07703f387abac3a69be3e0fbed6f05ddc
Original commit hash: 1470fb72756a5b7fbb77f9ba6b50b894a34c6f2f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: 702ad530ba22ee232a11c70489e5d43ad162d209 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:56 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4073_01

Hsd-es-id: N/A"
Original commit date: Wed Feb 14 11:18:34 2024 -0800
Original commit hash: e12ea67790172151b9acf728ec521069b18bca41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8b265bbe30acf8f9a80c6958e652f960635b8810 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:53 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4073_00

Hsd-es-id: N/A"
Original commit date: Wed Feb 14 02:47:32 2024 -0800
Original commit hash: 35e3918d0a6a4b53858f66f8b7ee262c0e5d1073

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b0e209bc6ceb0bcf8790d4adc27fe0b3be734a8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:51 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Drop THC Base IPTS driver for next platform

[Feature Description]
Based on platform check will enable THC Mode, For certain platforms
THC mode will be limited.

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15015291226
Original commit date: Tue Feb 6 15:19:10 2024 +0530
Change-Id: Iccb6b97d2987661be412e86b3a783a49562c7614
Original commit hash: 61e61de81702844eb59c9bce07b85c97d276902b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Setup/PchSetup.c
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/PchThcController.hfr
MeteorLakePlatSamplePkg/Setup/PchThcStringPool.hfr

================================================================================ 
Commit: 1b634da193c02f010225df5ffe84e8bd8cb3dec0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:49 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4072_00

Hsd-es-id: N/A"
Original commit date: Tue Feb 13 20:31:05 2024 -0800
Original commit hash: e0783a4031ddace21fc99feb4e5bf208bdc20aac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a31452c549851814ffc0f4490b10e268ceb0de5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:47 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4071_00

Hsd-es-id: N/A"
Original commit date: Mon Feb 12 20:31:13 2024 -0800
Original commit hash: f24b9854b0efa3135e5bc222c7404932d90e3892

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5da808c14295c2e7f65ae9b06e5042d72498ea18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:45 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] Incorrect Soundwire controller configuration when Multilane enabled

[Issue Description]
Unable to enumerate soundwire codec at SNDW#0, when enabled
soundwire multilane (3 lanes or 4 lanes) in BIOS UI.

[Resolution]
BIOS code have to set a sndw lane mask that indicates how many
lanes shall be used for each of the sndw links.

Package/Module:
ClientOneSiliconPkg/Fru/MtlPch
ClientOneSiliconPkg/Fru/MtlSoc
MeteorLakePlatSamplePkg/Setup
ClientOneSiliconPkg/IpBlock/

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18036681081
Original commit date: Thu Feb 1 11:55:02 2024 +0100
Change-Id: Ia0d08b72a21a333459d1d7ffd14375b33985524e
Original commit hash: 3e5d553f7275d890b8839bbd78ee278df8274bc7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchHda.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchNvs.asl
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchNvsAreaDef.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocHda.asl
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocHobs.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaSoundWireCtrl.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 8d901c760b441828f7d2d8ade6ba36e2fa49fdb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:42 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4070_00

Hsd-es-id: N/A"
Original commit date: Sun Feb 11 20:31:15 2024 -0800
Original commit hash: bb397bed170df80d1570d2b5cb6d307205c1d4af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7ab04f449209c06a0656dcda290c829565b3c0e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:40 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4066_00

Hsd-es-id: N/A"
Original commit date: Sat Feb 10 20:31:05 2024 -0800
Original commit hash: 2a0600c31b4944ea3a8195a6d666d8a84fc27cd0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ca7c0129ad11edd33bca171f72cf4fba6c753867 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:38 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4065_00

Hsd-es-id: N/A"
Original commit date: Fri Feb 9 20:31:09 2024 -0800
Original commit hash: a92126ffe532de3174219bfeb5c9398fdf9258f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 889bbb0823a79b01692884a5e2236bd7cc3a1e89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:36 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Set Sdi1 line to disabled by default

[Issue Description]
By default Disabling the SDI1 settings from the BIOS
as its not being used for any of the Codec.
Having it enabled without any codec connected can potentially lead
to other problems related to incorrect codec detection or
unnecessary traffic generation by the driver.

[Resolution]
Change default setting of SDI1 line in BIOS setup.

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL-S, ARL

Hsd-es-id: 15015317175
Original commit date: Thu Feb 8 10:01:53 2024 +0100
Change-Id: I26f66917e1c00bf2e17d84ac0aa69029bc96565a
Original commit hash: 39b313cb679e1634c82fb621bce9daf836601cc5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: e2af6bb332ad71152068d839aa08686c8b227400 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:34 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H][ARL-U] Remove Close Lid WoV LED Lighting Support

[Issue Description]
Close Lid WoV LED Lighting feature is not required

[Resolution]
Reverted the Close Lid WoV LED Lighting Support changes

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15015148906
Original commit date: Mon Jan 22 16:00:21 2024 +0530
Change-Id: I1ce470b1e05f3ab8ff553e259e2a85d29ced92e9
Original commit hash: 939fef5d163fb9c69f1946733b2aed5e46b726cf

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/ClosedLidWoVLed.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDdr5SODimmRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDdr5SODimmRvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5CammRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT4RvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdArlHDdr5SODimmErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdArlHDdr5SODimmPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsPpvBoardConfigPatchTable.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/Setup.uni

================================================================================ 
Commit: ee47560afccbe0e352adc5c92a453de24895a93f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:31 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4064_00

Hsd-es-id: N/A"
Original commit date: Thu Feb 8 20:31:12 2024 -0800
Original commit hash: 123600f1b034f9ae11f78661afe559af7a9725ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 607aadef3d1b87901d6672dda9205956e0dd962b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:28 2024 +0530 
-------------------------------------------------------------------------------- 
Remove above 4GB MMIO BIOS Assignment

[Feature Description]
Remove "Above 4GB MMIO BIOS Assignment" in BIOS setup menu
for MTL/ARL platform

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16023214561
Original commit date: Wed Jan 31 15:03:34 2024 +0530
Change-Id: If4779c4274128cd5094e401eab4da83c8229b96a
Original commit hash: b76417aff5a1c4007b73c5d0659634935ef616ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PciHostBridgeLibIoc/PciHostBridgeLibIoc.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PciHostBridgeLibIoc/PciHostBridgeLibIoc.inf
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiMmioAssignmentLib/PeiMmioAssignmentLib.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiMmioAssignmentLib/PeiMmioAssignmentLib.inf
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugS.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 81c35bcedc00c23b9b7f977356f2c8d956e50117 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:26 2024 +0530 
-------------------------------------------------------------------------------- 
ARL-S AEP fab B BIOS support

[Feature Description]
Update to mapping on USB lanes

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ARL S

Hsd-es-id: 16023169535
Original commit date: Mon Feb 5 12:00:37 2024 +0530
Change-Id: I7a568483243d3b03bb3dac325a10b7d1018caafe
Original commit hash: 40fdada32f605af31b837227514f8fc5f83a4f15

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlSDdr5SODimm2DpcAep.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DAep.dsc

================================================================================ 
Commit: 86f42a556184748881093009af04df8c11d30bca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:24 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4063_00

Hsd-es-id: N/A"
Original commit date: Wed Feb 7 22:51:03 2024 -0800
Original commit hash: 372a87897a9d90ef806371b1cf0b3065f5f82f43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c230e1fe1111a30f810db38825aa057afbd2e0da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:22 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4062_00

Hsd-es-id: N/A"
Original commit date: Tue Feb 6 20:31:12 2024 -0800
Original commit hash: 097e8dd6e61ab99317cd2f66688f865a6699b8ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3ed295ff3107dede22d9d3f9044877c3827ad9ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:20 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] SPI DMA BIOS Res Top-Swap Support

[Issue Description]
SUT hang at PC-D055 after updating NIST Resiliency (BIOS / NIST)
corrupted Capsules.

[Resolution]
During resiliency test, BIOS recovery mechanism is invoked. Which
requires the older FV to be copied from FSP-S using Top-swap. This
happens transparently when FV copy uses SPI Controller. The Top-Swap
functionality doesn't exist for SPI DMA, which is used to copy FVs.
Hence, we observe the failure during resiliency. To avoid this, we will
use SPI controller instead of SPI-DMA when Top-Swap mode is detected.

Package/Module: ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib

[Impacted Platform]
S

Hsd-es-id: 16023251621
Original commit date: Wed Jan 31 20:40:36 2024 -0800
Change-Id: I37dcf2fc891e0e977c583f71a9c786bf4184a5a4
Original commit hash: bddaccdd68c9e0e23218d50225f5a9348fc9a63c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib/PeiSpiDma.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib/PeiSpiDmaLib.inf

================================================================================ 
Commit: 2dc6b5cecb775e2f931a3d53a668d51e488f5a55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:17 2024 +0530 
-------------------------------------------------------------------------------- 
DMI BWG 2.24 changes for DECCTL.

[Feature Description]
DMI BWG 2.24 changes for DECCTL.

Package/Module: Dmi

[Impacted Platform]
All

Hsd-es-id: 16023237825
Original commit date: Fri Nov 24 10:29:59 2023 +0530
Change-Id: I0354e8ca6bfc4c00d73cfa131c126a3887177064
Original commit hash: a3f4870feec428ec221ff8fb5ab65749703641f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c

================================================================================ 
Commit: 7fd0db67c3629a2fdd711a8c9af33ca2c7cc6dbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:15 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Remove WA that uses P0 Ratio instead of P1 for ACPI _CPC method

[Feature Description]
Windows OS expects NominalPerformance >= ReferencePerformance / 2.55
NominalPerformance = MAILBOX_BIOS_CMD_DFX.DATA[15:8] * IpcScaling[i]
ReferencePerformance = MaxNonTurboRatio * IpcScaling[i]

So when the condition check fails, P0 ratio was used instead of P1.
Because the latest Windows has removed above expectation, the WA is no
longer needed.

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu

[Impacted Platform]
ARL-U/H/Z0, ARL-S/Hx

Hsd-es-id: 15015297410, 22019425834
Original commit date: Fri Dec 1 15:04:54 2023 +0800
Change-Id: Ib2affcf29df3e759dace0622db884bf2cb648be0
Original commit hash: ec3768bb1ec3b4948c18b199b591fe31002b05b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 81588feec79a3f3da8e5bd25bceb250497674080 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:13 2024 +0530 
-------------------------------------------------------------------------------- 
[NEX] Update Everest code

[Feature Description]
Update/Fix Everest code

Package/Module:Everest

[Impacted Platform]
MTL

Hsd-es-id: 15014048020
Original commit date: Wed Aug 16 17:48:21 2023 +0800
Change-Id: Ided80ab2625af730fe8748d35de81c77d010ace9
Original commit hash: 82324456bffba014c9c8eab9ce00eb4808b5ecfc

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/NhltFeaturePkg/LibraryPrivate/GetNhltConfigurationEfiVariableLib/GetNhltConfigurationEfiVariableLib.c
Features/Audio/NhltFeaturePkg/LibraryPrivate/GetNhltConfigurationPcdLib/GetNhltConfigurationPcdLib.c
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/EverestCodec8316.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: a9dd6ce325a6a59ef1de747aa0692a76ff6dd51d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:11 2024 +0530 
-------------------------------------------------------------------------------- 
[CAMERA] Disable flash device while Camera disabled.

[Feature Description]
Flash have dependence with camera, but flash will YB and
enumerated when camera disabled, Add _DEP on flash

Package/Module:
MeteorLakeBoardPkg/Acpi

[Impacted Platform]
U/H

Hsd-es-id: 15014948540
Original commit date: Wed Dec 20 04:22:26 2023 +0800
Change-Id: I48c2ada8ab074c8ff9a449e561fc0847e87e4169
Original commit hash: d0ded92b1534fe633e2a8989e45df674983f6f9d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 3c32c1ce3ec3c0aae728c6b5fb0a647545d8578c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:08 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4061_00

Hsd-es-id: N/A"
Original commit date: Mon Feb 5 20:31:53 2024 -0800
Original commit hash: d2a85a6313347f80b3e77d47034201e75fc0b259

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 159dd53a26b4630d38b3d0d0156c51ba4e349819 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:06 2024 +0530 
-------------------------------------------------------------------------------- 
Fix BIOS Setup shows incorrect CPU L2 cache size when using some CPUs

[Issue Description]
The L2 cache size of Atom CPUs displayed in BIOS Setup does not include
the size of SoC die.

[Resolution]
The L2 cache size of Atom CPUs displayed in BIOS Setup includes the size
of both C die and SoC die.

Package/Module:
ClientOneSiliconPkg/IpBlock/CpuInit
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15015258274
Original commit date: Mon Jan 15 22:12:26 2024 +0800
Change-Id: Iaf2d3675e537f7b25c073d48c42393b3dabf58b2
Original commit hash: d9d34171f94d85ea12b20ccf2e10d0832c65c488

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: cface07ef4900a5194d23f05efe3f07413f16782 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:04 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4060_00

Hsd-es-id: N/A"
Original commit date: Sun Feb 4 20:31:30 2024 -0800
Original commit hash: 893a0fab1c58f920cfa03c25384381da678cb18d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0c30ccce9b1bd957804fd218e6153a36e9c2d851 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:16:01 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4056_00

Hsd-es-id: N/A"
Original commit date: Sat Feb 3 20:31:11 2024 -0800
Original commit hash: a1e61c88bda23407fede4affa4813ececdbecefc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e8f816ffd8cb722e17bbf3ee8d511d8d479251b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:15:59 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4055_01

Hsd-es-id: N/A"
Original commit date: Fri Feb 2 20:31:07 2024 -0800
Original commit hash: abd303528fb28a24e10694066a25c476c8e41e6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 43175a073a5cd87afd6633be00779346e8910cd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:15:57 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4055_00

Hsd-es-id: N/A"
Original commit date: Fri Feb 2 07:06:00 2024 +0000
Original commit hash: bcc57aceef4105c7945ebe8772530003c04c94c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1b0ccf511a4a59131946f89145e9a1962e4da5ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:15:55 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4054_00

Hsd-es-id: N/A"
Original commit date: Thu Feb 1 20:31:43 2024 -0800
Original commit hash: a343f054aea2ddca9430cdad848abc1fb9adcf77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 19b1df8fbf886eaa665185bef6c2ce8c19698e8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:15:53 2024 +0530 
-------------------------------------------------------------------------------- 
GetMicrocodeRegion() returns a BOOLEAN not EFI_STATUS.

[Issue Description]
GetMicrocodeRegion() returns a BOOLEAN not EFI_STATUS

[Resolution]
Change the return value in FmpDeviceGetSize() to EFI_STATUS

Package/Module:
CapsuleFeaturePkg

[Impacted Platform]
ALL.

Hsd-es-id: 22019366812
Original commit date: Fri Jan 26 11:35:38 2024 +0800
Change-Id: Ic3151e23d38c1f7bbd735262f80b9f717687deaf
Original commit hash: 17e002c49eede82f2be5b31d3c55bf00bfc994d4

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c

================================================================================ 
Commit: e5d84f1ec015d82a9cb45dfa2238499239527b4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:15:50 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Remove deprecated RST options in VMD BIOS

[Feature Description]
Remove deprecated RST options from VMD BIOS setup menu

Package/Module:
BoardPkg, PlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 14021358513
Original commit date: Thu Jan 25 17:08:56 2024 -0800
Change-Id: I74726dcca76c3443c4bd84211c360cf4e8675929
Original commit hash: 86938a58c5c053fb3e7ec47524021e2ddb39b652

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 631d24ff06dc8e430a5bc7c8686b40d3481c0367 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:15:48 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O][PCH] SATA SSD Residency is not achieving in D3cold in RTD3 cold state

[Issue Description]
SATA SSD Residency is not achieving in D3 cold in RTD3 cold state

[Resolution]
Fixed bus number that was used for detecting SATA port presence which
exposed _PRx method as per port presence.

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 16021331831
Original commit date: Tue Jan 30 14:28:00 2024 -0800
Change-Id: Id7502890fb2cde4e98be39f8313a7958546a33bc
Original commit hash: b2add32e086587cbf73b238fad68325893a1cf1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c

================================================================================ 
Commit: 83eeb799d514ebbb03af20efd46b02d491b67ec8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:15:46 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4053_01

Hsd-es-id: N/A"
Original commit date: Wed Jan 31 20:31:45 2024 -0800
Original commit hash: 189d1c01c591757dfa9686a7b721a2f8c3d2ad54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8cb94b93521d2a36585d10d443d8b13d87c17fd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:15:44 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] BIOS support to enable CX11880 Audio codec

[Feature Description]
Add support for CX11880 verb table for Audio
Update DMIC0 policies for DMIC to work in SOC path

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ARL-H

Hsd-es-id: 16022347009
Original commit date: Tue Jan 23 15:45:50 2024 +0530
Change-Id: Ide4a2776e8145f99ec25d818403f8ccc3f9e7097
Original commit hash: 5044d58d8f55691b9e2ac86a8b9ecddefdaa4e4c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 84f03a8b7c076e9c3d8da0924e5dbfd763c92e33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:15:41 2024 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Tue Apr 9 21:53:03 2024 -0700
Original commit date: Tue Apr 9 21:53:03 2024 -0700
Original commit hash: 3c67d9d3f3417d0ee6855ee1d6710de8aed6524a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchHda.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchNvs.asl
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchNvsAreaDef.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocHda.asl
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocHobs.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/Include/MemInfoHob.h
ClientOneSiliconPkg/Include/Protocol/MemInfo.h
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaSoundWireCtrl.asl
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.nasm
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommonPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosserPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.h
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c
MeteorLakeBoardPkg/BiosId.env
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 7839377b8ca214e01e8fa690f49eb421328382b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:15:34 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_4053_84

Hsd-es-id: N/A"
Original commit date: Fri Mar 29 10:08:04 2024 -0700
Original commit hash: 3c2e7b7edabe2bfe908795a91ad91e2433d91e79

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d3cfcf95bbc02fe6378793dfb364a41ab859e239 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:15:28 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_4053_84

Hsd-es-id: N/A"
Original commit date: Fri Mar 29 10:08:04 2024 -0700
Original commit hash: 3c2e7b7edabe2bfe908795a91ad91e2433d91e79

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e6a391ab09efe1d93b20b8b718012b382e2e4b90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:15:24 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Virtual Keyboard touch is not displaying in BIOS screen

[Issue Description]
Touch is not working on EDP panel.

[Resolution]
changed SPI READ Max Packet Size to 64 bytes MPS
from 2048 bytes MPS.

Package/Module:
ClientOneSiliconPkg/IpBlock/Thc/

[Impacted Platform]
H

Hsd-es-id: 22019720640
Original commit date: Wed Mar 27 19:42:09 2024 +0530
Change-Id: I5ea5a1d9d30de54fb0fdfe294ada3a7a270c2016
Original commit hash: 1e196367bd4903c13fef90b85b93458e46b94f7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c

================================================================================ 
Commit: 27fab4670354c1d51cf257400ac048fb97827532 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 30 15:14:04 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_4053_83

Hsd-es-id: N/A"
Original commit date: Mon Mar 18 21:08:11 2024 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
