// Seed: 2093616561
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_1.id_1 = 0;
  output supply1 id_1;
  assign module_2.id_17 = "";
  assign id_1 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    output tri id_2
);
  assign id_1 = 1'b0 == (-1'b0);
  wire id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    output supply1 id_0
);
  wire  id_2;
  logic id_3;
  logic id_4;
  always_latch begin : LABEL_0
    id_4 = id_3;
    id_3[-1] <= 1;
  end
  module_0 modCall_1 (
      id_2,
      id_2
  );
  string
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24;
  assign id_10 = "";
  and primCall (id_0, id_4, id_2);
endmodule
