regdisc
=======

Trial RD code with v basic simulations
