INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/ExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionStorage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2458] undeclared symbol InsMemRW, assumed default net type wire [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sources_1/new/saExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin-advanced/project_1 Simulate/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
