# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../logic_analyzer.srcs/sources_1/imports/new/fsm.sv" --include "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/acf8/hdl"
sv xil_defaultlib  "../../../logic_analyzer.srcs/sim_1/new/tb_data_in.sv" --include "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/450f/hdl" --include "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/acf8/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
