[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ULN2003AN production of TEXAS INSTRUMENTS from the text:ULN200x, ULQ200x High-Voltage, High-Current Darlington Transistor Arrays\n1 Features\n•500-mA-Rated Collector Current (Single Output)\n•High-Voltage Outputs: 50 V\n•Output Clamp Diodes\n•Inputs Compatible With Various Types of Logic\n•Relay-Driver Applications\n2 Applications\n•Relay Drivers\n•Stepper and DC Brushed Motor Drivers\n•Lamp Drivers\n•Display Drivers (LED and Gas Discharge)\n•Line Drivers\n•Logic Buffers\n3 Description\nThe ULx200xA devices are high-voltage, high-current \nDarlington transistor arrays. Each consists of seven \nNPN Darlington pairs that feature high-voltage outputs \nwith common-cathode clamp diodes for switching \ninductive loads.\nThe collector-current rating of a single Darlington pair \nis 500 mA. The Darlington pairs can be paralleled \nfor higher current capability. Applications include \nrelay drivers, hammer drivers, lamp drivers, display \ndrivers (LED and gas discharge), line drivers, and \nlogic buffers. For 100-V (otherwise interchangeable) \nversions of the ULx2003A devices, see the SLRS023 \ndata sheet for the SN75468 and SN75469 devices.\nThe ULN2002A device is designed specifically for use \nwith 14-V to 25-V PMOS devices. Each input of this \ndevice has a Zener diode and resistor in series to \ncontrol the input current to a safe limit. The ULx2003A \ndevices have a 2.7-k Ω series base resistor for each \nDarlington pair for operation directly with TTL or 5-V \nCMOS devices.The ULx2004A devices have a 10.5-k Ω series base \nresistor to allow operation directly from CMOS \ndevices that use supply voltages of 6 V to 15 V. \nThe required input current of the ULx2004A device is \nbelow that of the ULx2003A devices, and the required \nvoltage is less than that required by the ULN2002A \ndevice.\n.\nDevice Information(1) \nPART NUMBER PACKAGE BODY SIZE (NOM)\nULx200xD SOIC (16) 9.90 mm × 3.91 mm\nULx200xN PDIP (16) 19.30 mm × 6.35 mm\nULN200xNS SOP (16) 10.30 mm × 5.30 mm\nULN200xPW TSSOP (16) 5.00 mm × 4.40 mm\n(1) For all available packages, see the orderable addendum at \nthe end of the data sheet.\n.\n.\n7C6C5C4C3C2C1CCOM\n7654321\n7B6B5B4B3B2B1B\n101112131415169\nSimplified Block DiagramULN2002A , ULN2003A , ULN2003AI\nULQ2003A , ULN2004A , ULQ2004A\nSLRS027Q  – DECEMBER 1976 – REVISED JULY 2022\nAn IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, \nintellectual property matters and other important disclaimers. PRODUCTION DATA.\nTable of Contents\n1 Features ............................................................................ 1\n2 Applications ..................................................................... 1\n3 Description ....................................................................... 1\n4 Revision History .............................................................. 2\n5 Pin Configuration and Functions ................................... 3\n6 Specifications .................................................................. 4\n6.1 Absolute Maximum Ratings ........................................ 4\n6.2 ESD Ratings ............................................................... 4\n6.3 Recommended Operating Conditions ......................... 4\n6.4 Thermal Information .................................................... 4\n6.5 Electrical Characteristics: ULN2002A ......................... 5\n6.6 Electrical Characteristics: ULN2003A and \nULN2004A ..................................................................... 5\n6.7 Electrical Characteristics: ULN2003AI ........................ 6\n6.8 Electrical Characteristics: ULN2003AI ........................ 6\n6.9 Electrical Characteristics: ULQ2003A and \nULQ2004A ..................................................................... 7\n6.10 Switching Characteristics: ULN2002A, \nULN2003A, ULN2004A ................................................. 7\n6.11 Switching Characteristics: ULN2003AI ..................... 7\n6.12 Switching Characteristics: ULN2003AI ..................... 8\n6.13 Switching Characteristics: ULQ2003A, \nULQ2004A ..................................................................... 8\n6.14 Typical Characteristics .............................................. 87 Parameter Measurement Information .......................... 10\n8 Detailed Description ...................................................... 12\n8.1 Overview ................................................................... 12\n8.2 Functional Block Diagrams ....................................... 12\n8.3 Feature Description ................................................... 13\n8.4 Device Functional Modes .......................................... 13\n9 Application and Implementation .................................. 14\n9.1 Application Information ............................................. 14\n9.2 Typical Application .................................................... 14\n9.3 System Examples ..................................................... 17\n10 Power Supply Recommendations .............................. 18\n11 Layout ........................................................................... 18\n11.1 Layout Guidelines ................................................... 18\n11.2 Layout Example ...................................................... 18\n12 Device and Documentation Support .......................... 19\n12.1 Documentation Support .......................................... 19\n12.2 Related Links .......................................................... 19\n12.3 Receiving Notification of Documentation Updates ..19\n12.4 Support Resources ................................................. 19\n12.5 Trademarks ............................................................. 19\n12.6 Electrostatic Discharge Caution .............................. 19\n12.7 Glossary .................................................................. 19\n13 Mechanical, Packaging, and Orderable \nInformation .................................................................... 19\n4 Revision History\nNOTE: Page numbers for previous revisions may differ from page numbers in the current version.\nChanges from Revision P (August 2019) to Revision Q (July 2022) Page\n•Updated the numbering format for tables, figures, and cross-references throughout the document .................. 1\nChanges from Revision O (January 2016) to Revision P (August 2019) Page\n•Changed ULN200xA Minimum Temperature Rating from –20 C to –40 C in the Section 6.1 table .................... 4\nChanges from Revision N (June 2015) to Revision O (January 2016) Page\nChanges from Revision M (February 2013) to Revision N (June 2015) Page\n•Added Pin Configuration and Functions  section, ESD Ratings  table, Feature Description  section, Device \nFunctional Modes , Application and Implementation  section, Power Supply Recommendations  section, Layout \nsection, Device and Documentation Support  section, and Mechanical, Packaging, and Orderable Information \nsection ............................................................................................................................................................... 1\n•Deleted Ordering Information  table. No specification changes. .......................................................................... 1\n•Moved Typical Characteristics  into Specifications  section. ................................................................................ 8\nChanges from Revision L (April 2012) to Revision M (February 2013) Page\n•Updated temperature rating for ULN2003AI in the ORDERING INFORMATION table ..................................... 1\nChanges from Revision K (August 2011) to Revision L (April 2012) Page\n•Removed reference to obsolete ULN2001 device .............................................................................................. 1ULN2002A, ULN2003A, ULN2003AI\nULQ2003A, ULN2004A, ULQ2004A\nSLRS027Q – DECEMBER 1976 – REVISED JULY 2022 www.ti.com\n2 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: ULN2002A  ULN2003A  ULN2003AI  ULQ2003A  ULN2004A  ULQ2004A\n5 Pin Configuration and Functions\n1B 1 16\n2B 2 15\n3B 3 14\n4B 4 13\n5B 5 12\n6B 6 11\n7B 7 10\nE8 91C\n2C\n3C\n4C\n5C\n6C\n7C\nCOM\nFigure 5-1. D, N, NS, and PW Package  16-Pin SOIC, PDIP, SO, and TSSOP  Top View \nTable 5-1. Pin Functions\nPIN\nI/O(1)DESCRIPTION\nNAME NO.\n1B 1\nI Channel 1 through 7 Darlington base input2B 2\n3B 3\n4B 4\n5B 5\n6B 6\n7B 7\n1C 16\nO Channel 1 through 7 Darlington collector output2C 15\n3C 14\n4C 13\n5C 12\n6C 11\n7C 10\nCOM 9 — Common cathode node for flyback diodes (required for inductive loads)\nE 8 — Common emitter shared by all channels (typically tied to ground)\n(1) I = Input, O = Outputwww.ti.comULN2002A, ULN2003A, ULN2003AI\nULQ2003A, ULN2004A, ULQ2004A\nSLRS027Q – DECEMBER 1976 – REVISED JULY 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 3\nProduct Folder Links: ULN2002A  ULN2003A  ULN2003AI  ULQ2003A  ULN2004A  ULQ2004A\n6 Specifications\n6.1 Absolute Maximum Ratings\nat 25°C free-air temperature (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC Collector-emitter voltage 50 V\nClamp diode reverse voltage(2)50 V\nVI Input voltage(2)30 V\nPeak collector current, See Figure 6-4  and Figure 6-5 500 mA\nIOK Output clamp current 500 mA\nTotal emitter-terminal current –2.5 A\nTA Operating free-air temperature rangeULN200xA –40 70\n°CULN200xAI –40 105\nULQ200xA –40 85\nULQ200xAT –40 105\nTJ Operating virtual junction temperature 150 °C\nLead temperature for 1.6 mm (1/16 inch) from case for 10 seconds 260 °C\nTstg Storage temperature –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings  may cause permanent damage to the device. These are stress ratings \nonly, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating \nConditions  is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.\n(2) All voltage values are with respect to the emitter/substrate terminal E, unless otherwise noted.\n6.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic \ndischargeHuman body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged device model (CDM), per JEDEC specification JESD22-C101(2)±500\n(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.\n(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVCC Collector-emitter voltage (non-V devices) 0 50 V\nTJ Junction temperature –40 125 °C\n6.4 Thermal Information\nTHERMAL METRIC(1)ULx200x\nUNITD\n(SOIC)N\n(PDIP)NS\n(SO)PW\n(TSSOP)\n16 PINS 16 PINS 16 PINS 16 PINS\nRθJA Junction-to-ambient thermal resistance 73 67 64 108 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 36 54 n/a 33.6 °C/W\nRθJB Junction-to-board thermal resistance n/a n/a n/a 51.9 °C/W\nψJT Junction-to-top characterization parameter n/a n/a n/a 2.1 °C/W\nψJB Junction-to-board characterization parameter n/a n/a n/a 51.4 °C/W\n(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics  application \nreport, SPRA953 .ULN2002A, ULN2003A, ULN2003AI\nULQ2003A, ULN2004A, ULQ2004A\nSLRS027Q – DECEMBER 1976 – REVISED JULY 2022 www.ti.com\n4 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: ULN2002A  ULN2003A  ULN2003AI  ULQ2003A  ULN2004A  ULQ2004A\n6.5 Electrical Characteristics: ULN2002A\nTA = 25°C\nPARAMETER TEST FIGURE TEST CONDITIONSULN2002A\nUNIT\nMIN TYP MAX\nVI(on) ON-state input voltage Figure 7-6 VCE = 2 V, IC = 300 mA 13 V\nVOHHigh-level output voltage after \nswitchingFigure 7-10 VS = 50 V, I O = 300 mA VS  – 20 mV\nVCE(sat)Collector-emitter saturation \nvoltageFigure 7-4II = 250 μA, IC = 100 mA 0.9 1.1\nV II = 350 μA, IC = 200 mA 1 1.3\nII = 500 μA, IC = 350 mA 1.2 1.6\nVF Clamp forward voltage Figure 7-7 IF = 350 mA 1.7 2 V\nICEX Collector cutoff currentFigure 7-1 VCE = 50 V, II = 0 50\nμA\nFigure 7-2VCE = 50 V,\nTA = 70°CII = 0 100\nVI = 6 V 500\nII(off) OFF-state input current Figure 7-2 VCE = 50 V, IC = 500 μA 50 65 μA\nII Input current Figure 7-3 VI = 17 V 0.82 1.25 mA\nIR Clamp reverse current Figure 7-6VR = 50 V TA = 70°C 100\nμA\nVR = 50 V 50\nCi Input capacitance VI = 0, f = 1 MHz 25 pF\n6.6 Electrical Characteristics: ULN2003A and ULN2004A\nTA = 25°C\nPARAMETERTEST \nFIGURETEST CONDITIONSULN2003A ULN2004A\nUNIT\nMIN TYP MAX MIN TYP MAX\nVI(on)ON-state input \nvoltageFigure 7-6 VCE = 2 VIC = 125 mA 5\nVIC = 200 mA 2.4 6\nIC = 250 mA 2.7\nIC = 275 mA 7\nIC = 300 mA 3\nIC = 350 mA 8\nVOHHigh-level output \nvoltage after \nswitchingFigure 7-10 VS = 50 V, I O = 300 mA VS  – 20 VS  – 20 mV\nVCE(sat)Collector-emitter \nsaturation voltageFigure 7-5II = 250 μA, IC = 100 mA 0.9 1.1 0.9 1.1\nV II = 350 μA, IC = 200 mA 1 1.3 1 1.3\nII = 500 μA, IC = 350 mA 1.2 1.6 1.2 1.6\nICEXCollector cutoff \ncurrentFigure 7-1 VCE = 50 V, II = 0 50 50\nμA\nFigure 7-2VCE = 50 V,\nTA = 70°CII = 0 100 100\nVI = 6 V 500\nVFClamp forward \nvoltageFigure 7-8IF = 350 mA1.7 2 1.7 2 V\nII(off)Off-state input \ncurrentFigure 7-3VCE = 50 V,\nTA = 70°C,IC = 500 μA 50 65 50 65 μA\nII Input current Figure 7-4VI = 3.85 V 0.93 1.35\nmA VI = 5 V 0.35 0.5\nVI = 12 V 1 1.45\nIRClamp reverse \ncurrentFigure 7-7VR = 50 V 50 50\nμA\nVR = 50 V TA = 70°C 100 100www.ti.comULN2002A, ULN2003A, ULN2003AI\nULQ2003A, ULN2004A, ULQ2004A\nSLRS027Q – DECEMBER 1976 – REVISED JULY 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 5\nProduct Folder Links: ULN2002A  ULN2003A  ULN2003AI  ULQ2003A  ULN2004A  ULQ2004A\n6.6 Electrical Characteristics: ULN2003A and ULN2004A (continued)\nTA = 25°C\nPARAMETERTEST \nFIGURETEST CONDITIONSULN2003A ULN2004A\nUNIT\nMIN TYP MAX MIN TYP MAX\nCi Input capacitance VI = 0, f = 1 MHz 15 25 15 25 pF\n6.7 Electrical Characteristics: ULN2003AI\nTA = 25°C\nPARAMETER TEST FIGURETEST \nCONDITIONSULN2003AI\nUNIT\nMIN TYP MAX\nVI(on) ON-state input voltage Figure 7-6 VCE = 2 VIC = 200 mA 2.4\nV IC = 250 mA 2.7\nIC = 300 mA 3\nVOHHigh-level output voltage after \nswitchingFigure 7-10 VS = 50 V, I O = 300 mA VS  – 50 mV\nVCE(sat) Collector-emitter saturation voltage Figure 7-5II = 250 μA, IC = 100 mA 0.9 1.1\nV II = 350 μA, IC = 200 mA 1 1.3\nII = 500 μA, IC = 350 mA 1.2 1.6\nICEX Collector cutoff current Figure 7-1 VCE = 50 V, II = 0 50 μA\nVF Clamp forward voltage Figure 7-8 IF = 350 mA 1.7 2 V\nII(off) OFF-state input current Figure 7-3 VCE = 50 V, IC = 500 μA 50 65 μA\nII Input current Figure 7-4 VI = 3.85 V 0.93 1.35 mA\nIR Clamp reverse current Figure 7-7 VR = 50 V 50 μA\nCi Input capacitance VI = 0, f = 1 MHz 15 25 pF\n6.8 Electrical Characteristics: ULN2003AI\nTA = –40°C to 105°C\nPARAMETER TEST FIGURE TEST CONDITIONSULN2003AI\nUNIT\nMIN TYP MAX\nVI(on) ON-state input voltage Figure 7-6 VCE = 2 VIC = 200 mA 2.7\nV IC = 250 mA 2.9\nIC = 300 mA 3\nVOHHigh-level output voltage after \nswitchingFigure 7-10 VS = 50 V, I O = 300 mA VS  – 50 mV\nVCE(sat) Collector-emitter saturation voltage Figure 7-5II = 250 μA, IC = 100 mA 0.9 1.2\nV II = 350 μA, IC = 200 mA 1 1.4\nII = 500 μA, IC = 350 mA 1.2 1.7\nICEX Collector cutoff current Figure 7-1 VCE = 50 V, II = 0 100 μA\nVF Clamp forward voltage Figure 7-8 IF = 350 mA 1.7 2.2 V\nII(off) OFF-state input current Figure 7-3 VCE = 50 V, IC = 500 μA 30 65 μA\nII Input current Figure 7-4 VI = 3.85 V 0.93 1.35 mA\nIR Clamp reverse current Figure 7-7 VR = 50 V 100 μA\nCi Input capacitance VI = 0, f = 1 MHz 15 25 pFULN2002A, ULN2003A, ULN2003AI\nULQ2003A, ULN2004A, ULQ2004A\nSLRS027Q – DECEMBER 1976 – REVISED JULY 2022 www.ti.com\n6 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: ULN2002A  ULN2003A  ULN2003AI  ULQ2003A  ULN2004A  ULQ2004A\n6.9 Electrical Characteristics: ULQ2003A and ULQ2004A\nover recommended operating conditions (unless otherwise noted)\nPARAMETERTEST \nFIGURETEST CONDITIONSULQ2003A ULQ2004A\nUNIT\nMIN TYP MAX MIN TYP MAX\nVI(on)ON-state input \nvoltageFigure 7-6 VCE = 2 VIC = 125 mA 5\nVIC = 200 mA 2.7 6\nIC = 250 mA 2.9\nIC = 275 mA 7\nIC = 300 mA 3\nIC = 350 mA 8\nVOHHigh-level output \nvoltage after \nswitchingFigure 7-10 VS = 50 V, I O = 300 mA VS  – 50 VS  – 50 mV\nVCE(sat)Collector-emitter \nsaturation voltageFigure 7-5II = 250 μA, IC = 100 mA 0.9 1.2 0.9 1.1\nV II = 350 μA, IC = 200 mA 1 1.4 1 1.3\nII = 500 μA, IC = 350 mA 1.2 1.7 1.2 1.6\nICEXCollector cutoff \ncurrentFigure 7-1 VCE = 50 V, II = 0 100 50\nμA\nFigure 7-2VCE = 50 V,\nTA = 70°CII = 0 100\nVI = 6 V 500\nVFClamp forward \nvoltageFigure 7-8 IF = 350 mA 1.7 2.3 1.7 2 V\nII(off)OFF-state input \ncurrentFigure 7-3VCE = 50 V,\nTA = 70°C,IC = 500 μA 65 50 65 μA\nII Input current Figure 7-4VI = 3.85 V 0.93 1.35\nmA VI = 5 V 0.35 0.5\nVI = 12 V 11.45\nIRClamp reverse \ncurrentFigure 7-7VR = 50 V TA = 25°C 100 50\nμA\nVR = 50 V 100 100\nCi Input capacitance VI = 0, f = 1 MHz 15 25 15 25 pF\n6.10 Switching Characteristics: ULN2002A, ULN2003A, ULN2004A\nTA = 25°C\nPARAMETER TEST CONDITIONSULN2002A, ULN2003A, \nULN2004A UNIT\nMIN TYP MAX\ntPLH Propagation delay time, low- to high-level output See Figure 7-9 0.25 1 μs\ntPHL Propagation delay time, high- to low-level output See Figure 7-9 0.25 1 μs\n6.11 Switching Characteristics: ULN2003AI\nTA = 25°C\nPARAMETER TEST CONDITIONSULN2003AI\nUNIT\nMIN TYP MAX\ntPLH Propagation delay time, low- to high-level output See Figure 7-9 0.25 1 μs\ntPHL Propagation delay time, high- to low-level output See Figure 7-9 0.25 1 μswww.ti.comULN2002A, ULN2003A, ULN2003AI\nULQ2003A, ULN2004A, ULQ2004A\nSLRS027Q – DECEMBER 1976 – REVISED JULY 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 7\nProduct Folder Links: ULN2002A  ULN2003A  ULN2003AI  ULQ2003A  ULN2004A  ULQ2004A\n6.12 Switching Characteristics: ULN2003AI\nTA = –40°C to 105°C\nPARAMETER TEST CONDITIONSULN2003AI\nUNIT\nMIN TYP MAX\ntPLH Propagation delay time, low- to high-level output See Figure 7-9 1 10 μs\ntPHL Propagation delay time, high- to low-level output See Figure 7-9 1 10 μs\n6.13 Switching Characteristics: ULQ2003A, ULQ2004A\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONSULQ2003A, ULQ2004A\nUNIT\nMIN TYP MAX\ntPLH Propagation delay time, low- to high-level output See Figure 7-9 1 10 μs\ntPHL Propagation delay time, high- to low-level output See Figure 7-9 1 10 μs\n6.14 Typical Characteristics\n0\nIC- Collector Current - mA2.5\n8000\n100 200 300 400 500 600 7000.511.52\nII= 350 µA\nII= 500 µA\nVCE(sat) - Collector-Emitter Saturation Voltage - VVCE(sat)TA= 25°C\nII= 250 µA\nFigure 6-1. Collector-Emitter Saturation Voltage vs Collector \nCurrent (One Darlington)\n2\n1.5\n1\n0.5\n700 600 500 400 300 200 1000\n8002.5\nIC(tot) - Total Collector Current - mA0 VCE(sat) - Collector-Emitter Saturation Voltage - VVCE(sat)II= 250 µA\nII= 350 µA\nII= 500 µATA= 25°CFigure 6-2. Collector-Emitter Saturation Voltage vs Total \nCollector Current (Two Darlingtons in Parallel)ULN2002A, ULN2003A, ULN2003AI\nULQ2003A, ULN2004A, ULQ2004A\nSLRS027Q – DECEMBER 1976 – REVISED JULY 2022 www.ti.com\n8 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: ULN2002A  ULN2003A  ULN2003AI  ULQ2003A  ULN2004A  ULQ2004A\n6.14 Typical Characteristics (continued)\n0\nII- Input Current - µA500\n2000\n25 50 75 100 125 150 17550100150200250300350400450\nVS= 10 V\nVS= 8 V\nIC - Collector Current - mACIRL= 10 Ω\nTA= 25°C\nFigure 6-3. Collector Current vs Input Current\n0\nDuty Cycle - %600\n1000\n10 20 30 40 50 60 70 80 90100200300400500\nTA= 70°C\nN = Number of Outputs\nConducting SimultaneouslyN = 6\nN = 7\nN = 5N = 3\nN = 2N = 1\nIC - Maximum Collector Current - mACIN = 4 Figure 6-4. D Package Maximum Collector Current vs Duty \nCycle\nConducting SimultaneouslyN = Number of Outputs500\n400\n300\n200\n100\n90 80 70 60 50 40 30 20 100\n100600\nDuty Cycle - %0N = 7\nTA= 85°CN = 5N = 3N = 2\nN = 6N = 1\nIC - Maximum Collector Current - mACIN = 4\nFigure 6-5. N Package Maximum Collector Current vs Duty \nCycle\n0200400600800100012001400160018002000\n2 2.5 3 3.5 4 4.5 5\nInput Voltage – VInput Current – µATJ= -40°C to 105°C\nMaximum\nTypicalFigure 6-6. Maximum and Typical Input Current vs Input Voltage\n0.91.11.31.51.71.92.1\n100 200 300 400 500\nOutput Current – mAMaximum VCE(sat)Voltage  – VTJ= -40°C to 105°C\nMaximum\nTypical\nFigure 6-7. Maximum and Typical Saturated V CE vs Output \nCurrent\n100150200250300350400450500\n250 350 450 550 650\nInput Current – µAOutput Current – mAVCE= 2 V\nTJ= -40°C to 105°C\nMinimumFigure 6-8. Minimum Output Current vs Input Currentwww.ti.comULN2002A, ULN2003A, ULN2003AI\nULQ2003A, ULN2004A, ULQ2004A\nSLRS027Q – DECEMBER 1976 – REVISED JULY 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 9\nProduct Folder Links: ULN2002A  ULN2003A  ULN2003AI  ULQ2003A  ULN2004A  ULQ2004A\n7 Parameter Measurement Information\nOpenVCE\nOpenICEX\nFigure 7-1. ICEX Test Circuit\nOpenVCE\nVIICEX Figure 7-2. ICEX Test Circuit\nOpen VCE\nICII(off)\nFigure 7-3. II(off) Test Circuit\nOpen\nOpenII(on)\nVIFigure 7-4. II Test Circuit\nOpen\nVCE IC IIhFE=IC\nII\nII is fixed for measuring V CE(sat) , variable for measuring h FE.\nFigure 7-5. hFE, VCE(sat)  Test Circuit\nOpen\nVCE ICVI(on)Figure 7-6. VI(on) Test Circuit\nVR\nOpenIR\nFigure 7-7. IR Test Circuit\nIFVF\nOpenFigure 7-8. VF Test CircuitULN2002A, ULN2003A, ULN2003AI\nULQ2003A, ULN2004A, ULQ2004A\nSLRS027Q – DECEMBER 1976 – REVISED JULY 2022 www.ti.com\n10 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: ULN2002A  ULN2003A  ULN2003AI  ULQ2003A  ULN2004A  ULQ2004A\nFigure 7-9. Propagation Delay-Time Waveforms\n90% 90%\n1.5 V 1.5 V\n10% 10%\n40µs≤10 ns ≤5 ns\nVIH\n(see Note C)\n0 V\nVOH\nVOLInput\nOutput\nVOLTAGE WAVEFORMS200 /c87\nThe pulse generator has the following characteristics: PRR = \n12.5 kHz, Z O = 50 Ω.\nCL includes probe and jig capacitance.\nFor testing the ULN2003A device, ULN2003AI device, and \nULQ2003A devices, V IH = 3 V; for the ULN2002A device, V IH = \n13 V; for the ULN2004A and the ULQ2004A devices, V IH = 8 V.\nFigure 7-10. Latch-Up Test Circuit and Voltage \nWaveformswww.ti.comULN2002A, ULN2003A, ULN2003AI\nULQ2003A, ULN2004A, ULQ2004A\nSLRS027Q – DECEMBER 1976 – REVISED JULY 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 11\nProduct Folder Links: ULN2002A  ULN2003A  ULN2003AI  ULQ2003A  ULN2004A  ULQ2004A\n8 Detailed Description\n8.1 Overview\nThis standard device has proven ubiquity and versatility across a wide range of applications. This is due to \nintegration of 7 Darlington transistors of the device that are capable of sinking up to 500 mA and wide GPIO \nrange capability.\nThe ULN2003A device comprises seven high-voltage, high-current NPN Darlington transistor pairs. All units \nfeature a common emitter and open collector outputs. To maximize their effectiveness, these units contain \nsuppression diodes for inductive loads. The ULN2003A device has a series base resistor to each Darlington pair, \nthus allowing operation directly with TTL or CMOS operating at supply voltages of 5 V or 3.3 V. The ULN2003A \ndevice offers solutions to a great many interface needs, including solenoids, relays, lamps, small motors, and \nLEDs. Applications requiring sink currents beyond the capability of a single output may be accommodated by \nparalleling the outputs.\nThis device can operate over a wide temperature range (–40°C to 105°C).\n8.2 Functional Block Diagrams\nAll resistor values shown are nominal. The collector-emitter diode is a parasitic structure and should not be \nused to conduct current. If the collectors go below GND, an external Schottky diode should be added to clamp \nnegative undershoots.\nCOM\nOutput C\nEInput B10.5 N\x9f\x03\n7.2 N\x9f\x03 3 N\x9f\x037 V\nFigure 8-1. ULN2002A Block Diagram\nCOM\nOutput C\nEInput BRB\n2.7 N\x9f\n7.2 N\x9f\x03 3 N\x9f\x03\nFigure 8-2. ULN2003A, ULQ2003A and ULN2003AI \nBlock Diagram\nCOM\nOutput C\nEInput BRB\n10.5 N\x9f\n7.2 N\x9f\x03 3 N\x9f\x03Figure 8-3. ULN2004A and LQ2004A Block DiagramULN2002A, ULN2003A, ULN2003AI\nULQ2003A, ULN2004A, ULQ2004A\nSLRS027Q – DECEMBER 1976 – REVISED JULY 2022 www.ti.com\n12 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: ULN2002A  ULN2003A  ULN2003AI  ULQ2003A  ULN2004A  ULQ2004A\n8.3 Feature Description\nEach channel of the ULN2003A device consists of Darlington connected NPN transistors. This connection \ncreates the effect of a single transistor with a very high-current gain ( β2). This can be as high as 10,000 A/A \nat certain currents. The very high β allows for high-output current drive with a very low input current, essentially \nequating to operation with low GPIO voltages.\nThe GPIO voltage is converted to base current through the 2.7-k Ω resistor connected between the input and \nbase of the predriver Darlington NPN. The 7.2-kΩ and 3-kΩ resistors connected between the base and emitter of \neach respective NPN act as pulldowns and suppress the amount of leakage that may occur from the input.\nThe diodes connected between the output and COM pin is used to suppress the kick-back voltage from an \ninductive load that is excited when the NPN drivers are turned off (stop sinking) and the stored energy in the \ncoils causes a reverse current to flow into the coil supply through the kick-back diode.\nIn normal operation the diodes on base and collector pins to emitter will be reversed biased. If these diodes are \nforward biased, internal parasitic NPN transistors will draw (a nearly equal) current from other (nearby) device \npins.\n8.4 Device Functional Modes\n8.4.1 Inductive Load Drive\nWhen the COM pin is tied to the coil supply voltage, ULN2003A device is able to drive inductive loads and \nsuppress the kick-back voltage through the internal free-wheeling diodes.\n8.4.2 Resistive Load Drive\nWhen driving a resistive load, a pullup resistor is needed in order for ULN2003A device to sink current and for \nthere to be a logic high level. The COM pin can be left floating for these applications.www.ti.comULN2002A, ULN2003A, ULN2003AI\nULQ2003A, ULN2004A, ULQ2004A\nSLRS027Q – DECEMBER 1976 – REVISED JULY 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 13\nProduct Folder Links: ULN2002A  ULN2003A  ULN2003AI  ULQ2003A  ULN2004A  ULQ2004A\n9 Application and Implementation\nNote\nInformation in the following applications sections is not part of the TI component specification, \nand TI does not warrant its accuracy or completeness. TI’s customers are responsible for \ndetermining suitability of components for their purposes, as well as validating and testing their design \nimplementation to confirm system functionality.\n9.1 Application Information\nTypically, the ULN2003A device drives a high-voltage or high-current (or both) peripheral from an MCU or logic \ndevice that cannot tolerate these conditions. This design is a common application of ULN2003A device, driving \ninductive loads. This includes motors, solenoids and relays. Figure 9-1  shows a model for each load type.\n9.2 Typical Application\nIN1\nIN2ULN2003A\nIN3\nIN4OUT1\nOUT2\nOUT3\nOUT4\nIN5\nIN6\nIN7\nGNDOUT5\nOUT6\nOUT7\nCOM3.3-V Logic\n3.3-V Logic\n3.3-V Logic\nVSUPVSUP\nFigure 9-1. ULN2003A Device as Inductive Load Driver\n9.2.1 Design Requirements\nFor this design example, use the parameters listed in Table 9-1  as the input parameters.\nTable 9-1. Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nGPIO voltage 3.3 V or 5 V\nCoil supply voltage 12 V to 48 V\nNumber of channels 7\nOutput current (R COIL) 20 mA to 300 mA per channel\nDuty cycle 100%ULN2002A, ULN2003A, ULN2003AI\nULQ2003A, ULN2004A, ULQ2004A\nSLRS027Q – DECEMBER 1976 – REVISED JULY 2022 www.ti.com\n14 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: ULN2002A  ULN2003A  ULN2003AI  ULQ2003A  ULN2004A  ULQ2004A\n9.2.2 Detailed Design Procedure\nWhen using ULN2003A device in a coil driving application, determine the following:\n•Input voltage range\n•Temperature range\n•Output and drive current\n•Power dissipation\n9.2.2.1 Drive Current\nThe coil voltage (V SUP), coil resistance (R COIL), and low-level output voltage (V CE(SAT)  or V OL) determine the coil \ncurrent.\nICOIL = (V SUP – V CE(SAT) ) / R COIL (1)\n9.2.2.2 Low-Level Output Voltage\nThe low-level output voltage (V OL) is the same as V CE(SAT)  and can be determined by, Figure 6-1 , Figure 6-2 , or \nFigure 6-7 .\n9.2.2.3 Power Dissipation and Temperature\nThe number of coils driven is dependent on the coil current and on-chip power dissipation. The number of coils \ndriven can be determined by Figure 6-4  or Figure 6-5 .\nFor a more accurate determination of number of coils possible, use the below equation to calculate ULN2003A \ndevice on-chip power dissipation P D:\nN\nD OLi Li\ni 1P V I\n/c61/c61 /c180/c229\n(2)\nwhere\n•N is the number of channels active together\n•VOLi is the OUT i pin voltage for the load current I Li. This is the same as V CE(SAT)\nTo ensure reliability of ULN2003A device and the system, the on-chip power dissipation must be lower that or \nequal to the maximum allowable power dissipation (PD (MAX) ) dictated by below equation Equation 3 .\n\x0b \x0c\x0b \x0c\x0b \x0c AJMAX\nMAX\nJAT T \nPD\x10\n T\n(3)\nwhere\n•TJ(max)  is the target maximum junction temperature\n•TA is the operating ambient temperature\n•RθJA is the package junction to ambient thermal resistance\nLimit the die junction temperature of the ULN2003A device to less than 125°C. The IC junction temperature is \ndirectly proportional to the on-chip power dissipation.www.ti.comULN2002A, ULN2003A, ULN2003AI\nULQ2003A, ULN2004A, ULQ2004A\nSLRS027Q – DECEMBER 1976 – REVISED JULY 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 15\nProduct Folder Links: ULN2002A  ULN2003A  ULN2003AI  ULQ2003A  ULN2004A  ULQ2004A\n9.2.3 Application Curves\nThe characterization data shown in Figure 9-2  and Figure 9-3  were generated using the ULN2003A device \ndriving an OMRON G5NB relay and under the following conditions: V IN = 5 V, V SUP= 12 V, and R COIL= 2.8 kΩ.\nTime (s)Output voltage - V\n-0.004 0 0.004 0.008 0.012 0.016012345678910111213\nD001\nFigure 9-2. Output Response With Activation of \nCoil (Turnon)\nTime (s)Output voltage - V\n-0.004 0 0.004 0.008 0.012 0.01602468101214\nD001Figure 9-3. Output Response With De-activation of \nCoil (Turnoff)ULN2002A, ULN2003A, ULN2003AI\nULQ2003A, ULN2004A, ULQ2004A\nSLRS027Q – DECEMBER 1976 – REVISED JULY 2022 www.ti.com\n16 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: ULN2002A  ULN2003A  ULN2003AI  ULQ2003A  ULN2004A  ULQ2004A\n9.3 System Examples\n1\n2\n3\n4\n5\n6\n7\n910111213141516\n8ULN2002A\nP-MOS\nOutputVSS V\nFigure 9-4. P-MOS to Load\nULQ2003A\nLam\nTestTTL\nOutputVCC V\n1\n2\n3\n4\n5\n6\n910111213141516\n87\nFigure 9-5. TTL to Load\nVDD VULN2004A\nULQ2004A\n1\n2\n3\n4\n5\n6\n910111213141516\n8\nCMOS\nOutput7\nFigure 9-6. Buffer for Higher Current Loads\nVCC V\nRPULQ2003A\n1\n2\n3\n4\n5\n6\n910111213141516\n8\nTTL\nOutput7Figure 9-7. Use of Pullup Resistors to Increase \nDrive Currentwww.ti.comULN2002A, ULN2003A, ULN2003AI\nULQ2003A, ULN2004A, ULQ2004A\nSLRS027Q – DECEMBER 1976 – REVISED JULY 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 17\nProduct Folder Links: ULN2002A  ULN2003A  ULN2003AI  ULQ2003A  ULN2004A  ULQ2004A\n10 Power Supply Recommendations\nThis device does not need a power supply. However, the COM pin is typically tied to the system power supply. \nWhen this is the case, it is very important to ensure that the output voltage does not heavily exceed the COM \npin voltage. This discrepancy heavily forward biases the fly-back diodes and causes a large current to flow into \nCOM, potentially damaging the on-chip metal or over-heating the device.\n11 Layout\n11.1 Layout Guidelines\nThin traces can be used on the input due to the low-current logic that is typically used to drive ULN2003A device. \nTake care to separate the input channels as much as possible, as to eliminate crosstalk. TI recommends thick \ntraces for the output to drive whatever high currents that may be needed. Wire thickness can be determined by \nthe current density of the trace material and desired drive current.\nBecause all of the channels currents return to a common emitter, it is best to size that trace width to be very \nwide. Some applications require up to 2.5 A.\n11.2 Layout Example\n 1 \n 2 \n 3 \n 4 \n8 \nVCOM \n7  \n6  \n5  \n 16\n \n  \n  \nE    \n  \n  \n9   15\n14\n13\n12\n11\n101B\n2B\n3B\n4B\n7B6B5B1C\n2C\n3C\n4C\n7C6C5C\nGND\nFigure 11-1. Package LayoutULN2002A, ULN2003A, ULN2003AI\nULQ2003A, ULN2004A, ULQ2004A\nSLRS027Q – DECEMBER 1976 – REVISED JULY 2022 www.ti.com\n18 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: ULN2002A  ULN2003A  ULN2003AI  ULQ2003A  ULN2004A  ULQ2004A\n12 Device and Documentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nFor related documentation, see the following:\nSN7546x Darlington Transistor Arrays , SLRS023\n12.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community \nresources, tools and software, and quick access to sample or buy.\nTable 12-1. Related Links\nPARTS PRODUCT FOLDER SAMPLE & BUYTECHNICAL \nDOCUMENTSTOOLS & \nSOFTWARESUPPORT & \nCOMMUNITY\nULN2002A Click here Click here Click here Click here Click here\nULN2003A Click here Click here Click here Click here Click here\nULN2003AI Click here Click here Click here Click here Click here\nULN2004A Click here Click here Click here Click here Click here\nULQ2003A Click here Click here Click here Click here Click here\nULQ2004A Click here Click here Click here Click here Click here\n12.3 Receiving Notification of Documentation Updates\nTo receive notification of documentation updates, navigate to the device product folder on ti.com . Click on \nSubscribe to updates  to register and receive a weekly digest of any product information that has changed. For \nchange details, review the revision history included in any revised document.\n12.4 Support Resources\nTI E2E™ support forums  are an engineer\'s go-to source for fast, verified answers and design help — straight \nfrom the experts. Search existing answers or ask your own question to get the quick design help you need.\nLinked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do \nnot necessarily reflect TI\'s views; see TI\'s Terms of Use .\n12.5 Trademarks\nTI E2E™ is a trademark of Texas Instruments.\nAll trademarks are the property of their respective owners.\n12.6 Electrostatic Discharge Caution\nThis integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled \nwith appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.\nESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may \nbe more susceptible to damage because very small parametric changes could cause the device not to meet its published \nspecifications.\n12.7 Glossary\nTI Glossary This glossary lists and explains terms, acronyms, and definitions.\n13 Mechanical, Packaging, and Orderable Information\nThe following pages include mechanical packaging and orderable information. This information is the most \ncurrent data available for the designated devices. This data is subject to change without notice and revision of \nthis document. For browser based versions of this data sheet, refer to the left hand navigation.www.ti.comULN2002A, ULN2003A, ULN2003AI\nULQ2003A, ULN2004A, ULQ2004A\nSLRS027Q – DECEMBER 1976 – REVISED JULY 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 19\nProduct Folder Links: ULN2002A  ULN2003A  ULN2003AI  ULQ2003A  ULN2004A  ULQ2004A\nPACKAGE OPTION ADDENDUM\nwww.ti.com 8-Jul-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nULN2002AN ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -20 to 70 ULN2002ANSamples\nULN2002ANE4 ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -20 to 70 ULN2002ANSamples\nULN2003AD ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 ULN2003ASamples\nULN2003ADE4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 ULN2003ASamples\nULN2003ADR ACTIVE SOIC D162500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 70 ULN2003ASamples\nULN2003ADRE4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 ULN2003ASamples\nULN2003ADRG3 ACTIVE SOIC D162500RoHS & Green SN Level-1-260C-UNLIM -40 to 70 ULN2003ASamples\nULN2003ADRG4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 ULN2003ASamples\nULN2003AID ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 ULN2003AISamples\nULN2003AIDE4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 ULN2003AISamples\nULN2003AIDG4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 ULN2003AISamples\nULN2003AIDR ACTIVE SOIC D162500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 105 ULN2003AISamples\nULN2003AIDRE4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 ULN2003AISamples\nULN2003AIDRG4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 ULN2003AISamples\nULN2003AIN ACTIVE PDIP N1625RoHS & Green NIPDAU | SN N / A for Pkg Type -40 to 105 ULN2003AINSamples\nULN2003AINE4 ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -40 to 105 ULN2003AINSamples\nULN2003AINSR ACTIVE SO NS162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 ULN2003AISamples\nULN2003AIPW ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 UN2003AISamples\nULN2003AIPWR ACTIVE TSSOP PW162000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 105 UN2003AISamples\nULN2003AIPWRG4 ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 UN2003AISamples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 8-Jul-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nULN2003AN ACTIVE PDIP N1625RoHS & Green NIPDAU | SN N / A for Pkg Type -40 to 70 ULN2003ANSamples\nULN2003ANE4 ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -40 to 70 ULN2003ANSamples\nULN2003ANS ACTIVE SO NS1650RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 ULN2003ASamples\nULN2003ANSR ACTIVE SO NS162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 ULN2003ASamples\nULN2003ANSRE4 ACTIVE SO NS162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 ULN2003ASamples\nULN2003ANSRG4 ACTIVE SO NS162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 ULN2003ASamples\nULN2003APW ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 UN2003ASamples\nULN2003APWG4 ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 UN2003ASamples\nULN2003APWR ACTIVE TSSOP PW162000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 70 UN2003ASamples\nULN2003APWRG4 ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 UN2003ASamples\nULN2004AD ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -20 to 70 ULN2004ASamples\nULN2004ADE4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -20 to 70 ULN2004ASamples\nULN2004ADG4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -20 to 70 ULN2004ASamples\nULN2004ADR ACTIVE SOIC D162500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -20 to 70 ULN2004ASamples\nULN2004ADRE4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -20 to 70 ULN2004ASamples\nULN2004ADRG4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -20 to 70 ULN2004ASamples\nULN2004AN ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -20 to 70 ULN2004ANSamples\nULN2004ANE4 ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -20 to 70 ULN2004ANSamples\nULN2004ANSR ACTIVE SO NS162000RoHS & Green NIPDAU Level-1-260C-UNLIM -20 to 70 ULN2004ASamples\nULQ2003AD ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 ULQ2003ASamples\nULQ2003ADG4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM ULQ2003ASamples\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 8-Jul-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nULQ2003ADR ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 ULQ2003ASamples\nULQ2003ADRG4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM ULQ2003ASamples\nULQ2003AN ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 ULQ2003ASamples\nULQ2004AD ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 ULQ2004ASamples\nULQ2004ADG4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM ULQ2004ASamples\nULQ2004ADR ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 ULQ2004ASamples\nULQ2004ADRG4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM ULQ2004ASamples\nULQ2004AN ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 ULQ2004ANSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \nAddendum-Page 3\nPACKAGE OPTION ADDENDUM\nwww.ti.com 8-Jul-2022\n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF ULQ2003A, ULQ2004A :\n•Automotive : ULQ2003A-Q1 , ULQ2004A-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nAddendum-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 25-Aug-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nULN2003ADR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULN2003ADR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULN2003ADRG3 SOIC D162500 330.0 16.8 6.510.32.18.016.0 Q1\nULN2003ADRG4 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULN2003ADRG4 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULN2003AIDR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULN2003AIDR SOIC D162500 330.0 16.8 6.510.32.18.016.0 Q1\nULN2003AIDRG4 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULN2003AINSR SO NS162000 330.0 16.4 8.210.52.512.016.0 Q1\nULN2003AIPWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nULN2003AIPWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nULN2003AIPWRG4 TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nULN2003ANSR SO NS162000 330.0 16.4 8.210.52.512.016.0 Q1\nULN2003APWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nULN2003APWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nULN2003APWRG4 TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 25-Aug-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nULN2004ADR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULN2004ADR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULN2004ADRG4 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULN2004ADRG4 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULN2004ANSR SO NS162000 330.0 16.4 8.210.52.512.016.0 Q1\nULQ2003ADR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULQ2003ADRG4 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 25-Aug-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nULN2003ADR SOIC D 162500 340.5 336.1 32.0\nULN2003ADR SOIC D 162500 356.0 356.0 35.0\nULN2003ADRG3 SOIC D 162500 364.0 364.0 27.0\nULN2003ADRG4 SOIC D 162500 340.5 336.1 32.0\nULN2003ADRG4 SOIC D 162500 367.0 367.0 38.0\nULN2003AIDR SOIC D 162500 340.5 336.1 32.0\nULN2003AIDR SOIC D 162500 364.0 364.0 27.0\nULN2003AIDRG4 SOIC D 162500 340.5 336.1 32.0\nULN2003AINSR SO NS 162000 356.0 356.0 35.0\nULN2003AIPWR TSSOP PW 162000 364.0 364.0 27.0\nULN2003AIPWR TSSOP PW 162000 356.0 356.0 35.0\nULN2003AIPWRG4 TSSOP PW 162000 356.0 356.0 35.0\nULN2003ANSR SO NS 162000 356.0 356.0 35.0\nULN2003APWR TSSOP PW 162000 364.0 364.0 27.0\nULN2003APWR TSSOP PW 162000 356.0 356.0 35.0\nULN2003APWRG4 TSSOP PW 162000 356.0 356.0 35.0\nULN2004ADR SOIC D 162500 356.0 356.0 35.0\nULN2004ADR SOIC D 162500 340.5 336.1 32.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 25-Aug-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nULN2004ADRG4 SOIC D 162500 356.0 356.0 35.0\nULN2004ADRG4 SOIC D 162500 340.5 336.1 32.0\nULN2004ANSR SO NS 162000 356.0 356.0 35.0\nULQ2003ADR SOIC D 162500 340.5 336.1 32.0\nULQ2003ADRG4 SOIC D 162500 356.0 356.0 35.0\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 25-Aug-2023\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nULN2002AN N PDIP 16 25 506 13.97 11230 4.32\nULN2002ANE4 N PDIP 16 25 506 13.97 11230 4.32\nULN2003AD D SOIC 16 40 507 8 3940 4.32\nULN2003AD D SOIC 16 40 506.6 8 3940 4.32\nULN2003ADE4 D SOIC 16 40 506.6 8 3940 4.32\nULN2003ADE4 D SOIC 16 40 507 8 3940 4.32\nULN2003AID D SOIC 16 40 507 8 3940 4.32\nULN2003AIDE4 D SOIC 16 40 507 8 3940 4.32\nULN2003AIDG4 D SOIC 16 40 507 8 3940 4.32\nULN2003AIN N PDIP 16 25 506 13.97 11230 4.32\nULN2003AIN N PDIP 16 25 506 13.97 11230 4.32\nULN2003AIN N PDIP 16 25 506.1 9 600 5.4\nULN2003AINE4 N PDIP 16 25 506 13.97 11230 4.32\nULN2003AINE4 N PDIP 16 25 506 13.97 11230 4.32\nULN2003AINE4 N PDIP 16 25 506.1 9 600 5.4\nULN2003AIPW PW TSSOP 16 90 530 10.2 3600 3.5\nULN2003AN N PDIP 16 25 506 13.97 11230 4.32\nULN2003AN N PDIP 16 25 506.1 9 600 5.4\nULN2003AN N PDIP 16 25 506 13.97 11230 4.32\nULN2003ANE4 N PDIP 16 25 506 13.97 11230 4.32\nULN2003ANS NS SOP 16 50 530 10.5 4000 4.1\nULN2003APW PW TSSOP 16 90 530 10.2 3600 3.5\nULN2003APWG4 PW TSSOP 16 90 530 10.2 3600 3.5\nULN2004AD D SOIC 16 40 507 8 3940 4.32\nULN2004AD D SOIC 16 40 506.6 8 3940 4.32\nULN2004ADE4 D SOIC 16 40 506.6 8 3940 4.32\nULN2004ADE4 D SOIC 16 40 507 8 3940 4.32\nULN2004ADG4 D SOIC 16 40 507 8 3940 4.32\nULN2004ADG4 D SOIC 16 40 506.6 8 3940 4.32\nPack Materials-Page 5\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 25-Aug-2023\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nULN2004AN N PDIP 16 25 506 13.97 11230 4.32\nULN2004AN N PDIP 16 25 506 13.97 11230 4.32\nULN2004ANE4 N PDIP 16 25 506 13.97 11230 4.32\nULN2004ANE4 N PDIP 16 25 506 13.97 11230 4.32\nULQ2003AD D SOIC 16 40 507 8 3940 4.32\nULQ2003AD D SOIC 16 40 506.6 8 3940 4.32\nULQ2003ADG4 D SOIC 16 40 506.6 8 3940 4.32\nULQ2003ADG4 D SOIC 16 40 507 8 3940 4.32\nULQ2003AN N PDIP 16 25 506 13.97 11230 4.32\nULQ2003AN N PDIP 16 25 506 13.97 11230 4.32\nULQ2004AD D SOIC 16 40 507 8 3940 4.32\nULQ2004ADG4 D SOIC 16 40 507 8 3940 4.32\nULQ2004AN N PDIP 16 25 506 13.97 11230 4.32\nPack Materials-Page 6\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n14X 0.65\n2X\n4.55\n16X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 35.14.9\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/20171\n8\n916\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n8 916\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n8 916\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n8.2\n7.4 TYP\n14X 1.27\n16X 0.510.352X\n8.89\n0.15 TYP\n0- 100.30.12.00 MAX\n(1.25)0.25\nGAGE PLANE\n1.050.55A\n10.410.0\nNOTE 3\nB5.45.2\nNOTE 4\n4220735/A   12/2021SOP - 2.00 mm max height NS0016A\nSOP\nNOTES:  1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm, per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.  116\n0.25 C A B98PIN 1 IDAREASEATING PLANE\n0.1 C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  1.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nALL AROUND0.07 MINALL AROUND 14X (1.27)\n(R0.05) TYP\n(7)16X (1.85)\n16X (0.6)\n4220735/A   12/2021SOP - 2.00 mm max height NS0016A\nSOP\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSOPENINGSOLDER MASKMETAL\nSOLDER MASK\nDEFINEDLAND PATTERN EXAMPLE\nSCALE:7XSYMM\n1\n8 916SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n(7)(R0.05) TYP16X (1.85)\n16X (0.6)\n14X (1.27)\n4220735/A   12/2021SOP - 2.00 mm max height NS0016A\nSOP\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:7XSYMM\nSYMM1\n8 916\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ULN2003AN (Texas Instruments)

#### Key Specifications:
- **Voltage Ratings:**
  - Collector-emitter voltage: 50 V
  - Clamp diode reverse voltage: 50 V
  - Input voltage: 30 V

- **Current Ratings:**
  - Rated collector current (single output): 500 mA
  - Output clamp current: 500 mA
  - Total emitter-terminal current: -2.5 A

- **Power Consumption:**
  - Power dissipation is dependent on the number of channels active and the load current.

- **Operating Temperature Range:**
  - ULN2003A: -40°C to 70°C
  - ULN2003AI: -40°C to 105°C

- **Package Type:**
  - Available in multiple packages: PDIP (16), SOIC (16), TSSOP (16)

- **Special Features:**
  - High-voltage, high-current Darlington transistor array.
  - Each device consists of seven NPN Darlington pairs.
  - Common-cathode clamp diodes for inductive load switching.
  - Inputs compatible with TTL and CMOS logic levels.
  - Series base resistors for direct operation with logic devices.

- **Moisture Sensitive Level (MSL):**
  - Level 1 per JEDEC J-STD-020E.

#### Description:
The ULN2003AN is a high-voltage, high-current Darlington transistor array designed for driving inductive loads such as relays, motors, and lamps. It consists of seven NPN Darlington pairs, each capable of sinking up to 500 mA of current. The device features built-in clamp diodes to protect against voltage spikes when switching inductive loads, making it suitable for applications that require robust performance in controlling high-power devices.

#### Typical Applications:
- **Relay Drivers:** Used to control relays in various electronic circuits.
- **Stepper and DC Brushed Motor Drivers:** Ideal for driving motors in robotics and automation.
- **Lamp Drivers:** Suitable for controlling incandescent and LED lamps.
- **Display Drivers:** Can be used for driving LED displays and gas discharge displays.
- **Line Drivers:** Effective for driving signals over longer distances.
- **Logic Buffers:** Provides buffering for logic signals in digital circuits.

The ULN2003AN is widely used in applications where high current and voltage handling is required, particularly in industrial and consumer electronics. Its ability to interface directly with low-voltage logic makes it a versatile choice for many electronic designs.