Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Nov  7 16:28:04 2015
| Host         : swalters-Latitude-E6430 running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_control_sets -verbose -file spiMemory_control_sets_placed.rpt
| Design       : spiMemory
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    17 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------------------------+-----------------------------+------------------+----------------+
|            Clock Signal           |             Enable Signal            |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------------------+--------------------------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG                    | Fsm/writeEnable                      |                             |                1 |              2 |
|  sclkConditioner/positiveedgeSclk |                                      |                             |                1 |              3 |
|  sclkConditioner/positiveedgeSclk | Fsm/counter[3]_i_1_n_0               | csConditioner/conditionedCs |                3 |              4 |
|  sclkConditioner/positiveedgeSclk | csConditioner/dataMemWriteEnable_reg |                             |                1 |              4 |
|  clk_IBUF_BUFG                    | Fsm/shiftregistermem_reg[7]          | Fsm/SR_WE                   |                2 |              7 |
|  clk_IBUF_BUFG                    |                                      |                             |               10 |             21 |
+-----------------------------------+--------------------------------------+-----------------------------+------------------+----------------+


