{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 27 19:45:21 2010 " "Info: Processing started: Mon Dec 27 19:45:21 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MemoryaddrBridge -c MemoryaddrBridge " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MemoryaddrBridge -c MemoryaddrBridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pclk " "Info: Assuming node \"pclk\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "HREF " "Info: Assuming node \"HREF\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HREF" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "VSYNC " "Info: Assuming node \"VSYNC\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VSYNC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "TimingManager:timemanager\|res " "Info: Detected ripple clock \"TimingManager:timemanager\|res\" as buffer" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 4 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TimingManager:timemanager\|res" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TimingManager:timemanager\|always1 " "Info: Detected gated clock \"TimingManager:timemanager\|always1\" as buffer" {  } { { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TimingManager:timemanager\|always1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TimingManager:timemanager\|Sig_En " "Info: Detected ripple clock \"TimingManager:timemanager\|Sig_En\" as buffer" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TimingManager:timemanager\|Sig_En" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkdivider:clkdivider0\|t_count\[0\] " "Info: Detected ripple clock \"clkdivider:clkdivider0\|t_count\[0\]\" as buffer" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 7 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdivider:clkdivider0\|t_count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register clkdivider:clkdivider0\|t_count\[0\] clkdivider:clkdivider0\|t_count\[0\] 304.04 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 304.04 MHz between source register \"clkdivider:clkdivider0\|t_count\[0\]\" and destination register \"clkdivider:clkdivider0\|t_count\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.502 ns + Longest register register " "Info: + Longest register to register delay is 1.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkdivider:clkdivider0\|t_count\[0\] 1 REG LC_X1_Y5_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|t_count\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.591 ns) 1.502 ns clkdivider:clkdivider0\|t_count\[0\] 2 REG LC_X1_Y5_N2 2 " "Info: 2: + IC(0.911 ns) + CELL(0.591 ns) = 1.502 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|t_count\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { clkdivider:clkdivider0|t_count[0] clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 39.35 % ) " "Info: Total cell delay = 0.591 ns ( 39.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.911 ns ( 60.65 % ) " "Info: Total interconnect delay = 0.911 ns ( 60.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { clkdivider:clkdivider0|t_count[0] clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "1.502 ns" { clkdivider:clkdivider0|t_count[0] {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.911ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.302 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.918 ns) 3.302 ns clkdivider:clkdivider0\|t_count\[0\] 2 REG LC_X1_Y5_N2 2 " "Info: 2: + IC(1.221 ns) + CELL(0.918 ns) = 3.302 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|t_count\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 63.02 % ) " "Info: Total cell delay = 2.081 ns ( 63.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 36.98 % ) " "Info: Total interconnect delay = 1.221 ns ( 36.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.302 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "3.302 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 1.221ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.302 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.918 ns) 3.302 ns clkdivider:clkdivider0\|t_count\[0\] 2 REG LC_X1_Y5_N2 2 " "Info: 2: + IC(1.221 ns) + CELL(0.918 ns) = 3.302 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|t_count\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 63.02 % ) " "Info: Total cell delay = 2.081 ns ( 63.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 36.98 % ) " "Info: Total interconnect delay = 1.221 ns ( 36.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.302 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "3.302 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 1.221ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.302 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "3.302 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 1.221ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "3.302 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 1.221ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { clkdivider:clkdivider0|t_count[0] clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "1.502 ns" { clkdivider:clkdivider0|t_count[0] {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.911ns } { 0.000ns 0.591ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.302 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "3.302 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 1.221ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "3.302 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 1.221ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { clkdivider:clkdivider0|t_count[0] {} } {  } {  } "" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 7 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pclk register TimingManager:timemanager\|foo\[6\] register TimingManager:timemanager\|Sig_En 55.44 MHz 18.038 ns Internal " "Info: Clock \"pclk\" has Internal fmax of 55.44 MHz between source register \"TimingManager:timemanager\|foo\[6\]\" and destination register \"TimingManager:timemanager\|Sig_En\" (period= 18.038 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.991 ns + Longest register register " "Info: + Longest register to register delay is 1.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TimingManager:timemanager\|foo\[6\] 1 REG LC_X9_Y6_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N9; Fanout = 3; REG Node = 'TimingManager:timemanager\|foo\[6\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimingManager:timemanager|foo[6] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.200 ns) 1.095 ns TimingManager:timemanager\|always2~0 2 COMB LC_X9_Y6_N7 1 " "Info: 2: + IC(0.895 ns) + CELL(0.200 ns) = 1.095 ns; Loc. = LC_X9_Y6_N7; Fanout = 1; COMB Node = 'TimingManager:timemanager\|always2~0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { TimingManager:timemanager|foo[6] TimingManager:timemanager|always2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 1.991 ns TimingManager:timemanager\|Sig_En 3 REG LC_X9_Y6_N8 21 " "Info: 3: + IC(0.305 ns) + CELL(0.591 ns) = 1.991 ns; Loc. = LC_X9_Y6_N8; Fanout = 21; REG Node = 'TimingManager:timemanager\|Sig_En'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { TimingManager:timemanager|always2~0 TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.791 ns ( 39.73 % ) " "Info: Total cell delay = 0.791 ns ( 39.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 60.27 % ) " "Info: Total interconnect delay = 1.200 ns ( 60.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { TimingManager:timemanager|foo[6] TimingManager:timemanager|always2~0 TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "1.991 ns" { TimingManager:timemanager|foo[6] {} TimingManager:timemanager|always2~0 {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.895ns 0.305ns } { 0.000ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.319 ns - Smallest " "Info: - Smallest clock skew is -6.319 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 7.529 ns + Shortest register " "Info: + Shortest clock path from clock \"pclk\" to destination register is 7.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'pclk'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.479 ns) + CELL(0.918 ns) 7.529 ns TimingManager:timemanager\|Sig_En 2 REG LC_X9_Y6_N8 21 " "Info: 2: + IC(5.479 ns) + CELL(0.918 ns) = 7.529 ns; Loc. = LC_X9_Y6_N8; Fanout = 21; REG Node = 'TimingManager:timemanager\|Sig_En'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.397 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 27.23 % ) " "Info: Total cell delay = 2.050 ns ( 27.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.479 ns ( 72.77 % ) " "Info: Total interconnect delay = 5.479 ns ( 72.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.529 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.529 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 5.479ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk source 13.848 ns - Longest register " "Info: - Longest clock path from clock \"pclk\" to source register is 13.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'pclk'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.479 ns) + CELL(1.294 ns) 7.905 ns TimingManager:timemanager\|res 2 REG LC_X9_Y6_N7 1 " "Info: 2: + IC(5.479 ns) + CELL(1.294 ns) = 7.905 ns; Loc. = LC_X9_Y6_N7; Fanout = 1; REG Node = 'TimingManager:timemanager\|res'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.773 ns" { pclk TimingManager:timemanager|res } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.511 ns) 9.362 ns TimingManager:timemanager\|always1 3 COMB LC_X9_Y6_N0 7 " "Info: 3: + IC(0.946 ns) + CELL(0.511 ns) = 9.362 ns; Loc. = LC_X9_Y6_N0; Fanout = 7; COMB Node = 'TimingManager:timemanager\|always1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { TimingManager:timemanager|res TimingManager:timemanager|always1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.568 ns) + CELL(0.918 ns) 13.848 ns TimingManager:timemanager\|foo\[6\] 4 REG LC_X9_Y6_N9 3 " "Info: 4: + IC(3.568 ns) + CELL(0.918 ns) = 13.848 ns; Loc. = LC_X9_Y6_N9; Fanout = 3; REG Node = 'TimingManager:timemanager\|foo\[6\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.486 ns" { TimingManager:timemanager|always1 TimingManager:timemanager|foo[6] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.855 ns ( 27.84 % ) " "Info: Total cell delay = 3.855 ns ( 27.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.993 ns ( 72.16 % ) " "Info: Total interconnect delay = 9.993 ns ( 72.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.848 ns" { pclk TimingManager:timemanager|res TimingManager:timemanager|always1 TimingManager:timemanager|foo[6] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "13.848 ns" { pclk {} pclk~combout {} TimingManager:timemanager|res {} TimingManager:timemanager|always1 {} TimingManager:timemanager|foo[6] {} } { 0.000ns 0.000ns 5.479ns 0.946ns 3.568ns } { 0.000ns 1.132ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.529 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.529 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 5.479ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.848 ns" { pclk TimingManager:timemanager|res TimingManager:timemanager|always1 TimingManager:timemanager|foo[6] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "13.848 ns" { pclk {} pclk~combout {} TimingManager:timemanager|res {} TimingManager:timemanager|always1 {} TimingManager:timemanager|foo[6] {} } { 0.000ns 0.000ns 5.479ns 0.946ns 3.568ns } { 0.000ns 1.132ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 15 -1 0 } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { TimingManager:timemanager|foo[6] TimingManager:timemanager|always2~0 TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "1.991 ns" { TimingManager:timemanager|foo[6] {} TimingManager:timemanager|always2~0 {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.895ns 0.305ns } { 0.000ns 0.200ns 0.591ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.529 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.529 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 5.479ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.848 ns" { pclk TimingManager:timemanager|res TimingManager:timemanager|always1 TimingManager:timemanager|foo[6] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "13.848 ns" { pclk {} pclk~combout {} TimingManager:timemanager|res {} TimingManager:timemanager|always1 {} TimingManager:timemanager|foo[6] {} } { 0.000ns 0.000ns 5.479ns 0.946ns 3.568ns } { 0.000ns 1.132ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "HREF " "Info: No valid register-to-register data paths exist for clock \"HREF\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "VSYNC " "Info: No valid register-to-register data paths exist for clock \"VSYNC\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "TimingManager:timemanager\|Sig_En HREF pclk -0.670 ns register " "Info: tsu for register \"TimingManager:timemanager\|Sig_En\" (data pin = \"HREF\", clock pin = \"pclk\") is -0.670 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.526 ns + Longest pin register " "Info: + Longest pin to register delay is 6.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns HREF 1 CLK PIN_4 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 11; CLK Node = 'HREF'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HREF } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.758 ns) + CELL(0.740 ns) 5.630 ns TimingManager:timemanager\|always2~0 2 COMB LC_X9_Y6_N7 1 " "Info: 2: + IC(3.758 ns) + CELL(0.740 ns) = 5.630 ns; Loc. = LC_X9_Y6_N7; Fanout = 1; COMB Node = 'TimingManager:timemanager\|always2~0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.498 ns" { HREF TimingManager:timemanager|always2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 6.526 ns TimingManager:timemanager\|Sig_En 3 REG LC_X9_Y6_N8 21 " "Info: 3: + IC(0.305 ns) + CELL(0.591 ns) = 6.526 ns; Loc. = LC_X9_Y6_N8; Fanout = 21; REG Node = 'TimingManager:timemanager\|Sig_En'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { TimingManager:timemanager|always2~0 TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.463 ns ( 37.74 % ) " "Info: Total cell delay = 2.463 ns ( 37.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.063 ns ( 62.26 % ) " "Info: Total interconnect delay = 4.063 ns ( 62.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.526 ns" { HREF TimingManager:timemanager|always2~0 TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "6.526 ns" { HREF {} HREF~combout {} TimingManager:timemanager|always2~0 {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 3.758ns 0.305ns } { 0.000ns 1.132ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 7.529 ns - Shortest register " "Info: - Shortest clock path from clock \"pclk\" to destination register is 7.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'pclk'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.479 ns) + CELL(0.918 ns) 7.529 ns TimingManager:timemanager\|Sig_En 2 REG LC_X9_Y6_N8 21 " "Info: 2: + IC(5.479 ns) + CELL(0.918 ns) = 7.529 ns; Loc. = LC_X9_Y6_N8; Fanout = 21; REG Node = 'TimingManager:timemanager\|Sig_En'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.397 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 27.23 % ) " "Info: Total cell delay = 2.050 ns ( 27.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.479 ns ( 72.77 % ) " "Info: Total interconnect delay = 5.479 ns ( 72.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.529 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.529 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 5.479ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.526 ns" { HREF TimingManager:timemanager|always2~0 TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "6.526 ns" { HREF {} HREF~combout {} TimingManager:timemanager|always2~0 {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 3.758ns 0.305ns } { 0.000ns 1.132ns 0.740ns 0.591ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.529 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.529 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 5.479ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "pclk SRAM_address\[10\] memoryaddressor:menaddr\|preAddress\[10\] 18.674 ns register " "Info: tco from clock \"pclk\" to destination pin \"SRAM_address\[10\]\" through register \"memoryaddressor:menaddr\|preAddress\[10\]\" is 18.674 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk source 12.690 ns + Longest register " "Info: + Longest clock path from clock \"pclk\" to source register is 12.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'pclk'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.479 ns) + CELL(1.294 ns) 7.905 ns TimingManager:timemanager\|Sig_En 2 REG LC_X9_Y6_N8 21 " "Info: 2: + IC(5.479 ns) + CELL(1.294 ns) = 7.905 ns; Loc. = LC_X9_Y6_N8; Fanout = 21; REG Node = 'TimingManager:timemanager\|Sig_En'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.773 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.867 ns) + CELL(0.918 ns) 12.690 ns memoryaddressor:menaddr\|preAddress\[10\] 3 REG LC_X9_Y7_N2 4 " "Info: 3: + IC(3.867 ns) + CELL(0.918 ns) = 12.690 ns; Loc. = LC_X9_Y7_N2; Fanout = 4; REG Node = 'memoryaddressor:menaddr\|preAddress\[10\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.785 ns" { TimingManager:timemanager|Sig_En memoryaddressor:menaddr|preAddress[10] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 26.35 % ) " "Info: Total cell delay = 3.344 ns ( 26.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.346 ns ( 73.65 % ) " "Info: Total interconnect delay = 9.346 ns ( 73.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.690 ns" { pclk TimingManager:timemanager|Sig_En memoryaddressor:menaddr|preAddress[10] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "12.690 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} memoryaddressor:menaddr|preAddress[10] {} } { 0.000ns 0.000ns 5.479ns 3.867ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 108 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.608 ns + Longest register pin " "Info: + Longest register to pin delay is 5.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memoryaddressor:menaddr\|preAddress\[10\] 1 REG LC_X9_Y7_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N2; Fanout = 4; REG Node = 'memoryaddressor:menaddr\|preAddress\[10\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoryaddressor:menaddr|preAddress[10] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.286 ns) + CELL(2.322 ns) 5.608 ns SRAM_address\[10\] 2 PIN PIN_30 0 " "Info: 2: + IC(3.286 ns) + CELL(2.322 ns) = 5.608 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'SRAM_address\[10\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.608 ns" { memoryaddressor:menaddr|preAddress[10] SRAM_address[10] } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 41.41 % ) " "Info: Total cell delay = 2.322 ns ( 41.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.286 ns ( 58.59 % ) " "Info: Total interconnect delay = 3.286 ns ( 58.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.608 ns" { memoryaddressor:menaddr|preAddress[10] SRAM_address[10] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.608 ns" { memoryaddressor:menaddr|preAddress[10] {} SRAM_address[10] {} } { 0.000ns 3.286ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.690 ns" { pclk TimingManager:timemanager|Sig_En memoryaddressor:menaddr|preAddress[10] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "12.690 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} memoryaddressor:menaddr|preAddress[10] {} } { 0.000ns 0.000ns 5.479ns 3.867ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.608 ns" { memoryaddressor:menaddr|preAddress[10] SRAM_address[10] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.608 ns" { memoryaddressor:menaddr|preAddress[10] {} SRAM_address[10] {} } { 0.000ns 3.286ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pclk WEb 10.948 ns Longest " "Info: Longest tpd from source pin \"pclk\" to destination pin \"WEb\" is 10.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'pclk'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.711 ns) + CELL(0.740 ns) 5.583 ns memoryaddressor:menaddr\|WEb 2 COMB LC_X9_Y4_N2 17 " "Info: 2: + IC(3.711 ns) + CELL(0.740 ns) = 5.583 ns; Loc. = LC_X9_Y4_N2; Fanout = 17; COMB Node = 'memoryaddressor:menaddr\|WEb'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.451 ns" { pclk memoryaddressor:menaddr|WEb } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.043 ns) + CELL(2.322 ns) 10.948 ns WEb 3 PIN PIN_21 0 " "Info: 3: + IC(3.043 ns) + CELL(2.322 ns) = 10.948 ns; Loc. = PIN_21; Fanout = 0; PIN Node = 'WEb'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.365 ns" { memoryaddressor:menaddr|WEb WEb } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.194 ns ( 38.31 % ) " "Info: Total cell delay = 4.194 ns ( 38.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.754 ns ( 61.69 % ) " "Info: Total interconnect delay = 6.754 ns ( 61.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.948 ns" { pclk memoryaddressor:menaddr|WEb WEb } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "10.948 ns" { pclk {} pclk~combout {} memoryaddressor:menaddr|WEb {} WEb {} } { 0.000ns 0.000ns 3.711ns 3.043ns } { 0.000ns 1.132ns 0.740ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "TimingManager:timemanager\|res HREF pclk 1.799 ns register " "Info: th for register \"TimingManager:timemanager\|res\" (data pin = \"HREF\", clock pin = \"pclk\") is 1.799 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 7.529 ns + Longest register " "Info: + Longest clock path from clock \"pclk\" to destination register is 7.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'pclk'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.479 ns) + CELL(0.918 ns) 7.529 ns TimingManager:timemanager\|res 2 REG LC_X9_Y6_N7 1 " "Info: 2: + IC(5.479 ns) + CELL(0.918 ns) = 7.529 ns; Loc. = LC_X9_Y6_N7; Fanout = 1; REG Node = 'TimingManager:timemanager\|res'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.397 ns" { pclk TimingManager:timemanager|res } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 27.23 % ) " "Info: Total cell delay = 2.050 ns ( 27.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.479 ns ( 72.77 % ) " "Info: Total interconnect delay = 5.479 ns ( 72.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.529 ns" { pclk TimingManager:timemanager|res } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.529 ns" { pclk {} pclk~combout {} TimingManager:timemanager|res {} } { 0.000ns 0.000ns 5.479ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.951 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns HREF 1 CLK PIN_4 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 11; CLK Node = 'HREF'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HREF } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.758 ns) + CELL(1.061 ns) 5.951 ns TimingManager:timemanager\|res 2 REG LC_X9_Y6_N7 1 " "Info: 2: + IC(3.758 ns) + CELL(1.061 ns) = 5.951 ns; Loc. = LC_X9_Y6_N7; Fanout = 1; REG Node = 'TimingManager:timemanager\|res'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.819 ns" { HREF TimingManager:timemanager|res } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 36.85 % ) " "Info: Total cell delay = 2.193 ns ( 36.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.758 ns ( 63.15 % ) " "Info: Total interconnect delay = 3.758 ns ( 63.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.951 ns" { HREF TimingManager:timemanager|res } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.951 ns" { HREF {} HREF~combout {} TimingManager:timemanager|res {} } { 0.000ns 0.000ns 3.758ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.529 ns" { pclk TimingManager:timemanager|res } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.529 ns" { pclk {} pclk~combout {} TimingManager:timemanager|res {} } { 0.000ns 0.000ns 5.479ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.951 ns" { HREF TimingManager:timemanager|res } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.951 ns" { HREF {} HREF~combout {} TimingManager:timemanager|res {} } { 0.000ns 0.000ns 3.758ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 27 19:45:21 2010 " "Info: Processing ended: Mon Dec 27 19:45:21 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
