// Seed: 1983855721
module module_0 (
    input wor id_0,
    output wor id_1,
    input supply1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    output wor id_5,
    input tri id_6,
    input supply1 id_7,
    input wire id_8,
    input tri1 id_9,
    input uwire id_10,
    output supply1 id_11,
    input wor id_12,
    output tri id_13,
    output tri0 id_14,
    output uwire id_15,
    input wor id_16,
    output uwire id_17,
    output uwire id_18
);
  always @(posedge id_8 or posedge -1);
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    id_20,
    input tri1 id_3,
    input wand id_4,
    output uwire id_5,
    input tri0 id_6,
    input wor id_7,
    input wire id_8,
    input wire id_9,
    inout wire id_10,
    output tri0 id_11,
    input wor id_12,
    input tri0 id_13,
    output supply1 id_14,
    input wor id_15,
    output supply1 id_16,
    output wand id_17,
    output supply1 id_18
);
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_7,
      id_5,
      id_3,
      id_18,
      id_6,
      id_12,
      id_0,
      id_10,
      id_12,
      id_10,
      id_9,
      id_11,
      id_10,
      id_17,
      id_12,
      id_5,
      id_11
  );
  assign modCall_1.id_6 = 0;
endmodule
