// Seed: 999191244
module module_0 (
    input  wor  id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    input  wire id_3,
    output tri0 id_4,
    input  tri  id_5,
    output wand id_6,
    output wand id_7,
    output wor  id_8
);
  wire id_10;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd28
) (
    input wire id_0,
    input wand id_1,
    input supply0 id_2,
    input uwire id_3,
    output wire id_4,
    input wor id_5,
    output uwire id_6,
    input supply1 id_7,
    input supply0 id_8,
    input tri0 id_9,
    output uwire id_10,
    input tri _id_11,
    input supply1 id_12,
    input tri0 id_13,
    output tri1 id_14,
    output wand id_15,
    input uwire id_16,
    input wand id_17,
    input wand id_18,
    output wor id_19,
    input supply0 id_20,
    input uwire id_21,
    input supply0 id_22,
    output tri id_23,
    input supply1 id_24,
    output tri id_25
);
  logic [-1 : id_11] id_27;
  ;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_5,
      id_9,
      id_6,
      id_20,
      id_25,
      id_23,
      id_15
  );
endmodule
