--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf elbertv2.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6585 paths analyzed, 432 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.069ns.
--------------------------------------------------------------------------------

Paths for end point conteo_color_16 (SLICE_X17Y24.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Conteo_1 (FF)
  Destination:          conteo_color_16 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.076ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.288 - 0.281)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Conteo_1 to conteo_color_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y16.YQ      Tcko                  0.524   Conteo<0>
                                                       Conteo_1
    SLICE_X21Y20.F1      net (fanout=2)        0.960   Conteo<1>
    SLICE_X21Y20.COUT    Topcyf                1.026   Mcompar_salida_color_cmp_lt0000_cy<1>
                                                       Mcompar_salida_color_cmp_lt0000_lut<0>
                                                       Mcompar_salida_color_cmp_lt0000_cy<0>
                                                       Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X21Y21.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<3>
                                                       Mcompar_salida_color_cmp_lt0000_cy<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X21Y22.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<5>
                                                       Mcompar_salida_color_cmp_lt0000_cy<4>
                                                       Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X21Y23.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<7>
                                                       Mcompar_salida_color_cmp_lt0000_cy<6>
                                                       Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X21Y24.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<9>
                                                       Mcompar_salida_color_cmp_lt0000_cy<8>
                                                       Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X21Y25.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<11>
                                                       Mcompar_salida_color_cmp_lt0000_cy<10>
                                                       Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X20Y26.G1      net (fanout=1)        0.444   Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X20Y26.Y       Tilo                  0.616   conteo_color_and0000
                                                       Mcompar_salida_color_cmp_lt0000_cy<13>1
    SLICE_X20Y26.F4      net (fanout=35)       0.186   Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X20Y26.X       Tilo                  0.601   conteo_color_and0000
                                                       conteo_color_and00001
    SLICE_X17Y24.SR      net (fanout=16)       1.636   conteo_color_and0000
    SLICE_X17Y24.CLK     Tsrck                 0.433   conteo_color<16>
                                                       conteo_color_16
    -------------------------------------------------  ---------------------------
    Total                                      7.076ns (3.850ns logic, 3.226ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Conteo_4 (FF)
  Destination:          conteo_color_16 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.852ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.288 - 0.296)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Conteo_4 to conteo_color_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y18.XQ      Tcko                  0.495   Conteo<4>
                                                       Conteo_4
    SLICE_X21Y21.F1      net (fanout=2)        0.895   Conteo<4>
    SLICE_X21Y21.COUT    Topcyf                1.026   Mcompar_salida_color_cmp_lt0000_cy<3>
                                                       Mcompar_salida_color_cmp_lt0000_lut<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X21Y22.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<5>
                                                       Mcompar_salida_color_cmp_lt0000_cy<4>
                                                       Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X21Y23.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<7>
                                                       Mcompar_salida_color_cmp_lt0000_cy<6>
                                                       Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X21Y24.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<9>
                                                       Mcompar_salida_color_cmp_lt0000_cy<8>
                                                       Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X21Y25.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<11>
                                                       Mcompar_salida_color_cmp_lt0000_cy<10>
                                                       Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X20Y26.G1      net (fanout=1)        0.444   Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X20Y26.Y       Tilo                  0.616   conteo_color_and0000
                                                       Mcompar_salida_color_cmp_lt0000_cy<13>1
    SLICE_X20Y26.F4      net (fanout=35)       0.186   Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X20Y26.X       Tilo                  0.601   conteo_color_and0000
                                                       conteo_color_and00001
    SLICE_X17Y24.SR      net (fanout=16)       1.636   conteo_color_and0000
    SLICE_X17Y24.CLK     Tsrck                 0.433   conteo_color<16>
                                                       conteo_color_16
    -------------------------------------------------  ---------------------------
    Total                                      6.852ns (3.691ns logic, 3.161ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Conteo_3 (FF)
  Destination:          conteo_color_16 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.790ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.288 - 0.281)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Conteo_3 to conteo_color_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y17.YQ      Tcko                  0.524   Conteo<2>
                                                       Conteo_3
    SLICE_X21Y20.G1      net (fanout=2)        0.691   Conteo<3>
    SLICE_X21Y20.COUT    Topcyg                1.009   Mcompar_salida_color_cmp_lt0000_cy<1>
                                                       Mcompar_salida_color_cmp_lt0000_lut<1>_INV_0
                                                       Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X21Y21.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<3>
                                                       Mcompar_salida_color_cmp_lt0000_cy<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X21Y22.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<5>
                                                       Mcompar_salida_color_cmp_lt0000_cy<4>
                                                       Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X21Y23.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<7>
                                                       Mcompar_salida_color_cmp_lt0000_cy<6>
                                                       Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X21Y24.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<9>
                                                       Mcompar_salida_color_cmp_lt0000_cy<8>
                                                       Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X21Y25.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<11>
                                                       Mcompar_salida_color_cmp_lt0000_cy<10>
                                                       Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X20Y26.G1      net (fanout=1)        0.444   Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X20Y26.Y       Tilo                  0.616   conteo_color_and0000
                                                       Mcompar_salida_color_cmp_lt0000_cy<13>1
    SLICE_X20Y26.F4      net (fanout=35)       0.186   Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X20Y26.X       Tilo                  0.601   conteo_color_and0000
                                                       conteo_color_and00001
    SLICE_X17Y24.SR      net (fanout=16)       1.636   conteo_color_and0000
    SLICE_X17Y24.CLK     Tsrck                 0.433   conteo_color<16>
                                                       conteo_color_16
    -------------------------------------------------  ---------------------------
    Total                                      6.790ns (3.833ns logic, 2.957ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point conteo_color_17 (SLICE_X17Y24.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Conteo_1 (FF)
  Destination:          conteo_color_17 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.076ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.288 - 0.281)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Conteo_1 to conteo_color_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y16.YQ      Tcko                  0.524   Conteo<0>
                                                       Conteo_1
    SLICE_X21Y20.F1      net (fanout=2)        0.960   Conteo<1>
    SLICE_X21Y20.COUT    Topcyf                1.026   Mcompar_salida_color_cmp_lt0000_cy<1>
                                                       Mcompar_salida_color_cmp_lt0000_lut<0>
                                                       Mcompar_salida_color_cmp_lt0000_cy<0>
                                                       Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X21Y21.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<3>
                                                       Mcompar_salida_color_cmp_lt0000_cy<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X21Y22.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<5>
                                                       Mcompar_salida_color_cmp_lt0000_cy<4>
                                                       Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X21Y23.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<7>
                                                       Mcompar_salida_color_cmp_lt0000_cy<6>
                                                       Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X21Y24.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<9>
                                                       Mcompar_salida_color_cmp_lt0000_cy<8>
                                                       Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X21Y25.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<11>
                                                       Mcompar_salida_color_cmp_lt0000_cy<10>
                                                       Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X20Y26.G1      net (fanout=1)        0.444   Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X20Y26.Y       Tilo                  0.616   conteo_color_and0000
                                                       Mcompar_salida_color_cmp_lt0000_cy<13>1
    SLICE_X20Y26.F4      net (fanout=35)       0.186   Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X20Y26.X       Tilo                  0.601   conteo_color_and0000
                                                       conteo_color_and00001
    SLICE_X17Y24.SR      net (fanout=16)       1.636   conteo_color_and0000
    SLICE_X17Y24.CLK     Tsrck                 0.433   conteo_color<16>
                                                       conteo_color_17
    -------------------------------------------------  ---------------------------
    Total                                      7.076ns (3.850ns logic, 3.226ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Conteo_4 (FF)
  Destination:          conteo_color_17 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.852ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.288 - 0.296)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Conteo_4 to conteo_color_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y18.XQ      Tcko                  0.495   Conteo<4>
                                                       Conteo_4
    SLICE_X21Y21.F1      net (fanout=2)        0.895   Conteo<4>
    SLICE_X21Y21.COUT    Topcyf                1.026   Mcompar_salida_color_cmp_lt0000_cy<3>
                                                       Mcompar_salida_color_cmp_lt0000_lut<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X21Y22.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<5>
                                                       Mcompar_salida_color_cmp_lt0000_cy<4>
                                                       Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X21Y23.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<7>
                                                       Mcompar_salida_color_cmp_lt0000_cy<6>
                                                       Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X21Y24.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<9>
                                                       Mcompar_salida_color_cmp_lt0000_cy<8>
                                                       Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X21Y25.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<11>
                                                       Mcompar_salida_color_cmp_lt0000_cy<10>
                                                       Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X20Y26.G1      net (fanout=1)        0.444   Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X20Y26.Y       Tilo                  0.616   conteo_color_and0000
                                                       Mcompar_salida_color_cmp_lt0000_cy<13>1
    SLICE_X20Y26.F4      net (fanout=35)       0.186   Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X20Y26.X       Tilo                  0.601   conteo_color_and0000
                                                       conteo_color_and00001
    SLICE_X17Y24.SR      net (fanout=16)       1.636   conteo_color_and0000
    SLICE_X17Y24.CLK     Tsrck                 0.433   conteo_color<16>
                                                       conteo_color_17
    -------------------------------------------------  ---------------------------
    Total                                      6.852ns (3.691ns logic, 3.161ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Conteo_3 (FF)
  Destination:          conteo_color_17 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.790ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.288 - 0.281)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Conteo_3 to conteo_color_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y17.YQ      Tcko                  0.524   Conteo<2>
                                                       Conteo_3
    SLICE_X21Y20.G1      net (fanout=2)        0.691   Conteo<3>
    SLICE_X21Y20.COUT    Topcyg                1.009   Mcompar_salida_color_cmp_lt0000_cy<1>
                                                       Mcompar_salida_color_cmp_lt0000_lut<1>_INV_0
                                                       Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X21Y21.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<3>
                                                       Mcompar_salida_color_cmp_lt0000_cy<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X21Y22.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<5>
                                                       Mcompar_salida_color_cmp_lt0000_cy<4>
                                                       Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X21Y23.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<7>
                                                       Mcompar_salida_color_cmp_lt0000_cy<6>
                                                       Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X21Y24.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<9>
                                                       Mcompar_salida_color_cmp_lt0000_cy<8>
                                                       Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X21Y25.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<11>
                                                       Mcompar_salida_color_cmp_lt0000_cy<10>
                                                       Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X20Y26.G1      net (fanout=1)        0.444   Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X20Y26.Y       Tilo                  0.616   conteo_color_and0000
                                                       Mcompar_salida_color_cmp_lt0000_cy<13>1
    SLICE_X20Y26.F4      net (fanout=35)       0.186   Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X20Y26.X       Tilo                  0.601   conteo_color_and0000
                                                       conteo_color_and00001
    SLICE_X17Y24.SR      net (fanout=16)       1.636   conteo_color_and0000
    SLICE_X17Y24.CLK     Tsrck                 0.433   conteo_color<16>
                                                       conteo_color_17
    -------------------------------------------------  ---------------------------
    Total                                      6.790ns (3.833ns logic, 2.957ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point conteo_color_18 (SLICE_X17Y25.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Conteo_1 (FF)
  Destination:          conteo_color_18 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.076ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.288 - 0.281)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Conteo_1 to conteo_color_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y16.YQ      Tcko                  0.524   Conteo<0>
                                                       Conteo_1
    SLICE_X21Y20.F1      net (fanout=2)        0.960   Conteo<1>
    SLICE_X21Y20.COUT    Topcyf                1.026   Mcompar_salida_color_cmp_lt0000_cy<1>
                                                       Mcompar_salida_color_cmp_lt0000_lut<0>
                                                       Mcompar_salida_color_cmp_lt0000_cy<0>
                                                       Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X21Y21.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<3>
                                                       Mcompar_salida_color_cmp_lt0000_cy<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X21Y22.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<5>
                                                       Mcompar_salida_color_cmp_lt0000_cy<4>
                                                       Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X21Y23.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<7>
                                                       Mcompar_salida_color_cmp_lt0000_cy<6>
                                                       Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X21Y24.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<9>
                                                       Mcompar_salida_color_cmp_lt0000_cy<8>
                                                       Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X21Y25.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<11>
                                                       Mcompar_salida_color_cmp_lt0000_cy<10>
                                                       Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X20Y26.G1      net (fanout=1)        0.444   Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X20Y26.Y       Tilo                  0.616   conteo_color_and0000
                                                       Mcompar_salida_color_cmp_lt0000_cy<13>1
    SLICE_X20Y26.F4      net (fanout=35)       0.186   Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X20Y26.X       Tilo                  0.601   conteo_color_and0000
                                                       conteo_color_and00001
    SLICE_X17Y25.SR      net (fanout=16)       1.636   conteo_color_and0000
    SLICE_X17Y25.CLK     Tsrck                 0.433   conteo_color<18>
                                                       conteo_color_18
    -------------------------------------------------  ---------------------------
    Total                                      7.076ns (3.850ns logic, 3.226ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Conteo_4 (FF)
  Destination:          conteo_color_18 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.852ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.288 - 0.296)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Conteo_4 to conteo_color_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y18.XQ      Tcko                  0.495   Conteo<4>
                                                       Conteo_4
    SLICE_X21Y21.F1      net (fanout=2)        0.895   Conteo<4>
    SLICE_X21Y21.COUT    Topcyf                1.026   Mcompar_salida_color_cmp_lt0000_cy<3>
                                                       Mcompar_salida_color_cmp_lt0000_lut<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X21Y22.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<5>
                                                       Mcompar_salida_color_cmp_lt0000_cy<4>
                                                       Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X21Y23.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<7>
                                                       Mcompar_salida_color_cmp_lt0000_cy<6>
                                                       Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X21Y24.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<9>
                                                       Mcompar_salida_color_cmp_lt0000_cy<8>
                                                       Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X21Y25.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<11>
                                                       Mcompar_salida_color_cmp_lt0000_cy<10>
                                                       Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X20Y26.G1      net (fanout=1)        0.444   Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X20Y26.Y       Tilo                  0.616   conteo_color_and0000
                                                       Mcompar_salida_color_cmp_lt0000_cy<13>1
    SLICE_X20Y26.F4      net (fanout=35)       0.186   Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X20Y26.X       Tilo                  0.601   conteo_color_and0000
                                                       conteo_color_and00001
    SLICE_X17Y25.SR      net (fanout=16)       1.636   conteo_color_and0000
    SLICE_X17Y25.CLK     Tsrck                 0.433   conteo_color<18>
                                                       conteo_color_18
    -------------------------------------------------  ---------------------------
    Total                                      6.852ns (3.691ns logic, 3.161ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Conteo_3 (FF)
  Destination:          conteo_color_18 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.790ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.288 - 0.281)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Conteo_3 to conteo_color_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y17.YQ      Tcko                  0.524   Conteo<2>
                                                       Conteo_3
    SLICE_X21Y20.G1      net (fanout=2)        0.691   Conteo<3>
    SLICE_X21Y20.COUT    Topcyg                1.009   Mcompar_salida_color_cmp_lt0000_cy<1>
                                                       Mcompar_salida_color_cmp_lt0000_lut<1>_INV_0
                                                       Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X21Y21.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<3>
                                                       Mcompar_salida_color_cmp_lt0000_cy<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X21Y22.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<5>
                                                       Mcompar_salida_color_cmp_lt0000_cy<4>
                                                       Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X21Y23.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<7>
                                                       Mcompar_salida_color_cmp_lt0000_cy<6>
                                                       Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X21Y24.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<9>
                                                       Mcompar_salida_color_cmp_lt0000_cy<8>
                                                       Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X21Y25.COUT    Tbyp                  0.130   Mcompar_salida_color_cmp_lt0000_cy<11>
                                                       Mcompar_salida_color_cmp_lt0000_cy<10>
                                                       Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X20Y26.G1      net (fanout=1)        0.444   Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X20Y26.Y       Tilo                  0.616   conteo_color_and0000
                                                       Mcompar_salida_color_cmp_lt0000_cy<13>1
    SLICE_X20Y26.F4      net (fanout=35)       0.186   Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X20Y26.X       Tilo                  0.601   conteo_color_and0000
                                                       conteo_color_and00001
    SLICE_X17Y25.SR      net (fanout=16)       1.636   conteo_color_and0000
    SLICE_X17Y25.CLK     Tsrck                 0.433   conteo_color<18>
                                                       conteo_color_18
    -------------------------------------------------  ---------------------------
    Total                                      6.790ns (3.833ns logic, 2.957ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point conteo_color_2 (SLICE_X17Y17.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conteo_color_2 (FF)
  Destination:          conteo_color_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.356ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: conteo_color_2 to conteo_color_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.XQ      Tcko                  0.396   conteo_color<2>
                                                       conteo_color_2
    SLICE_X17Y17.F4      net (fanout=2)        0.258   conteo_color<2>
    SLICE_X17Y17.CLK     Tckf        (-Th)    -0.702   conteo_color<2>
                                                       conteo_color<2>_rt
                                                       Mcount_conteo_color_xor<2>
                                                       conteo_color_2
    -------------------------------------------------  ---------------------------
    Total                                      1.356ns (1.098ns logic, 0.258ns route)
                                                       (81.0% logic, 19.0% route)

--------------------------------------------------------------------------------

Paths for end point Conteo_24 (SLICE_X23Y28.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Conteo_24 (FF)
  Destination:          Conteo_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Conteo_24 to Conteo_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.XQ      Tcko                  0.396   Conteo<24>
                                                       Conteo_24
    SLICE_X23Y28.F3      net (fanout=2)        0.269   Conteo<24>
    SLICE_X23Y28.CLK     Tckf        (-Th)    -0.702   Conteo<24>
                                                       Conteo<24>_rt
                                                       Mcount_Conteo_xor<24>
                                                       Conteo_24
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (1.098ns logic, 0.269ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point cont_6 (SLICE_X7Y29.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cont_6 (FF)
  Destination:          cont_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.379ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cont_6 to cont_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.XQ       Tcko                  0.396   cont<6>
                                                       cont_6
    SLICE_X7Y29.F3       net (fanout=2)        0.281   cont<6>
    SLICE_X7Y29.CLK      Tckf        (-Th)    -0.702   cont<6>
                                                       cont<6>_rt
                                                       Mcount_cont_xor<6>
                                                       cont_6
    -------------------------------------------------  ---------------------------
    Total                                      1.379ns (1.098ns logic, 0.281ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: grado<0>/CLK
  Logical resource: grado_0/CK
  Location pin: SLICE_X6Y9.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: grado<0>/CLK
  Logical resource: grado_0/CK
  Location pin: SLICE_X6Y9.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: grado<0>/CLK
  Logical resource: grado_1/CK
  Location pin: SLICE_X6Y9.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    7.069|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6585 paths, 0 nets, and 397 connections

Design statistics:
   Minimum period:   7.069ns{1}   (Maximum frequency: 141.463MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr 14 13:05:07 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4521 MB



