<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Tue_03_MIPS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Data_Memory_Block_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Data_Memory_Block_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Data_Memory_Block_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Data_Memory_Block_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="program_memory_block_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="program_memory_block_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1569917307" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1569917307">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1569917307" xil_pn:in_ck="7489596682478440939" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1569917307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Write_Back_Block/write_back_block.v"/>
      <outfile xil_pn:name="Data_Memory_Block_tb.v"/>
      <outfile xil_pn:name="JC_block.v"/>
      <outfile xil_pn:name="PM_Block.v"/>
      <outfile xil_pn:name="Register_Bank_Block.v"/>
      <outfile xil_pn:name="Register_Bank_Block_tb.v"/>
      <outfile xil_pn:name="data_memory_block.v"/>
      <outfile xil_pn:name="dependency_check_block.v"/>
      <outfile xil_pn:name="execution_block.v"/>
      <outfile xil_pn:name="execution_block_tb.v"/>
      <outfile xil_pn:name="jc_block_tb.v"/>
      <outfile xil_pn:name="program_memory_block_tb.v"/>
      <outfile xil_pn:name="stall_control_block.v"/>
      <outfile xil_pn:name="stall_control_block_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1569917336" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8707032150613263016" xil_pn:start_ts="1569917336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1569917336" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6414306466077231302" xil_pn:start_ts="1569917336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1569917311" xil_pn:in_ck="2729355697036807708" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7417731093169792607" xil_pn:start_ts="1569917311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/data_mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/data_mem.v"/>
      <outfile xil_pn:name="ipcore_dir/prog_mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/prog_mem.v"/>
    </transform>
    <transform xil_pn:end_ts="1569917311" xil_pn:in_ck="-7338696076408771681" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1569917311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Write_Back_Block/write_back_block.v"/>
      <outfile xil_pn:name="Data_Memory_Block_tb.v"/>
      <outfile xil_pn:name="JC_block.v"/>
      <outfile xil_pn:name="PM_Block.v"/>
      <outfile xil_pn:name="Register_Bank_Block.v"/>
      <outfile xil_pn:name="Register_Bank_Block_tb.v"/>
      <outfile xil_pn:name="data_memory_block.v"/>
      <outfile xil_pn:name="dependency_check_block.v"/>
      <outfile xil_pn:name="execution_block.v"/>
      <outfile xil_pn:name="execution_block_tb.v"/>
      <outfile xil_pn:name="ipcore_dir/data_mem.v"/>
      <outfile xil_pn:name="ipcore_dir/prog_mem.v"/>
      <outfile xil_pn:name="jc_block_tb.v"/>
      <outfile xil_pn:name="program_memory_block_tb.v"/>
      <outfile xil_pn:name="stall_control_block.v"/>
      <outfile xil_pn:name="stall_control_block_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1569917339" xil_pn:in_ck="-7338696076408771681" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2730847060624005761" xil_pn:start_ts="1569917336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Data_Memory_Block_tb_beh.prj"/>
      <outfile xil_pn:name="Data_Memory_Block_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1569917339" xil_pn:in_ck="-5504854772302451394" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3206676539469106338" xil_pn:start_ts="1569917339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Data_Memory_Block_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
