
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1

# Written on Thu Aug 13 17:28:05 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                Requested      Requested     Clock        Clock                     Clock
Level     Clock                                                Frequency      Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                               3655.0 MHz     0.274         system       system_clkgroup           0    
                                                                                                                                        
0 -       _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock      150.0 MHz      6.667         inferred     Autoconstr_clkgroup_1     268  
                                                                                                                                        
0 -       video_top|I_clk                                      166.1 MHz      6.021         inferred     Autoconstr_clkgroup_0     102  
                                                                                                                                        
0 -       _~rgb2dvi_DVI_TX_Top__|serial_clk_inferred_clock     150.0 MHz      6.667         inferred     Autoconstr_clkgroup_2     4    
                                                                                                                                        
0 -       _~dvi2rgb_DVI_RX_Top__|hdmi_dclk_inferred_clock      150.0 MHz      6.667         inferred     Autoconstr_clkgroup_3     3    
========================================================================================================================================


Clock Load Summary
******************

                                                     Clock     Source                                                        Clock Pin                                           Non-clock Pin     Non-clock Pin
Clock                                                Load      Pin                                                           Seq Example                                         Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                               0         -                                                             -                                                   -                 -            
                                                                                                                                                                                                                
_~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock      268       DVI_RX_Top_inst.dvi2rgb_inst.u_clkdiv5.CLKOUT(CLKDIV)         DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_clk.PCLK      -                 -            
                                                                                                                                                                                                                
video_top|I_clk                                      102       I_clk(port)                                                   setup_flag.C                                        -                 -            
                                                                                                                                                                                                                
_~rgb2dvi_DVI_TX_Top__|serial_clk_inferred_clock     4         DVI_TX_Top_inst.rgb2dvi_inst.TMDSTX_PLL_inst.CLKOUT(PLL)      DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_clk.FCLK      -                 -            
                                                                                                                                                                                                                
_~dvi2rgb_DVI_RX_Top__|hdmi_dclk_inferred_clock      3         DVI_RX_Top_inst.dvi2rgb_inst.TMDSRX_PLL_inst.CLKOUTP(PLL)     DVI_RX_Top_inst.dvi2rgb_inst.u_HDMI_R_DATA.FCLK     -                 -            
================================================================================================================================================================================================================
