{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674162754624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674162754636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 20 02:42:34 2023 " "Processing started: Fri Jan 20 02:42:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674162754636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674162754636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm_motor -c pwm_motor " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_motor -c pwm_motor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674162754636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674162755109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674162755109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PWM_OUT1 pwm_out1 pwm_motor.v(5) " "Verilog HDL Declaration information at pwm_motor.v(5): object \"PWM_OUT1\" differs only in case from object \"pwm_out1\" in the same scope" {  } { { "pwm_motor.v" "" { Text "C:/Users/himan/Desktop/verilog/pwm_motor/pwm_motor.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674162766743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PWM_OUT2 pwm_out2 pwm_motor.v(6) " "Verilog HDL Declaration information at pwm_motor.v(6): object \"PWM_OUT2\" differs only in case from object \"pwm_out2\" in the same scope" {  } { { "pwm_motor.v" "" { Text "C:/Users/himan/Desktop/verilog/pwm_motor/pwm_motor.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674162766743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PWM_OUT3 pwm_out3 pwm_motor.v(7) " "Verilog HDL Declaration information at pwm_motor.v(7): object \"PWM_OUT3\" differs only in case from object \"pwm_out3\" in the same scope" {  } { { "pwm_motor.v" "" { Text "C:/Users/himan/Desktop/verilog/pwm_motor/pwm_motor.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674162766743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PWM_OUT4 pwm_out4 pwm_motor.v(9) " "Verilog HDL Declaration information at pwm_motor.v(9): object \"PWM_OUT4\" differs only in case from object \"pwm_out4\" in the same scope" {  } { { "pwm_motor.v" "" { Text "C:/Users/himan/Desktop/verilog/pwm_motor/pwm_motor.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674162766744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_motor.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_motor " "Found entity 1: pwm_motor" {  } { { "pwm_motor.v" "" { Text "C:/Users/himan/Desktop/verilog/pwm_motor/pwm_motor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674162766746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674162766746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm_motor " "Elaborating entity \"pwm_motor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674162766791 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DUTY_CYCLE pwm_motor.v(14) " "Verilog HDL or VHDL warning at pwm_motor.v(14): object \"DUTY_CYCLE\" assigned a value but never read" {  } { { "pwm_motor.v" "" { Text "C:/Users/himan/Desktop/verilog/pwm_motor/pwm_motor.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674162766792 "|pwm_motor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter pwm_motor.v(29) " "Verilog HDL or VHDL warning at pwm_motor.v(29): object \"counter\" assigned a value but never read" {  } { { "pwm_motor.v" "" { Text "C:/Users/himan/Desktop/verilog/pwm_motor/pwm_motor.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674162766793 "|pwm_motor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pwm_motor.v(42) " "Verilog HDL assignment warning at pwm_motor.v(42): truncated value with size 32 to match size of target (8)" {  } { { "pwm_motor.v" "" { Text "C:/Users/himan/Desktop/verilog/pwm_motor/pwm_motor.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674162766793 "|pwm_motor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pwm_motor.v(89) " "Verilog HDL assignment warning at pwm_motor.v(89): truncated value with size 32 to match size of target (8)" {  } { { "pwm_motor.v" "" { Text "C:/Users/himan/Desktop/verilog/pwm_motor/pwm_motor.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674162766793 "|pwm_motor"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PWM_OUT3 VCC " "Pin \"PWM_OUT3\" is stuck at VCC" {  } { { "pwm_motor.v" "" { Text "C:/Users/himan/Desktop/verilog/pwm_motor/pwm_motor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674162767262 "|pwm_motor|PWM_OUT3"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM_OUT4 GND " "Pin \"PWM_OUT4\" is stuck at GND" {  } { { "pwm_motor.v" "" { Text "C:/Users/himan/Desktop/verilog/pwm_motor/pwm_motor.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674162767262 "|pwm_motor|PWM_OUT4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1674162767262 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674162767343 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/himan/Desktop/verilog/pwm_motor/output_files/pwm_motor.map.smsg " "Generated suppressed messages file C:/Users/himan/Desktop/verilog/pwm_motor/output_files/pwm_motor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674162767759 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674162767888 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674162767888 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674162767930 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674162767930 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674162767930 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674162767930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674162767969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 20 02:42:47 2023 " "Processing ended: Fri Jan 20 02:42:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674162767969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674162767969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674162767969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674162767969 ""}
