cocci_test_suite() {
	struct efp_child_device_config {
		u16 handle;
		u16 device_type;
		u16 device_class;
		u8 i2c_speed;
		u8 dp_onboard_redriver;
		u8 dp_ondock_redriver;
		u8 hdmi_level_shifter_value:4;
		u8 hdmi_max_data_rate:4;
		u16 dtd_buf_ptr;
		u8 edidless_efp:1;
		u8 compression_enable:1;
		u8 compression_method:1;
		u8 ganged_edp:1;
		u8 skip0:4;
		u8 compression_structure_index:4;
		u8 skip1:4;
		u8 slave_port;
		u8 skip2;
		u8 dvo_port;
		u8 i2c_pin;
		u8 slave_addr;
		u8 ddc_pin;
		u16 edid_ptr;
		u8 dvo_config;
		u8 efp_docked_port:1;
		u8 lane_reversal:1;
		u8 onboard_lspcon:1;
		u8 iboost_enable:1;
		u8 hpd_invert:1;
		u8 slip3:3;
		u8 hdmi_compat:1;
		u8 dp_compat:1;
		u8 tmds_compat:1;
		u8 skip4:5;
		u8 aux_channel;
		u8 dongle_detect;
		u8 pipe_cap:2;
		u8 sdvo_stall:1;
		u8 hpd_status:2;
		u8 integrated_encoder:1;
		u8 skip5:2;
		u8 dvo_wiring;
		u8 mipi_bridge_type;
		u16 device_class_ext;
		u8 dvo_function;
	}__packed cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 68 */;
	struct bdb_data_header {
		u8 id;
		u16 size;
	}__packed cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 59 */;
	u32 *cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 476 */;
	u64 cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 471 */;
	u32 cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 467 */;
	int cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 467 */;
	struct opregion_header {
		u8 signature[16];
		u32 size;
		u32 opregion_ver;
		u8 bios_ver[32];
		u8 vbios_ver[16];
		u8 driver_ver[16];
		u32 mboxes;
		u32 driver_model;
		u32 pcon;
		u8 dver[32];
		u8 rsvd[124];
	}__packed cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 45 */;
	const char *cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 370 */;
	unsigned long cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 346 */;
	struct intel_vgpu *cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 333 */;
	void cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 333 */;
	bool cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 259 */;
	void *cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 229 */;
	const char cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 226 */[16];
	struct vbt cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 225 */;
	struct opregion_header *cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 224 */;
	u8 *cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 223 */;
	struct bdb_driver_features cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 210 */;
	struct bdb_general_definitions cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 173 */;
	struct efp_child_device_config cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 169 */;
	struct bdb_general_features cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 162 */;
	struct bdb_header cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 158 */;
	struct vbt_header cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 157 */;
	struct vbt *cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 136 */;
	struct vbt {
		struct vbt_header header;
		struct bdb_header bdb_header;
		struct bdb_data_header general_features_header;
		struct bdb_general_features general_features;
		struct bdb_data_header general_definitions_header;
		struct bdb_general_definitions general_definitions;
		struct efp_child_device_config child0;
		struct efp_child_device_config child1;
		struct efp_child_device_config child2;
		struct efp_child_device_config child3;
		struct bdb_data_header driver_features_header;
		struct bdb_driver_features driver_features;
	} cocci_id/* drivers/gpu/drm/i915/gvt/opregion.c 116 */;
}
