<HTML>
<HEAD>
<TITLE>Lattice TCL Log</TITLE>
<link href="file:///E:/Radiant/data/theme/css/dark/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///E:/Radiant/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="pn230206172402"></A><B><U><big>pn230206172402</big></U></B>
#Start recording tcl command: 2/6/2023 11:30:51
#Project Location: F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA; Project name: SlaveSPI_FPGA
prj_create -name "SlaveSPI_FPGA" -impl "impl_1" -dev iCE40UP5K-SG48I -performance "High-Performance_1.2V" -synthesis "lse"
prj_add_source "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1/impl_1.sdc" "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1/impl_1.pdc"
file copy -force -- "F:/Lattice/Prjs/CommuRGB/spi_slave.v" "F:/Lattice/Prjs/CommuRGB/spi_top.v" "F:/Lattice/Prjs/CommuRGB/spi_top_tb.v" "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1"
prj_add_source "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1/spi_slave.v" "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1/spi_top.v" "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1/spi_top_tb.v"
prj_save 
prj_set_strategy_value -strategy Strategy1 lse_allow_dup_modules=True
prj_set_impl_opt -impl "impl_1" "top" "spi_top"
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_set_strategy_value -strategy Strategy1 lse_allow_mixed_assignments=True
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run PAR -impl impl_1
prj_run Export -impl impl_1 -forceAll
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_set_strategy_value -strategy Strategy1 bit_out_format=rbt
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_add_source "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1/u_pll_120mhz/u_pll_120mhz.ipx"
#Stop recording: 2/6/2023 17:24:02



<A name="pn230206193027"></A><B><U><big>pn230206193027</big></U></B>
#Start recording tcl command: 2/6/2023 17:35:01
#Project Location: F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA; Project name: SlaveSPI_FPGA
prj_open "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/SlaveSPI_FPGA.rdf"
prj_add_source "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1/Top.v"
prj_set_impl_opt -impl "impl_1" "top" "Top"
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Map -impl impl_1
prj_run Synthesis -impl impl_1
prj_add_source "F:/Lattice/Exps/DDS/DDS_output.v" "F:/Lattice/Exps/DDS/DAC.v"
prj_remove_source "F:/Lattice/Exps/DDS/DDS_output.v"
prj_remove_source "F:/Lattice/Exps/DDS/DAC.v"
file copy -force -- "F:/Lattice/Exps/DDS/DAC.v" "F:/Lattice/Exps/DDS/sin_table.v" "F:/Lattice/Exps/DDS/amp_to_ver.v" "F:/Lattice/Exps/DDS/squ_table.v" "F:/Lattice/Exps/DDS/tri_table.v" "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1"
file copy -force -- "F:/Lattice/Exps/DDS/lookup_table_tri.v" "F:/Lattice/Exps/DDS/lookup_table_squ.v" "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1"
prj_add_source "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1/DAC.v" "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1/sin_table.v" "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1/amp_to_ver.v" "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1/squ_table.v" "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1/tri_table.v" "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1/lookup_table_tri.v" "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1/lookup_table_squ.v"
file copy -force -- "F:/Lattice/Exps/DDS/DDS_output.v" "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1"
prj_add_source "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1/DDS_output.v"
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
file copy -force -- "F:/Lattice/Exps/DDS/lookup_table_sin.v" "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1"
prj_add_source "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1/lookup_table_sin.v"
prj_run Synthesis -impl impl_1
prj_syn_sim_source -src "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/source/impl_1/spi_top_tb.v" SimulateOnly
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
#Stop recording: 2/6/2023 19:30:27



<A name="pn230207021009"></A><B><U><big>pn230207021009</big></U></B>
#Start recording tcl command: 2/6/2023 21:56:09
#Project Location: F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA; Project name: SlaveSPI_FPGA
prj_open "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/SlaveSPI_FPGA.rdf"
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1 -forceAll
prj_run Synthesis -impl impl_1
prj_run Map -impl impl_1
prj_run Map -impl impl_1
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
#Stop recording: 2/7/2023 02:10:09



<A name="pn230207034544"></A><B><U><big>pn230207034544</big></U></B>
#Start recording tcl command: 2/7/2023 02:10:34
#Project Location: F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA; Project name: SlaveSPI_FPGA
prj_open "F:/Lattice/Prjs/CommuRGB/SlaveSPI_FPGA/SlaveSPI_FPGA.rdf"
prj_set_strategy_value -strategy Strategy1 lse_decode_unreachable_states=True lse_rwcheck_on_ram=True lse_frequency=12
prj_set_strategy_value -strategy Strategy1 lse_allow_dup_modules=False lse_allow_mixed_assignments=False
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_set_impl_opt synthesis "synplify"
prj_run Export -impl impl_1
prj_set_impl_opt synthesis "lse"
prj_set_strategy_value -strategy Strategy1 lse_dsp_style=Logic lse_loop_limit=2500
prj_run Export -impl impl_1
prj_set_strategy_value -strategy Strategy1 lse_dsp_style=DSP lse_res_sharing=False lse_frequency=120
prj_run Export -impl impl_1
prj_set_strategy_value -strategy Strategy1 syn_frequency=12
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
#Stop recording: 2/7/2023 03:45:44



</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#pn230206172402>pn230206172402</A></LI>
<LI><A href=#pn230206193027>pn230206193027</A></LI>
<LI><A href=#pn230207021009>pn230207021009</A></LI>
<LI><A href=#pn230207034544>pn230207034544</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

