<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z007s-clg225-2</Part>
        <TopModelName>execute</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.542</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>3</Best-caseLatency>
            <Average-caseLatency>4</Average-caseLatency>
            <Worst-caseLatency>4</Worst-caseLatency>
            <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
            <Interval-min>4</Interval-min>
            <Interval-max>5</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>loadstore.cpp:179</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>4</BRAM_18K>
            <FF>63</FF>
            <LUT>306</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>100</BRAM_18K>
            <DSP>66</DSP>
            <FF>28800</FF>
            <LUT>14400</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>execute</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>execute</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>execute</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>execute</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>execute</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>execute</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>execute</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>opcode</name>
            <Object>opcode</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ra_addr</name>
            <Object>ra_addr</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rb_addr</name>
            <Object>rb_addr</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rc_addr</name>
            <Object>rc_addr</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imd_data</name>
            <Object>imd_data</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>execute</ModuleName>
            <BindInstances>result_4_fu_224_p2 result_3_fu_234_p2 result_2_fu_240_p2 result_1_fu_246_p2 result_fu_252_p2 icmp_ln12_2_fu_276_p2 grp_fu_189_p2 grp_fu_189_p2 lsm_instance_reg_file_U lsm_instance_mem_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>execute</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.542</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>loadstore.cpp:179</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <FF>63</FF>
                    <AVAIL_FF>28800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>306</LUT>
                    <AVAIL_LUT>14400</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>66</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="result_4_fu_224_p2" SOURCE="loadstore.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="result_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="result_3_fu_234_p2" SOURCE="loadstore.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="result_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="result_2_fu_240_p2" SOURCE="loadstore.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="result_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_1_fu_246_p2" SOURCE="loadstore.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="result_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="result_fu_252_p2" SOURCE="loadstore.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="result" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_2_fu_276_p2" SOURCE="loadstore.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_189_p2" SOURCE="loadstore.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_189_p2" SOURCE="loadstore.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="lsm_instance_reg_file_U" SOURCE="" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="lsm_instance_reg_file" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lsm_instance_mem_U" SOURCE="" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="lsm_instance_mem" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_cosim rtl="vhdl"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="opcode" index="0" direction="in" srcType="ap_uint&lt;4&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="opcode" name="opcode" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ra_addr" index="1" direction="in" srcType="ap_uint&lt;5&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ra_addr" name="ra_addr" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rb_addr" index="2" direction="in" srcType="ap_uint&lt;5&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="rb_addr" name="rb_addr" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rc_addr" index="3" direction="in" srcType="ap_uint&lt;5&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="rc_addr" name="rc_addr" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="imd_data" index="4" direction="in" srcType="ap_uint&lt;32&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="imd_data" name="imd_data" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">ap_uint&lt;32&gt;</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="opcode" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="opcode">DATA</portMap>
            </portMaps>
            <ports>
                <port>opcode</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="opcode"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ra_addr" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="5">
            <portMaps>
                <portMap portMapName="ra_addr">DATA</portMap>
            </portMaps>
            <ports>
                <port>ra_addr</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ra_addr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rb_addr" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="5">
            <portMaps>
                <portMap portMapName="rb_addr">DATA</portMap>
            </portMaps>
            <ports>
                <port>rb_addr</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="rb_addr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rc_addr" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="5">
            <portMaps>
                <portMap portMapName="rc_addr">DATA</portMap>
            </portMaps>
            <ports>
                <port>rc_addr</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="rc_addr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imd_data" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imd_data">DATA</portMap>
            </portMaps>
            <ports>
                <port>imd_data</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="imd_data"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="ap_return">, out, 32</column>
                    <column name="imd_data">ap_none, in, 32</column>
                    <column name="opcode">ap_none, in, 4</column>
                    <column name="ra_addr">ap_none, in, 5</column>
                    <column name="rb_addr">ap_none, in, 5</column>
                    <column name="rc_addr">ap_none, in, 5</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="opcode">in, ap_uint&lt;4&gt;</column>
                    <column name="ra_addr">in, ap_uint&lt;5&gt;</column>
                    <column name="rb_addr">in, ap_uint&lt;5&gt;</column>
                    <column name="rc_addr">in, ap_uint&lt;5&gt;</column>
                    <column name="imd_data">in, ap_uint&lt;32&gt;</column>
                    <column name="return">out, ap_uint&lt;32&gt;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="opcode">opcode, port</column>
                    <column name="ra_addr">ra_addr, port</column>
                    <column name="rb_addr">rb_addr, port</column>
                    <column name="rc_addr">rc_addr, port</column>
                    <column name="imd_data">imd_data, port</column>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="loadstore.cpp:5" status="valid" parentFunction="registerfile" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="loadstore.cpp:11" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="loadstore.cpp:18" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="loadstore.cpp:30" status="valid" parentFunction="add" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="loadstore.cpp:35" status="valid" parentFunction="sub" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="loadstore.cpp:40" status="valid" parentFunction="and_op" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="loadstore.cpp:45" status="valid" parentFunction="or_op" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="loadstore.cpp:50" status="valid" parentFunction="cmp" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="loadstore.cpp:55" status="valid" parentFunction="compute" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="loadstore.cpp:82" status="valid" parentFunction="memory" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="loadstore.cpp:88" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="loadstore.cpp:93" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

