
//input ports
add mapped point instr[31] instr[31]
add mapped point instr[30] instr[30]
add mapped point instr[29] instr[29]
add mapped point instr[28] instr[28]
add mapped point instr[27] instr[27]
add mapped point instr[26] instr[26]
add mapped point instr[25] instr[25]
add mapped point instr[24] instr[24]
add mapped point instr[23] instr[23]
add mapped point instr[22] instr[22]
add mapped point instr[21] instr[21]
add mapped point instr[20] instr[20]
add mapped point instr[19] instr[19]
add mapped point instr[18] instr[18]
add mapped point instr[17] instr[17]
add mapped point instr[16] instr[16]
add mapped point instr[15] instr[15]
add mapped point instr[14] instr[14]
add mapped point instr[13] instr[13]
add mapped point instr[12] instr[12]
add mapped point instr[11] instr[11]
add mapped point instr[10] instr[10]
add mapped point instr[9] instr[9]
add mapped point instr[8] instr[8]
add mapped point instr[7] instr[7]
add mapped point instr[6] instr[6]
add mapped point instr[5] instr[5]
add mapped point instr[4] instr[4]
add mapped point instr[3] instr[3]
add mapped point instr[2] instr[2]
add mapped point instr[1] instr[1]
add mapped point instr[0] instr[0]

//output ports
add mapped point RegWr RegWr
add mapped point RegDst RegDst
add mapped point ExtOp ExtOp
add mapped point ALUSrc ALUSrc
add mapped point ALUOp[4] ALUOp[4]
add mapped point ALUOp[3] ALUOp[3]
add mapped point ALUOp[2] ALUOp[2]
add mapped point ALUOp[1] ALUOp[1]
add mapped point ALUOp[0] ALUOp[0]
add mapped point Branch Branch
add mapped point MemWr MemWr
add mapped point MemToReg MemToReg

//inout ports




//Sequential Pins



//Black Boxes
