INTSTYLE=ise
INFILE=D:\GIT\Pracs_Microprocesadores\VHDL\Practica3\Display7Seg.ncd
OUTFILE=D:\GIT\Pracs_Microprocesadores\VHDL\Practica3\Display7Seg.bit
FAMILY=Spartan3
PART=xc3s400-4ft256
WORKINGDIR=D:\GIT\Pracs_Microprocesadores\VHDL\Practica3
LICENSE=WebPack
USER_INFO=__0_0_0
