[INF:CM0023] Creating log file ../../build/tests/TernaryAssoc/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/TernaryAssoc/slpp_unit//surelog.uhdm.chk.html
====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1: , endline:7:9: , parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiContAssign:
  \_cont_assign: , line:4, col:7, parent:work@top
    |vpiRhs:
    \_operation: , line:4, col:16
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@top.first_condition), line:4, col:16
        |vpiName:first_condition
        |vpiFullName:work@top.first_condition
      |vpiOperand:
      \_ref_obj: (work@top.first_condition_true), line:4, col:40
        |vpiName:first_condition_true
        |vpiFullName:work@top.first_condition_true
        |vpiActual:
        \_logic_net: (work@top.first_condition_true), line:3, col:13, parent:work@top
          |vpiName:first_condition_true
          |vpiFullName:work@top.first_condition_true
          |vpiNetType:36
          |vpiRange:
          \_range: , line:3, col:7
            |vpiLeftRange:
            \_constant: , line:3, col:7
              |vpiConstType:9
              |vpiDecompile:31
              |vpiSize:64
              |UINT:31
            |vpiRightRange:
            \_constant: , line:3, col:10
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
      |vpiOperand:
      \_operation: , line:5, col:16
        |vpiOpType:32
        |vpiOperand:
        \_ref_obj: (work@top.first_condition_false), line:5, col:16
          |vpiName:first_condition_false
          |vpiFullName:work@top.first_condition_false
          |vpiActual:
          \_logic_net: (work@top.first_condition_false), line:2, col:30, parent:work@top
            |vpiName:first_condition_false
            |vpiFullName:work@top.first_condition_false
            |vpiNetType:36
        |vpiOperand:
        \_ref_obj: (work@top.second_condition_true), line:5, col:40
          |vpiName:second_condition_true
          |vpiFullName:work@top.second_condition_true
          |vpiActual:
          \_logic_net: (work@top.second_condition_true), line:3, col:34, parent:work@top
            |vpiName:second_condition_true
            |vpiFullName:work@top.second_condition_true
            |vpiNetType:36
            |vpiRange:
            \_range: , line:3, col:7
              |vpiLeftRange:
              \_constant: , line:3, col:7
                |vpiConstType:9
                |vpiDecompile:31
                |vpiSize:64
                |UINT:31
              |vpiRightRange:
              \_constant: , line:3, col:10
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
        |vpiOperand:
        \_ref_obj: (work@top.second_condition_false), line:6, col:40
          |vpiName:second_condition_false
          |vpiFullName:work@top.second_condition_false
          |vpiActual:
          \_logic_net: (work@top.second_condition_false), line:3, col:57, parent:work@top
            |vpiName:second_condition_false
            |vpiFullName:work@top.second_condition_false
            |vpiNetType:36
            |vpiRange:
            \_range: , line:3, col:7
              |vpiLeftRange:
              \_constant: , line:3, col:7
                |vpiConstType:9
                |vpiDecompile:31
                |vpiSize:64
                |UINT:31
              |vpiRightRange:
              \_constant: , line:3, col:10
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
    |vpiLhs:
    \_ref_obj: (work@top.result), line:4, col:7
      |vpiName:result
      |vpiFullName:work@top.result
  |vpiNet:
  \_logic_net: (work@top.first_condition), line:2, col:13, parent:work@top
    |vpiName:first_condition
    |vpiFullName:work@top.first_condition
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.first_condition_false), line:2, col:30, parent:work@top
    |vpiName:first_condition_false
    |vpiFullName:work@top.first_condition_false
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.first_condition_true), line:3, col:13, parent:work@top
    |vpiName:first_condition_true
    |vpiFullName:work@top.first_condition_true
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.second_condition_true), line:3, col:34, parent:work@top
    |vpiName:second_condition_true
    |vpiFullName:work@top.second_condition_true
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.second_condition_false), line:3, col:57, parent:work@top
    |vpiName:second_condition_false
    |vpiFullName:work@top.second_condition_false
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.result), line:3, col:81, parent:work@top
    |vpiName:result
    |vpiFullName:work@top.result
    |vpiNetType:36
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1: , endline:7:9: 
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiContAssign:
  \_cont_assign: , line:4, col:7, parent:work@top
    |vpiRhs:
    \_operation: , line:4, col:16
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@top.first_condition), line:4, col:16
        |vpiName:first_condition
        |vpiFullName:work@top.first_condition
        |vpiActual:
        \_logic_net: (work@top.first_condition), line:2, col:13, parent:work@top
          |vpiName:first_condition
          |vpiFullName:work@top.first_condition
          |vpiNetType:36
      |vpiOperand:
      \_ref_obj: (work@top.first_condition_true), line:4, col:40
        |vpiName:first_condition_true
        |vpiFullName:work@top.first_condition_true
        |vpiActual:
        \_logic_net: (work@top.first_condition_true), line:3, col:13, parent:work@top
          |vpiName:first_condition_true
          |vpiFullName:work@top.first_condition_true
          |vpiNetType:36
          |vpiRange:
          \_range: , line:3, col:7
            |vpiLeftRange:
            \_constant: , line:3, col:7
              |vpiConstType:9
              |vpiDecompile:31
              |vpiSize:64
              |UINT:31
            |vpiRightRange:
            \_constant: , line:3, col:10
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
      |vpiOperand:
      \_operation: , line:5, col:16
        |vpiOpType:32
        |vpiOperand:
        \_ref_obj: (work@top.first_condition_false), line:5, col:16
          |vpiName:first_condition_false
          |vpiFullName:work@top.first_condition_false
          |vpiActual:
          \_logic_net: (work@top.first_condition_false), line:2, col:30, parent:work@top
            |vpiName:first_condition_false
            |vpiFullName:work@top.first_condition_false
            |vpiNetType:36
        |vpiOperand:
        \_ref_obj: (work@top.second_condition_true), line:5, col:40
          |vpiName:second_condition_true
          |vpiFullName:work@top.second_condition_true
          |vpiActual:
          \_logic_net: (work@top.second_condition_true), line:3, col:34, parent:work@top
            |vpiName:second_condition_true
            |vpiFullName:work@top.second_condition_true
            |vpiNetType:36
            |vpiRange:
            \_range: , line:3, col:7
              |vpiLeftRange:
              \_constant: , line:3, col:7
                |vpiConstType:9
                |vpiDecompile:31
                |vpiSize:64
                |UINT:31
              |vpiRightRange:
              \_constant: , line:3, col:10
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
        |vpiOperand:
        \_ref_obj: (work@top.second_condition_false), line:6, col:40
          |vpiName:second_condition_false
          |vpiFullName:work@top.second_condition_false
          |vpiActual:
          \_logic_net: (work@top.second_condition_false), line:3, col:57, parent:work@top
            |vpiName:second_condition_false
            |vpiFullName:work@top.second_condition_false
            |vpiNetType:36
            |vpiRange:
            \_range: , line:3, col:7
              |vpiLeftRange:
              \_constant: , line:3, col:7
                |vpiConstType:9
                |vpiDecompile:31
                |vpiSize:64
                |UINT:31
              |vpiRightRange:
              \_constant: , line:3, col:10
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
    |vpiLhs:
    \_ref_obj: (work@top.result), line:4, col:7
      |vpiName:result
      |vpiFullName:work@top.result
      |vpiActual:
      \_logic_net: (work@top.result), line:3, col:81, parent:work@top
        |vpiName:result
        |vpiFullName:work@top.result
        |vpiNetType:36
        |vpiRange:
        \_range: , line:3, col:7
          |vpiLeftRange:
          \_constant: , line:3, col:7
            |vpiConstType:9
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
          |vpiRightRange:
          \_constant: , line:3, col:10
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiNet:
  \_logic_net: (work@top.first_condition), line:2, col:13, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.first_condition_false), line:2, col:30, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.first_condition_true), line:3, col:13, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.second_condition_true), line:3, col:34, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.second_condition_false), line:3, col:57, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.result), line:3, col:81, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

