/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [24:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = !(celloutsig_1_2z ? in_data[158] : celloutsig_1_5z[0]);
  assign celloutsig_0_3z = !(celloutsig_0_0z ? celloutsig_0_1z : _00_);
  assign celloutsig_1_17z = !(celloutsig_1_2z ? celloutsig_1_7z : celloutsig_1_14z);
  assign celloutsig_1_18z = !(celloutsig_1_14z ? celloutsig_1_0z[1] : celloutsig_1_17z);
  assign celloutsig_1_19z = !(celloutsig_1_10z ? celloutsig_1_1z[16] : celloutsig_1_14z);
  assign celloutsig_0_7z = !(in_data[58] ? celloutsig_0_5z : _01_);
  assign celloutsig_0_11z = !(celloutsig_0_7z ? celloutsig_0_6z : celloutsig_0_4z[0]);
  assign celloutsig_0_13z = !(celloutsig_0_4z[0] ? celloutsig_0_6z : celloutsig_0_4z[0]);
  assign celloutsig_0_17z = !(celloutsig_0_5z ? celloutsig_0_6z : celloutsig_0_6z);
  assign celloutsig_0_20z = !(celloutsig_0_13z ? celloutsig_0_5z : celloutsig_0_12z[0]);
  assign celloutsig_1_2z = !(celloutsig_1_1z[6] ? in_data[185] : celloutsig_1_0z[0]);
  assign celloutsig_0_0z = ~(in_data[15] ^ in_data[60]);
  assign celloutsig_1_9z = ~(celloutsig_1_6z ^ celloutsig_1_2z);
  assign celloutsig_1_10z = ~(celloutsig_1_9z ^ celloutsig_1_7z);
  assign celloutsig_1_14z = ~(celloutsig_1_4z[15] ^ celloutsig_1_0z[2]);
  assign celloutsig_0_9z = ~(celloutsig_0_8z ^ celloutsig_0_5z);
  assign celloutsig_0_1z = ~(in_data[15] ^ in_data[90]);
  assign celloutsig_0_22z = ~(celloutsig_0_20z ^ celloutsig_0_17z);
  assign celloutsig_1_3z = ~(in_data[103] ^ celloutsig_1_2z);
  reg [3:0] _22_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 4'h0;
    else _22_ <= { in_data[59:58], celloutsig_0_0z, celloutsig_0_1z };
  assign { _01_, _00_, _02_[1:0] } = _22_;
  assign celloutsig_1_4z = { in_data[130:127], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z } >> { in_data[126:124], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_5z = celloutsig_1_4z[22:20] >> { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_4z = in_data[62:59] >> { _00_, _02_[1:0], celloutsig_0_0z };
  assign celloutsig_0_12z = in_data[50:45] >> { celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[116:114] >> in_data[112:110];
  assign celloutsig_1_1z = in_data[174:158] >> { in_data[174:164], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = ~((celloutsig_1_3z & in_data[138]) | celloutsig_1_3z);
  assign celloutsig_0_5z = ~((celloutsig_0_0z & in_data[27]) | in_data[72]);
  assign celloutsig_0_6z = ~((_00_ & celloutsig_0_3z) | in_data[77]);
  assign celloutsig_0_8z = ~((in_data[83] & celloutsig_0_1z) | celloutsig_0_7z);
  assign celloutsig_0_21z = ~((celloutsig_0_1z & celloutsig_0_8z) | in_data[73]);
  assign _02_[3:2] = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
