# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do lab4_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Clarke/Desktop/DHD/Lab\ 456/Lab_4_work {C:/Users/Clarke/Desktop/DHD/Lab 456/Lab_4_work/controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# vlog -vlog01compat -work work +incdir+C:/Users/Clarke/Desktop/DHD/Lab\ 456/Lab_4_work {C:/Users/Clarke/Desktop/DHD/Lab 456/Lab_4_work/maindec.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module maindec
# 
# Top level modules:
# 	maindec
# vlog -vlog01compat -work work +incdir+C:/Users/Clarke/Desktop/DHD/Lab\ 456/Lab_4_work {C:/Users/Clarke/Desktop/DHD/Lab 456/Lab_4_work/aludec.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module aludec
# 
# Top level modules:
# 	aludec
# vlog -vlog01compat -work work +incdir+C:/Users/Clarke/Desktop/DHD/Lab\ 456/Lab_4_work {C:/Users/Clarke/Desktop/DHD/Lab 456/Lab_4_work/datapath.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# vlog -vlog01compat -work work +incdir+C:/Users/Clarke/Desktop/DHD/Lab\ 456/Lab_4_work {C:/Users/Clarke/Desktop/DHD/Lab 456/Lab_4_work/regfile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# vlog -vlog01compat -work work +incdir+C:/Users/Clarke/Desktop/DHD/Lab\ 456/Lab_4_work {C:/Users/Clarke/Desktop/DHD/Lab 456/Lab_4_work/flopr.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# vlog -vlog01compat -work work +incdir+C:/Users/Clarke/Desktop/DHD/Lab\ 456/Lab_4_work {C:/Users/Clarke/Desktop/DHD/Lab 456/Lab_4_work/mux2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# vlog -vlog01compat -work work +incdir+C:/Users/Clarke/Desktop/DHD/Lab\ 456/Lab_4_work {C:/Users/Clarke/Desktop/DHD/Lab 456/Lab_4_work/adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# vlog -vlog01compat -work work +incdir+C:/Users/Clarke/Desktop/DHD/Lab\ 456/Lab_4_work {C:/Users/Clarke/Desktop/DHD/Lab 456/Lab_4_work/signext.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module signext
# 
# Top level modules:
# 	signext
# vlog -vlog01compat -work work +incdir+C:/Users/Clarke/Desktop/DHD/Lab\ 456/Lab_4_work {C:/Users/Clarke/Desktop/DHD/Lab 456/Lab_4_work/sl2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sl2
# 
# Top level modules:
# 	sl2
# vlog -vlog01compat -work work +incdir+C:/Users/Clarke/Desktop/DHD/Lab\ 456/Lab_4_work {C:/Users/Clarke/Desktop/DHD/Lab 456/Lab_4_work/alu.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vlog -vlog01compat -work work +incdir+C:/Users/Clarke/Desktop/DHD/Lab\ 456/Lab_4_work {C:/Users/Clarke/Desktop/DHD/Lab 456/Lab_4_work/top.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module top
# 
# Top level modules:
# 	top
# vlog -vlog01compat -work work +incdir+C:/Users/Clarke/Desktop/DHD/Lab\ 456/Lab_4_work {C:/Users/Clarke/Desktop/DHD/Lab 456/Lab_4_work/dmee.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# vlog -vlog01compat -work work +incdir+C:/Users/Clarke/Desktop/DHD/Lab\ 456/Lab_4_work {C:/Users/Clarke/Desktop/DHD/Lab 456/Lab_4_work/mip.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# vlog -vlog01compat -work work +incdir+C:/Users/Clarke/Desktop/DHD/Lab\ 456/Lab_4_work {C:/Users/Clarke/Desktop/DHD/Lab 456/Lab_4_work/imem.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# 
vsim work.top
# vsim work.top 
# Loading work.top
# Loading work.mips
# Loading work.controller
# Loading work.maindec
# Loading work.aludec
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.sl2
# Loading work.regfile
# Loading work.signext
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# ** Warning: (vsim-3015) C:/Users/Clarke/Desktop/DHD/Lab 456/Lab_4_work/datapath.v(22): [PCDPC] - Port size (32 or 32) does not match connection size (34) for port 'd1'. The port definition is at: C:/Users/Clarke/Desktop/DHD/Lab 456/Lab_4_work/mux2.v(2).
# 
#         Region: /top/mips/dp/pcmux
add wave -position end  sim:/top/clk
add wave -position end  sim:/top/dataadr
add wave -position end  sim:/top/instr
add wave -position end  sim:/top/memwrite
add wave -position end  sim:/top/pc
add wave -position end  sim:/top/readdata
add wave -position end  sim:/top/reset
add wave -position end  sim:/top/writedata
run -all
# ** Warning: (vsim-7) Failed to open readmem file "memfile.dat" in read mode.
# 
# No such file or directory. (errno = ENOENT)    : C:/Users/Clarke/Desktop/DHD/Lab 456/Lab_4_work/imem.v(5)
#    Time: 0 ps  Iteration: 0  Instance: /top/imem
# Load canceled
