Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Feb 11 12:50:07 2025

All signals are completely routed.

WARNING:ParHelpers:361 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   data_in<0>_IBUF
   data_in<1>_IBUF
   data_in<2>_IBUF
   data_in<3>_IBUF
   data_in<4>_IBUF
   data_in<5>_IBUF
   data_in<6>_IBUF
   data_in<7>_IBUF


