###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Tue Mar 21 14:28:58 2023
#  Design:            top
#  Command:           time_design -post_route
###############################################################
Path 1: MET (5.392 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_csr_address_stage3_reg[2]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.078 (P)          0.851 (P)
          Arrival:=          5.078             -0.005
 
    Time Borrowed:+          0.000
    Required Time:=          5.078
     Launch Clock:-         -0.005
        Data Path:-         -0.310
            Slack:=          5.392
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    R     BUX8            8  0.146  -0.037   -0.013  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q               -      A->Q    R     BUX12          77  0.013   0.008   -0.005  
  RISCV_STEEL_INST/CTS_326                                       -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/instruction_csr_address_stage3_reg[2]/Q       -      C->Q    R     DFRQX4          5  0.082  -0.143   -0.148  
  RISCV_STEEL_INST/instruction_csr_address_stage3[2]             -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g8603/Q                     -      B->Q    R     AND2X4         30  0.004  -0.042   -0.189  
  RISCV_STEEL_INST/csr_file_instance_n_8761                      -      -       -     (net)          30      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4222/Q                     -      B->Q    R     AO21X1          1  0.026  -0.071   -0.261  
  RISCV_STEEL_INST/csr_file_instance_n_21901                     -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.054   -0.315  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.315  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                 -      A->Q    F     BUX8            8  0.146  -0.113    5.130  
  RISCV_STEEL_INST/CTS_327                                        -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                -      A->Q    F     BUX12          93  0.021  -0.052    5.078  
  RISCV_STEEL_INST/CTS_323                                        -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl_reg/GN  -      GN      F     DLLQX1         93  0.057   0.024    5.078  
#-------------------------------------------------------------------------------------------------------------------------------
Path 2: MET (5.402 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/csr_file_instance_current_state_reg[0]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.057 (P)          0.833 (P)
          Arrival:=          5.057             -0.023
 
    Time Borrowed:+          0.000
    Required Time:=          5.057
     Launch Clock:-         -0.023
        Data Path:-         -0.323
            Slack:=          5.402
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q               -      A->Q    R     BUX12          93  0.021  -0.013   -0.023  
  RISCV_STEEL_INST/CTS_323                                       -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_current_state_reg[0]/Q      -      C->Q    R     DFRQX1          3  0.077  -0.161   -0.184  
  RISCV_STEEL_INST/csr_file_instance_current_state[0]            -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/g32692/Q                                      -      AN->Q   R     NA3I1X4        12  0.004  -0.054   -0.238  
  RISCV_STEEL_INST/n_1035                                        -      -       -     (net)          12      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4049/Q                     -      C->Q    R     OR3X1           1  0.006  -0.061   -0.298  
  RISCV_STEEL_INST/csr_file_instance_n_21910                     -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.047   -0.346  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.346  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                 -      A->Q    F     BUX8            8  0.146  -0.113    5.130  
  RISCV_STEEL_INST/CTS_327                                        -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                -      A->Q    F     BUX12          93  0.021  -0.073    5.057  
  RISCV_STEEL_INST/CTS_323                                        -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl_reg/GN  -      GN      F     DLLQX1         93  0.042   0.004    5.057  
#-------------------------------------------------------------------------------------------------------------------------------
Path 3: MET (5.425 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_csr_address_stage3_reg[2]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.077 (P)          0.851 (P)
          Arrival:=          5.077             -0.005
 
    Time Borrowed:+          0.000
    Required Time:=          5.077
     Launch Clock:-         -0.005
        Data Path:-         -0.343
            Slack:=          5.425
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    R     BUX8            8  0.146  -0.037   -0.013  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q               -      A->Q    R     BUX12          77  0.013   0.008   -0.005  
  RISCV_STEEL_INST/CTS_326                                       -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/instruction_csr_address_stage3_reg[2]/Q       -      C->Q    R     DFRQX4          5  0.082  -0.143   -0.148  
  RISCV_STEEL_INST/instruction_csr_address_stage3[2]             -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g33335/Q                    -      B->Q    R     AND2X1          3  0.004  -0.086   -0.234  
  RISCV_STEEL_INST/csr_file_instance_n_8731                      -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4223/Q                     -      B->Q    R     AO21X1          1  0.004  -0.065   -0.299  
  RISCV_STEEL_INST/csr_file_instance_n_21907                     -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.049   -0.347  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.347  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                 -      A->Q    F     BUX8            8  0.146  -0.116    5.127  
  RISCV_STEEL_INST/CTS_327                                        -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q                -      A->Q    F     BUX12          77  0.013  -0.049    5.077  
  RISCV_STEEL_INST/CTS_326                                        -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl_reg/GN  -      GN      F     DLLQX1         77  0.080   0.026    5.077  
#-------------------------------------------------------------------------------------------------------------------------------
Path 4: MET (5.430 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_csr_address_stage3_reg[6]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.078 (P)          0.852 (P)
          Arrival:=          5.078             -0.004
 
    Time Borrowed:+          0.000
    Required Time:=          5.078
     Launch Clock:-         -0.004
        Data Path:-         -0.349
            Slack:=          5.430
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    R     BUX8            8  0.146  -0.037   -0.013  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q               -      A->Q    R     BUX12          77  0.013   0.009   -0.004  
  RISCV_STEEL_INST/CTS_326                                       -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/instruction_csr_address_stage3_reg[6]/Q       -      C->Q    R     DFRSQX4         3  0.082  -0.140   -0.144  
  RISCV_STEEL_INST/instruction_csr_address_stage3[6]             -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g8659/Q                     -      B->Q    F     NA2X4           3  0.004  -0.063   -0.207  
  RISCV_STEEL_INST/csr_file_instance_n_39251                     -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/g32612/Q                                      -      B->Q    R     NO2X4          31  0.004  -0.032   -0.239  
  RISCV_STEEL_INST/n_955                                         -      -       -     (net)          31      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4219/Q                     -      B->Q    R     AO21X1          1  0.026  -0.067   -0.306  
  RISCV_STEEL_INST/csr_file_instance_n_21889                     -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.047   -0.353  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.353  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                 -      A->Q    F     BUX8            8  0.146  -0.113    5.130  
  RISCV_STEEL_INST/CTS_327                                        -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                -      A->Q    F     BUX12          93  0.021  -0.052    5.078  
  RISCV_STEEL_INST/CTS_323                                        -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl_reg/GN  -      GN      F     DLLQX1         93  0.057   0.024    5.078  
#-------------------------------------------------------------------------------------------------------------------------------
Path 5: MET (5.436 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_csr_address_stage3_reg[6]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.077 (P)          0.852 (P)
          Arrival:=          5.077             -0.004
 
    Time Borrowed:+          0.000
    Required Time:=          5.077
     Launch Clock:-         -0.004
        Data Path:-         -0.354
            Slack:=          5.436
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    R     BUX8            8  0.146  -0.037   -0.013  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q               -      A->Q    R     BUX12          77  0.013   0.009   -0.004  
  RISCV_STEEL_INST/CTS_326                                       -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/instruction_csr_address_stage3_reg[6]/Q       -      C->Q    R     DFRSQX4         3  0.082  -0.140   -0.144  
  RISCV_STEEL_INST/instruction_csr_address_stage3[6]             -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g8659/Q                     -      B->Q    F     NA2X4           3  0.004  -0.063   -0.207  
  RISCV_STEEL_INST/csr_file_instance_n_39251                     -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g8645/Q                     -      A->Q    R     NO3X4          33  0.004  -0.035   -0.242  
  RISCV_STEEL_INST/csr_file_instance_n_8881                      -      -       -     (net)          33      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4220/Q                     -      B->Q    R     AO21X1          1  0.020  -0.067   -0.309  
  RISCV_STEEL_INST/csr_file_instance_n_21892                     -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.050   -0.358  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.358  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                 -      A->Q    F     BUX8            8  0.146  -0.113    5.130  
  RISCV_STEEL_INST/CTS_327                                        -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                -      A->Q    F     BUX12          93  0.021  -0.052    5.077  
  RISCV_STEEL_INST/CTS_323                                        -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl_reg/GN  -      GN      F     DLLQX1         93  0.057   0.024    5.077  
#-------------------------------------------------------------------------------------------------------------------------------
Path 6: MET (5.491 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_csr_address_stage3_reg[6]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.061 (P)          0.852 (P)
          Arrival:=          5.061             -0.004
 
    Time Borrowed:+          0.000
    Required Time:=          5.061
     Launch Clock:-         -0.004
        Data Path:-         -0.426
            Slack:=          5.491
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    R     BUX8            8  0.146  -0.037   -0.013  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q               -      A->Q    R     BUX12          77  0.013   0.009   -0.004  
  RISCV_STEEL_INST/CTS_326                                       -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/instruction_csr_address_stage3_reg[6]/Q       -      C->Q    R     DFRSQX4         3  0.082  -0.140   -0.144  
  RISCV_STEEL_INST/instruction_csr_address_stage3[6]             -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g8659/Q                     -      B->Q    F     NA2X4           3  0.004  -0.063   -0.207  
  RISCV_STEEL_INST/csr_file_instance_n_39251                     -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g8642/Q                     -      A->Q    R     NO2X2           3  0.004  -0.040   -0.247  
  RISCV_STEEL_INST/csr_file_instance_n_39207                     -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/g32619/Q                                      -      AN->Q   R     NO2I1X4        33  0.004  -0.060   -0.307  
  RISCV_STEEL_INST/n_962                                         -      -       -     (net)          33      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4218/Q                     -      B->Q    R     AO21X1          1  0.007  -0.068   -0.375  
  RISCV_STEEL_INST/csr_file_instance_n_21898                     -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.054   -0.430  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.430  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                 -      A->Q    F     BUX8            8  0.146  -0.099    5.144  
  RISCV_STEEL_INST/CTS_327                                        -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_40/Q                -      A->Q    F     BUX12          89  0.045  -0.082    5.061  
  RISCV_STEEL_INST/CTS_324                                        -      -       -     (net)          89      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl_reg/GN  -      GN      F     DLLQX1         89  0.028   0.002    5.061  
#-------------------------------------------------------------------------------------------------------------------------------
Path 7: MET (5.506 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_csr_address_stage3_reg[6]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.086 (P)          0.852 (P)
          Arrival:=          5.086             -0.004
 
    Time Borrowed:+          0.000
    Required Time:=          5.086
     Launch Clock:-         -0.004
        Data Path:-         -0.416
            Slack:=          5.506
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    R     BUX8            8  0.146  -0.037   -0.013  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q               -      A->Q    R     BUX12          77  0.013   0.009   -0.004  
  RISCV_STEEL_INST/CTS_326                                       -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/instruction_csr_address_stage3_reg[6]/Q       -      C->Q    R     DFRSQX4         3  0.082  -0.140   -0.144  
  RISCV_STEEL_INST/instruction_csr_address_stage3[6]             -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g8659/Q                     -      B->Q    F     NA2X4           3  0.004  -0.063   -0.207  
  RISCV_STEEL_INST/csr_file_instance_n_39251                     -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g8642/Q                     -      A->Q    R     NO2X2           3  0.004  -0.040   -0.247  
  RISCV_STEEL_INST/csr_file_instance_n_39207                     -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g8604/Q                     -      A->Q    R     AND2X2         31  0.004  -0.059   -0.306  
  RISCV_STEEL_INST/csr_file_instance_n_39128                     -      -       -     (net)          31      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4224/Q                     -      B->Q    R     AO21X1          1  0.007  -0.068   -0.374  
  RISCV_STEEL_INST/csr_file_instance_n_21895                     -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.046   -0.421  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.421  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                 -      A->Q    F     BUX8            8  0.146  -0.116    5.127  
  RISCV_STEEL_INST/CTS_327                                        -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q                -      A->Q    F     BUX12          77  0.013  -0.041    5.086  
  RISCV_STEEL_INST/CTS_326                                        -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl_reg/GN  -      GN      F     DLLQX1         77  0.082   0.035    5.086  
#-------------------------------------------------------------------------------------------------------------------------------
Path 8: MET (5.540 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.118 (P)          0.838 (P)
          Arrival:=          5.118             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.118
     Launch Clock:-         -0.018
        Data Path:-         -0.404
            Slack:=          5.540
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32683/Q                                           -      A->Q    F     NA3X2           9  0.013  -0.100   -0.306  
  RISCV_STEEL_INST/n_1026                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g32574/Q                     -      A->Q    R     NO2X1           2  0.007  -0.065   -0.371  
  RISCV_STEEL_INST/integer_file_instance_n_123                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.051   -0.422  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.422  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.028    5.118  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.058    5.118  
#------------------------------------------------------------------------------------------------------------------------------------
Path 9: MET (5.549 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/csr_file_instance_current_state_reg[1]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.055 (P)          0.771 (P)
          Arrival:=          5.055             -0.086
 
    Time Borrowed:+          0.000
    Required Time:=          5.055
     Launch Clock:-         -0.086
        Data Path:-         -0.409
            Slack:=          5.549
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    R     BUX8            8  0.146  -0.035   -0.011  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/Q      -      A->Q    R     AND2X1          3  0.020  -0.075   -0.086  
  RISCV_STEEL_INST/csr_file_instance_rc_gclk_21912               -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_current_state_reg[1]/Q      -      C->Q    R     DFRQX1          3  0.004  -0.167   -0.253  
  RISCV_STEEL_INST/csr_file_instance_current_state[1]            -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/g32692/Q                                      -      C->Q    F     NA3I1X4        12  0.004  -0.092   -0.345  
  RISCV_STEEL_INST/n_1035                                        -      -       -     (net)          12      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4053/Q                     -      B->Q    R     NO2I1X1         3  0.006  -0.053   -0.398  
  RISCV_STEEL_INST/csr_file_instance_n_2196                      -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4051/Q                     -      A->Q    R     OR2X1           2  0.004  -0.051   -0.449  
  RISCV_STEEL_INST/csr_file_instance_n_21904                     -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.045   -0.494  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.494  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                 -      A->Q    F     BUX8            8  0.146  -0.113    5.130  
  RISCV_STEEL_INST/CTS_327                                        -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                -      A->Q    F     BUX12          93  0.021  -0.075    5.055  
  RISCV_STEEL_INST/CTS_323                                        -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN  -      GN      F     DLLQX1         93  0.024   0.002    5.055  
#-------------------------------------------------------------------------------------------------------------------------------
Path 10: MET (5.566 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.121 (P)          0.838 (P)
          Arrival:=          5.121             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.121
     Launch Clock:-         -0.018
        Data Path:-         -0.427
            Slack:=          5.566
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32683/Q                                           -      A->Q    F     NA3X2           9  0.013  -0.099   -0.306  
  RISCV_STEEL_INST/n_1026                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6029/Q                      -      A->Q    R     NO2X1           2  0.007  -0.085   -0.391  
  RISCV_STEEL_INST/integer_file_instance_n_129                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.053   -0.445  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.445  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.025    5.121  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.061    5.121  
#------------------------------------------------------------------------------------------------------------------------------------
Path 11: MET (5.570 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.121 (P)          0.838 (P)
          Arrival:=          5.121             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.121
     Launch Clock:-         -0.018
        Data Path:-         -0.431
            Slack:=          5.570
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32683/Q                                           -      A->Q    F     NA3X2           9  0.013  -0.099   -0.306  
  RISCV_STEEL_INST/n_1026                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g32573/Q                     -      A->Q    R     NO2X1           2  0.007  -0.083   -0.389  
  RISCV_STEEL_INST/integer_file_instance_n_125                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.059   -0.449  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.449  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.025    5.121  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.061    5.121  
#------------------------------------------------------------------------------------------------------------------------------------
Path 12: MET (5.573 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.121 (P)          0.838 (P)
          Arrival:=          5.121             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.121
     Launch Clock:-         -0.018
        Data Path:-         -0.434
            Slack:=          5.573
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32683/Q                                           -      A->Q    F     NA3X2           9  0.013  -0.099   -0.306  
  RISCV_STEEL_INST/n_1026                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6030/Q                      -      A->Q    R     NO2X1           2  0.007  -0.084   -0.390  
  RISCV_STEEL_INST/integer_file_instance_n_127                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.062   -0.452  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.452  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.025    5.121  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.061    5.121  
#------------------------------------------------------------------------------------------------------------------------------------
Path 13: MET (5.575 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.121 (P)          0.838 (P)
          Arrival:=          5.121             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.121
     Launch Clock:-         -0.018
        Data Path:-         -0.436
            Slack:=          5.575
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32683/Q                                           -      A->Q    F     NA3X2           9  0.013  -0.099   -0.306  
  RISCV_STEEL_INST/n_1026                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6077/Q                      -      A->Q    R     NO2X1           2  0.007  -0.086   -0.392  
  RISCV_STEEL_INST/integer_file_instance_n_133                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.062   -0.454  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.454  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.025    5.121  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.061    5.121  
#------------------------------------------------------------------------------------------------------------------------------------
Path 14: MET (5.575 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.117 (P)          0.838 (P)
          Arrival:=          5.117             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.117
     Launch Clock:-         -0.018
        Data Path:-         -0.440
            Slack:=          5.575
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32681/Q                                           -      A->Q    F     NA3X1           8  0.013  -0.160   -0.367  
  RISCV_STEEL_INST/n_1024                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6031/Q                      -      A->Q    R     NO2X1           2  0.007  -0.043   -0.410  
  RISCV_STEEL_INST/integer_file_instance_n_99                         -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.048   -0.458  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.458  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.029    5.117  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.057    5.117  
#------------------------------------------------------------------------------------------------------------------------------------
Path 15: MET (5.579 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.121 (P)          0.838 (P)
          Arrival:=          5.121             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.121
     Launch Clock:-         -0.018
        Data Path:-         -0.440
            Slack:=          5.579
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32683/Q                                           -      A->Q    F     NA3X2           9  0.013  -0.099   -0.306  
  RISCV_STEEL_INST/n_1026                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6073/Q                      -      A->Q    R     NO2X1           2  0.007  -0.096   -0.402  
  RISCV_STEEL_INST/integer_file_instance_n_137                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.056   -0.458  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.458  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.025    5.121  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.061    5.121  
#------------------------------------------------------------------------------------------------------------------------------------
Path 16: MET (5.580 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[1]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.117 (P)          0.865 (P)
          Arrival:=          5.117              0.009
 
    Time Borrowed:+          0.000
    Required Time:=          5.117
     Launch Clock:-          0.009
        Data Path:-         -0.472
            Slack:=          5.580
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.019    0.005  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_41/Q                    -      A->Q    R     BUX12         100  0.045   0.005    0.009  
  RISCV_STEEL_INST/CTS_325                                            -      -       -     (net)         100      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[1]/Q             -      C->Q    R     DFRQX1         10  0.085  -0.197   -0.187  
  RISCV_STEEL_INST/instruction_rd_address_stage3[1]                   -      -       -     (net)          10      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6024/Q                      -      B->Q    F     NA3X1           5  0.011  -0.172   -0.359  
  RISCV_STEEL_INST/integer_file_instance_n_58                         -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6023/Q                      -      B->Q    R     NO2X1           2  0.007  -0.055   -0.414  
  RISCV_STEEL_INST/integer_file_instance_n_103                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.049   -0.463  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.463  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.029    5.117  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.057    5.117  
#------------------------------------------------------------------------------------------------------------------------------------
Path 17: MET (5.581 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.117 (P)          0.838 (P)
          Arrival:=          5.117             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.117
     Launch Clock:-         -0.018
        Data Path:-         -0.447
            Slack:=          5.581
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32681/Q                                           -      A->Q    F     NA3X1           8  0.013  -0.160   -0.367  
  RISCV_STEEL_INST/n_1024                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6026/Q                      -      A->Q    R     NO2X1           2  0.007  -0.048   -0.415  
  RISCV_STEEL_INST/integer_file_instance_n_97                         -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.049   -0.464  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.464  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.029    5.117  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.057    5.117  
#------------------------------------------------------------------------------------------------------------------------------------
Path 18: MET (5.584 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.117 (P)          0.838 (P)
          Arrival:=          5.117             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.117
     Launch Clock:-         -0.018
        Data Path:-         -0.449
            Slack:=          5.584
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32681/Q                                           -      A->Q    F     NA3X1           8  0.013  -0.160   -0.367  
  RISCV_STEEL_INST/n_1024                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6065/Q                      -      A->Q    R     NO2X1           2  0.007  -0.042   -0.409  
  RISCV_STEEL_INST/integer_file_instance_n_101                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.058   -0.467  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.467  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.029    5.117  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.057    5.117  
#------------------------------------------------------------------------------------------------------------------------------------
Path 19: MET (5.586 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[2]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.111 (P)          0.853 (P)
          Arrival:=          5.111             -0.003
 
    Time Borrowed:+          0.000
    Required Time:=          5.111
     Launch Clock:-         -0.003
        Data Path:-         -0.471
            Slack:=          5.586
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.018    0.006  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    R     BUX12          67  0.045  -0.010   -0.003  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[2]/Q             -      C->Q    R     DFRQX1          7  0.087  -0.196   -0.200  
  RISCV_STEEL_INST/instruction_rd_address_stage3[2]                   -      -       -     (net)           7      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6066/Q                      -      B->Q    F     NA2X1           5  0.009  -0.166   -0.365  
  RISCV_STEEL_INST/integer_file_instance_n_46                         -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g32578/Q                     -      B->Q    R     NO2X1           2  0.004  -0.065   -0.430  
  RISCV_STEEL_INST/integer_file_instance_n_115                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.045   -0.475  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.475  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.035    5.111  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl_reg/GN  -      GN      F     DLLQX1         67  0.122   0.051    5.111  
#------------------------------------------------------------------------------------------------------------------------------------
Path 20: MET (5.591 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.121 (P)          0.838 (P)
          Arrival:=          5.121             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.121
     Launch Clock:-         -0.018
        Data Path:-         -0.452
            Slack:=          5.591
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32683/Q                                           -      A->Q    F     NA3X2           9  0.013  -0.099   -0.306  
  RISCV_STEEL_INST/n_1026                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6076/Q                      -      A->Q    R     NO2X1           2  0.007  -0.107   -0.413  
  RISCV_STEEL_INST/integer_file_instance_n_135                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.057   -0.470  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.470  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.025    5.121  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.061    5.121  
#------------------------------------------------------------------------------------------------------------------------------------
Path 21: MET (5.594 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.121 (P)          0.838 (P)
          Arrival:=          5.121             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.121
     Launch Clock:-         -0.018
        Data Path:-         -0.455
            Slack:=          5.594
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32683/Q                                           -      A->Q    F     NA3X2           9  0.013  -0.099   -0.306  
  RISCV_STEEL_INST/n_1026                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g32572/Q                     -      A->Q    R     NO2X1           2  0.007  -0.106   -0.412  
  RISCV_STEEL_INST/integer_file_instance_n_131                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.061   -0.473  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.473  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.025    5.121  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.061    5.121  
#------------------------------------------------------------------------------------------------------------------------------------
Path 22: MET (5.595 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.117 (P)          0.838 (P)
          Arrival:=          5.117             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.117
     Launch Clock:-         -0.018
        Data Path:-         -0.461
            Slack:=          5.595
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32680/Q                                           -      A->Q    F     NA3X1           9  0.013  -0.170   -0.377  
  RISCV_STEEL_INST/n_1023                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g32580/Q                     -      A->Q    R     NO2X1           2  0.007  -0.050   -0.427  
  RISCV_STEEL_INST/integer_file_instance_n_111                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.051   -0.478  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.478  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.029    5.117  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.057    5.117  
#------------------------------------------------------------------------------------------------------------------------------------
Path 23: MET (5.599 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.120 (P)          0.853 (P)
          Arrival:=          5.120             -0.003
 
    Time Borrowed:+          0.000
    Required Time:=          5.120
     Launch Clock:-         -0.003
        Data Path:-         -0.476
            Slack:=          5.599
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.018    0.006  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    R     BUX12          67  0.045  -0.010   -0.003  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/Q             -      C->Q    R     DFRQX1          5  0.087  -0.189   -0.193  
  RISCV_STEEL_INST/instruction_rd_address_stage3[3]                   -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/g32682/Q                                           -      B->Q    F     NA3X1           9  0.006  -0.174   -0.367  
  RISCV_STEEL_INST/n_1025                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6071/Q                      -      A->Q    R     NO2X1           2  0.007  -0.067   -0.434  
  RISCV_STEEL_INST/integer_file_instance_n_141                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.045   -0.479  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.479  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.026    5.120  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.060    5.120  
#------------------------------------------------------------------------------------------------------------------------------------
Path 24: MET (5.602 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.118 (P)          0.838 (P)
          Arrival:=          5.118             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.118
     Launch Clock:-         -0.018
        Data Path:-         -0.467
            Slack:=          5.602
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32680/Q                                           -      A->Q    F     NA3X1           9  0.013  -0.170   -0.377  
  RISCV_STEEL_INST/n_1023                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6034/Q                      -      A->Q    R     NO2X1           2  0.007  -0.062   -0.439  
  RISCV_STEEL_INST/integer_file_instance_n_109                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.045   -0.484  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.484  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.028    5.118  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.057    5.118  
#------------------------------------------------------------------------------------------------------------------------------------
Path 25: MET (5.602 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[1]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.117 (P)          0.865 (P)
          Arrival:=          5.117              0.009
 
    Time Borrowed:+          0.000
    Required Time:=          5.117
     Launch Clock:-          0.009
        Data Path:-         -0.495
            Slack:=          5.602
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.019    0.005  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_41/Q                    -      A->Q    R     BUX12         100  0.045   0.005    0.009  
  RISCV_STEEL_INST/CTS_325                                            -      -       -     (net)         100      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[1]/Q             -      C->Q    R     DFRQX1         10  0.085  -0.197   -0.187  
  RISCV_STEEL_INST/instruction_rd_address_stage3[1]                   -      -       -     (net)          10      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6024/Q                      -      B->Q    F     NA3X1           5  0.011  -0.172   -0.359  
  RISCV_STEEL_INST/integer_file_instance_n_58                         -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g32576/Q                     -      B->Q    R     NO2X1           2  0.007  -0.068   -0.427  
  RISCV_STEEL_INST/integer_file_instance_n_119                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.058   -0.485  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.485  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.029    5.117  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.057    5.117  
#------------------------------------------------------------------------------------------------------------------------------------
Path 26: MET (5.603 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.118 (P)          0.838 (P)
          Arrival:=          5.118             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.118
     Launch Clock:-         -0.018
        Data Path:-         -0.468
            Slack:=          5.603
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32681/Q                                           -      A->Q    F     NA3X1           8  0.013  -0.160   -0.367  
  RISCV_STEEL_INST/n_1024                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6060/Q                      -      A->Q    R     NO2X1           2  0.007  -0.062   -0.429  
  RISCV_STEEL_INST/integer_file_instance_n_105                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.057   -0.486  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.486  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.028    5.118  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.058    5.118  
#------------------------------------------------------------------------------------------------------------------------------------
Path 27: MET (5.605 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.118 (P)          0.838 (P)
          Arrival:=          5.118             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.118
     Launch Clock:-         -0.018
        Data Path:-         -0.469
            Slack:=          5.605
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32680/Q                                           -      A->Q    F     NA3X1           9  0.013  -0.170   -0.377  
  RISCV_STEEL_INST/n_1023                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g32579/Q                     -      A->Q    R     NO2X1           2  0.007  -0.055   -0.431  
  RISCV_STEEL_INST/integer_file_instance_n_113                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.056   -0.487  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.487  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.028    5.118  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.058    5.118  
#------------------------------------------------------------------------------------------------------------------------------------
Path 28: MET (5.606 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.120 (P)          0.853 (P)
          Arrival:=          5.120             -0.003
 
    Time Borrowed:+          0.000
    Required Time:=          5.120
     Launch Clock:-         -0.003
        Data Path:-         -0.483
            Slack:=          5.606
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.018    0.006  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    R     BUX12          67  0.045  -0.010   -0.003  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/Q             -      C->Q    R     DFRQX1          5  0.087  -0.189   -0.193  
  RISCV_STEEL_INST/instruction_rd_address_stage3[3]                   -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/g32682/Q                                           -      B->Q    F     NA3X1           9  0.006  -0.174   -0.367  
  RISCV_STEEL_INST/n_1025                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6021/Q                      -      A->Q    R     NO2X1           2  0.007  -0.072   -0.439  
  RISCV_STEEL_INST/integer_file_instance_n_145                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.047   -0.486  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.486  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.026    5.120  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.060    5.120  
#------------------------------------------------------------------------------------------------------------------------------------
Path 29: MET (5.616 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.120 (P)          0.853 (P)
          Arrival:=          5.120             -0.003
 
    Time Borrowed:+          0.000
    Required Time:=          5.120
     Launch Clock:-         -0.003
        Data Path:-         -0.492
            Slack:=          5.616
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.018    0.006  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    R     BUX12          67  0.045  -0.010   -0.003  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/Q             -      C->Q    R     DFRQX1          5  0.087  -0.189   -0.193  
  RISCV_STEEL_INST/instruction_rd_address_stage3[3]                   -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/g32682/Q                                           -      B->Q    F     NA3X1           9  0.006  -0.174   -0.367  
  RISCV_STEEL_INST/n_1025                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6020/Q                      -      A->Q    R     NO2X1           2  0.007  -0.083   -0.449  
  RISCV_STEEL_INST/integer_file_instance_n_147                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.046   -0.496  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.496  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.026    5.120  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.060    5.120  
#------------------------------------------------------------------------------------------------------------------------------------
Path 30: MET (5.616 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.120 (P)          0.853 (P)
          Arrival:=          5.120             -0.003
 
    Time Borrowed:+          0.000
    Required Time:=          5.120
     Launch Clock:-         -0.003
        Data Path:-         -0.493
            Slack:=          5.616
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.018    0.006  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    R     BUX12          67  0.045  -0.010   -0.003  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/Q             -      C->Q    R     DFRQX1          5  0.087  -0.189   -0.193  
  RISCV_STEEL_INST/instruction_rd_address_stage3[3]                   -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/g32682/Q                                           -      B->Q    F     NA3X1           9  0.006  -0.174   -0.367  
  RISCV_STEEL_INST/n_1025                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6019/Q                      -      A->Q    R     NO2X1           2  0.007  -0.082   -0.449  
  RISCV_STEEL_INST/integer_file_instance_n_149                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.047   -0.496  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.496  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.026    5.120  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.060    5.120  
#------------------------------------------------------------------------------------------------------------------------------------
Path 31: MET (5.619 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.117 (P)          0.838 (P)
          Arrival:=          5.117             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.117
     Launch Clock:-         -0.018
        Data Path:-         -0.484
            Slack:=          5.619
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32680/Q                                           -      A->Q    F     NA3X1           9  0.013  -0.170   -0.377  
  RISCV_STEEL_INST/n_1023                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6032/Q                      -      A->Q    R     NO2X1           2  0.007  -0.070   -0.447  
  RISCV_STEEL_INST/integer_file_instance_n_107                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.054   -0.501  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.501  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.029    5.117  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.057    5.117  
#------------------------------------------------------------------------------------------------------------------------------------
Path 32: MET (5.620 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.118 (P)          0.838 (P)
          Arrival:=          5.118             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.118
     Launch Clock:-         -0.018
        Data Path:-         -0.484
            Slack:=          5.620
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32680/Q                                           -      A->Q    F     NA3X1           9  0.013  -0.170   -0.377  
  RISCV_STEEL_INST/n_1023                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g32577/Q                     -      A->Q    R     NO2X1           2  0.007  -0.070   -0.447  
  RISCV_STEEL_INST/integer_file_instance_n_117                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.055   -0.502  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.502  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.028    5.118  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.058    5.118  
#------------------------------------------------------------------------------------------------------------------------------------
Path 33: MET (5.620 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.118 (P)          0.838 (P)
          Arrival:=          5.118             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.118
     Launch Clock:-         -0.018
        Data Path:-         -0.484
            Slack:=          5.620
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32680/Q                                           -      A->Q    F     NA3X1           9  0.013  -0.170   -0.377  
  RISCV_STEEL_INST/n_1023                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g32575/Q                     -      A->Q    R     NO2X1           2  0.007  -0.071   -0.448  
  RISCV_STEEL_INST/integer_file_instance_n_121                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.054   -0.502  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.502  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.028    5.118  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.058    5.118  
#------------------------------------------------------------------------------------------------------------------------------------
Path 34: MET (5.625 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.118 (P)          0.838 (P)
          Arrival:=          5.118             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.118
     Launch Clock:-         -0.018
        Data Path:-         -0.489
            Slack:=          5.625
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32681/Q                                           -      A->Q    F     NA3X1           8  0.013  -0.161   -0.368  
  RISCV_STEEL_INST/n_1024                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g31858/Q                     -      A->Q    R     NO2X1           3  0.007  -0.092   -0.460  
  RISCV_STEEL_INST/integer_file_instance_n_95                         -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.047   -0.507  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.507  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.028    5.118  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.057    5.118  
#------------------------------------------------------------------------------------------------------------------------------------
Path 35: MET (5.625 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.120 (P)          0.853 (P)
          Arrival:=          5.120             -0.003
 
    Time Borrowed:+          0.000
    Required Time:=          5.120
     Launch Clock:-         -0.003
        Data Path:-         -0.501
            Slack:=          5.625
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.018    0.006  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    R     BUX12          67  0.045  -0.010   -0.003  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/Q             -      C->Q    R     DFRQX1          5  0.087  -0.189   -0.193  
  RISCV_STEEL_INST/instruction_rd_address_stage3[3]                   -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/g32682/Q                                           -      B->Q    F     NA3X1           9  0.006  -0.174   -0.367  
  RISCV_STEEL_INST/n_1025                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6067/Q                      -      A->Q    R     NO2X1           2  0.007  -0.076   -0.443  
  RISCV_STEEL_INST/integer_file_instance_n_153                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.062   -0.505  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.001   -0.505  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.026    5.120  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.060    5.120  
#------------------------------------------------------------------------------------------------------------------------------------
Path 36: MET (5.629 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[1]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.121 (P)          0.865 (P)
          Arrival:=          5.121              0.009
 
    Time Borrowed:+          0.000
    Required Time:=          5.121
     Launch Clock:-          0.009
        Data Path:-         -0.517
            Slack:=          5.629
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.019    0.005  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_41/Q                    -      A->Q    R     BUX12         100  0.045   0.005    0.009  
  RISCV_STEEL_INST/CTS_325                                            -      -       -     (net)         100      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[1]/Q             -      C->Q    R     DFRQX1         10  0.085  -0.197   -0.187  
  RISCV_STEEL_INST/instruction_rd_address_stage3[1]                   -      -       -     (net)          10      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6024/Q                      -      B->Q    F     NA3X1           5  0.011  -0.172   -0.359  
  RISCV_STEEL_INST/integer_file_instance_n_58                         -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6018/Q                      -      B->Q    R     NO2X1           2  0.007  -0.096   -0.455  
  RISCV_STEEL_INST/integer_file_instance_n_151                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.053   -0.508  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.508  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.025    5.121  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.061    5.121  
#------------------------------------------------------------------------------------------------------------------------------------
Path 37: MET (5.636 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.121 (P)          0.853 (P)
          Arrival:=          5.121             -0.003
 
    Time Borrowed:+          0.000
    Required Time:=          5.121
     Launch Clock:-         -0.003
        Data Path:-         -0.512
            Slack:=          5.636
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.018    0.006  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    R     BUX12          67  0.045  -0.010   -0.003  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/Q             -      C->Q    R     DFRQX1          5  0.087  -0.189   -0.193  
  RISCV_STEEL_INST/instruction_rd_address_stage3[3]                   -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/g32682/Q                                           -      B->Q    F     NA3X1           9  0.006  -0.174   -0.366  
  RISCV_STEEL_INST/n_1025                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6069/Q                      -      A->Q    R     NO2X1           2  0.007  -0.079   -0.446  
  RISCV_STEEL_INST/integer_file_instance_n_143                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.069   -0.515  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.001   -0.515  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.025    5.121  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.061    5.121  
#------------------------------------------------------------------------------------------------------------------------------------
Path 38: MET (5.646 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.121 (P)          0.853 (P)
          Arrival:=          5.121             -0.003
 
    Time Borrowed:+          0.000
    Required Time:=          5.121
     Launch Clock:-         -0.003
        Data Path:-         -0.521
            Slack:=          5.646
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.018    0.006  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    R     BUX12          67  0.045  -0.010   -0.003  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/Q             -      C->Q    R     DFRQX1          5  0.087  -0.189   -0.193  
  RISCV_STEEL_INST/instruction_rd_address_stage3[3]                   -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/g32682/Q                                           -      B->Q    F     NA3X1           9  0.006  -0.174   -0.366  
  RISCV_STEEL_INST/n_1025                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6072/Q                      -      A->Q    R     NO2X1           2  0.007  -0.087   -0.453  
  RISCV_STEEL_INST/integer_file_instance_n_139                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.071   -0.525  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.001   -0.525  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.025    5.121  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.061    5.121  
#------------------------------------------------------------------------------------------------------------------------------------
Path 39: MET (5.669 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/csr_file_instance_current_state_reg[0]/C
            Clock:(R) clock
         Endpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.091 (P)          0.833 (P)
          Arrival:=          5.091             -0.023
 
    Time Borrowed:+          0.000
    Required Time:=          5.091
     Launch Clock:-         -0.023
        Data Path:-         -0.556
            Slack:=          5.669
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q               -      A->Q    R     BUX12          93  0.021  -0.013   -0.023  
  RISCV_STEEL_INST/CTS_323                                       -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_current_state_reg[0]/Q      -      C->Q    R     DFRQX1          3  0.077  -0.161   -0.184  
  RISCV_STEEL_INST/csr_file_instance_current_state[0]            -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/g32692/Q                                      -      AN->Q   R     NA3I1X4        12  0.004  -0.048   -0.232  
  RISCV_STEEL_INST/n_1035                                        -      -       -     (net)          12      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4221/Q                     -      AN->Q   R     NO3I1X1         2  0.015  -0.133   -0.365  
  RISCV_STEEL_INST/csr_file_instance_n_1638                      -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4007/Q                     -      A->Q    F     INX1            1  0.004  -0.036   -0.401  
  RISCV_STEEL_INST/csr_file_instance_n_36432                     -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g7/Q       -      A->Q    F     OR2X1           1  0.004  -0.177   -0.578  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl_reg/D  -      D       F     DLLQX1          1  0.004   0.000   -0.578  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                 -      A->Q    F     BUX8            8  0.146  -0.116    5.127  
  RISCV_STEEL_INST/CTS_327                                        -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q                -      A->Q    F     BUX12          77  0.013  -0.036    5.091  
  RISCV_STEEL_INST/CTS_326                                        -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl_reg/GN  -      GN      F     DLLQX1         77  0.085   0.040    5.091  
#-------------------------------------------------------------------------------------------------------------------------------
Path 40: MET (5.783 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/C
            Clock:(R) clock
         Endpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.118 (P)          0.853 (P)
          Arrival:=          5.118             -0.003
 
    Time Borrowed:+          0.000
    Required Time:=          5.118
     Launch Clock:-         -0.003
        Data Path:-         -0.662
            Slack:=          5.783
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.018    0.006  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    R     BUX12          67  0.045  -0.010   -0.003  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/Q             -      C->Q    R     DFRQX1          5  0.087  -0.189   -0.192  
  RISCV_STEEL_INST/instruction_rd_address_stage3[3]                   -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6064/Q                      -      A->Q    F     INX1            2  0.006  -0.066   -0.258  
  RISCV_STEEL_INST/integer_file_instance_n_8049                       -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/g32681/Q                                           -      B->Q    R     NA3X1           8  0.004  -0.090   -0.348  
  RISCV_STEEL_INST/n_1024                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g32435/Q                     -      A->Q    R     OR2X1           3  0.007  -0.080   -0.428  
  RISCV_STEEL_INST/integer_file_instance_n_54539                      -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g31398/Q                     -      A->Q    F     INX1            1  0.004  -0.035   -0.463  
  RISCV_STEEL_INST/integer_file_instance_n_93                         -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g7/Q       -      A->Q    F     OR2X1           1  0.004  -0.202   -0.665  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl_reg/D  -      D       F     DLLQX1          1  0.004   0.001   -0.665  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.028    5.118  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.058    5.118  
#------------------------------------------------------------------------------------------------------------------------------------
Path 41: MET (11.034 ns) Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_mepc_reg[1]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/program_counter_stage3_reg[1]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_mepc_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.758 (P)          0.831 (P)
          Arrival:=         10.758             -0.025
 
            Setup:-         -0.058
    Required Time:=         10.817
     Launch Clock:-         -0.025
        Data Path:-         -0.193
            Slack:=         11.034
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                             -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                             -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                         -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                             -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                          -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q   -      A->Q    R     BUX8            8  0.146  -0.037   -0.013  
  RISCV_STEEL_INST/CTS_327                          -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q  -      A->Q    R     BUX12          77  0.013  -0.012   -0.025  
  RISCV_STEEL_INST/CTS_326                          -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/program_counter_stage3_reg[1]/Q  -      C->Q    R     SDFRQX1         1  0.045  -0.133   -0.158  
  RISCV_STEEL_INST/program_counter_stage3[1]        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g8649/Q        -      AN->Q   R     NO3I1X1         1  0.004  -0.059   -0.217  
  RISCV_STEEL_INST/csr_file_instance_n_39246        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_mepc_reg[1]/D  -      D       R     DFRQX1          1  0.004   0.000   -0.217  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.353   0.012   10.852  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X2          1  0.146  -0.065   10.787  
  RISCV_STEEL_INST/CTS_255                                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_5/Q            -      A->Q    R     BUX4           32  0.004  -0.029   10.758  
  RISCV_STEEL_INST/CTS_254                                   -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_mepc_reg[1]/C           -      C       R     DFRQX1         32  0.010   0.004   10.758  
#--------------------------------------------------------------------------------------------------------------------------
Path 42: MET (11.038 ns) Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_mepc_reg[0]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/program_counter_stage3_reg[0]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_mepc_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.758 (P)          0.831 (P)
          Arrival:=         10.758             -0.025
 
            Setup:-         -0.058
    Required Time:=         10.817
     Launch Clock:-         -0.025
        Data Path:-         -0.196
            Slack:=         11.038
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                             -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                             -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                         -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                             -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                          -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q   -      A->Q    R     BUX8            8  0.146  -0.037   -0.013  
  RISCV_STEEL_INST/CTS_327                          -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q  -      A->Q    R     BUX12          77  0.013  -0.012   -0.025  
  RISCV_STEEL_INST/CTS_326                          -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/program_counter_stage3_reg[0]/Q  -      C->Q    R     SDFRQX1         1  0.045  -0.135   -0.159  
  RISCV_STEEL_INST/program_counter_stage3[0]        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g8648/Q        -      AN->Q   R     NO3I1X1         1  0.004  -0.062   -0.221  
  RISCV_STEEL_INST/csr_file_instance_n_39244        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_mepc_reg[0]/D  -      D       R     DFRQX1          1  0.004   0.000   -0.221  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.353   0.012   10.852  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X2          1  0.146  -0.065   10.787  
  RISCV_STEEL_INST/CTS_255                                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_5/Q            -      A->Q    R     BUX4           32  0.004  -0.029   10.758  
  RISCV_STEEL_INST/CTS_254                                   -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_mepc_reg[0]/C           -      C       R     DFRQX1         32  0.010   0.004   10.758  
#--------------------------------------------------------------------------------------------------------------------------
Path 43: MET (11.082 ns) Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_mepc_reg[20]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/program_counter_stage3_reg[20]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_mepc_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.784 (P)          0.860 (P)
          Arrival:=         10.784              0.004
 
            Setup:-         -0.059
    Required Time:=         10.843
     Launch Clock:-          0.004
        Data Path:-         -0.243
            Slack:=         11.082
     Timing Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  clock                                              -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                          -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                              -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q    -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                           -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q    -      A->Q    R     BUX8            8  0.146  -0.020    0.004  
  RISCV_STEEL_INST/CTS_327                           -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_40/Q   -      A->Q    R     BUX12          89  0.045   0.000    0.004  
  RISCV_STEEL_INST/CTS_324                           -      -       -     (net)          89      -       -        -  
  RISCV_STEEL_INST/program_counter_stage3_reg[20]/Q  -      C->Q    R     SDFRQX1         1  0.068  -0.142   -0.138  
  RISCV_STEEL_INST/program_counter_stage3[20]        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g10209/Q        -      B->Q    F     NA2X1           1  0.004  -0.050   -0.188  
  RISCV_STEEL_INST/csr_file_instance_n_38728         -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g9889/Q         -      B->Q    R     AN21X1          1  0.004  -0.051   -0.239  
  RISCV_STEEL_INST/csr_file_instance_n_38335         -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_mepc_reg[20]/D  -      D       R     DFRQX1          1  0.004   0.000   -0.239  
#------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.353   0.012   10.852  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X2          1  0.146  -0.065   10.787  
  RISCV_STEEL_INST/CTS_255                                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_5/Q            -      A->Q    R     BUX4           32  0.004  -0.003   10.784  
  RISCV_STEEL_INST/CTS_254                                   -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_mepc_reg[20]/C          -      C       R     DFRQX1         32  0.065   0.030   10.784  
#--------------------------------------------------------------------------------------------------------------------------
Path 44: MET (11.083 ns) Setup Check with Pin RISCV_STEEL_INST/program_counter_stage3_reg[17]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/program_counter_reg[17]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/program_counter_stage3_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.809 (P)          0.852 (P)
          Arrival:=         10.809             -0.004
 
            Setup:-         -0.090
    Required Time:=         10.899
     Launch Clock:-         -0.004
        Data Path:-         -0.179
            Slack:=         11.083
     Timing Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  clock                                              -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                          -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                              -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q    -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                           -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q    -      A->Q    R     BUX8            8  0.146  -0.020    0.004  
  RISCV_STEEL_INST/CTS_327                           -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_40/Q   -      A->Q    R     BUX12          89  0.045  -0.008   -0.004  
  RISCV_STEEL_INST/CTS_324                           -      -       -     (net)          89      -       -        -  
  RISCV_STEEL_INST/program_counter_reg[17]/Q         -      C->Q    R     DFRQX1          4  0.067  -0.180   -0.184  
  RISCV_STEEL_INST/program_counter[17]               -      -       -     (net)           4      -       -        -  
  RISCV_STEEL_INST/program_counter_stage3_reg[17]/D  -      D       R     SDFRQX1         4  0.004   0.000   -0.184  
#------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  clock                                              -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                          -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                              -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q    -      A->Q    R     BUX12          38  0.353   0.009   10.849  
  RISCV_STEEL_INST/CTS_328                           -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q    -      A->Q    R     BUX8            8  0.146  -0.020   10.829  
  RISCV_STEEL_INST/CTS_327                           -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_40/Q   -      A->Q    R     BUX12          89  0.045  -0.019   10.809  
  RISCV_STEEL_INST/CTS_324                           -      -       -     (net)          89      -       -        -  
  RISCV_STEEL_INST/program_counter_stage3_reg[17]/C  -      C       R     SDFRQX1        89  0.055   0.010   10.809  
#------------------------------------------------------------------------------------------------------------------
Path 45: MET (11.083 ns) Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_mepc_reg[11]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/program_counter_stage3_reg[11]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_mepc_reg[11]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.766 (P)          0.839 (P)
          Arrival:=         10.766             -0.017
 
            Setup:-         -0.059
    Required Time:=         10.825
     Launch Clock:-         -0.017
        Data Path:-         -0.241
            Slack:=         11.083
     Timing Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  clock                                              -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                          -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                              -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q    -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                           -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q    -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                           -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q   -      A->Q    R     BUX12          93  0.021  -0.007   -0.017  
  RISCV_STEEL_INST/CTS_323                           -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/program_counter_stage3_reg[11]/Q  -      C->Q    R     SDFRQX1         1  0.056  -0.137   -0.155  
  RISCV_STEEL_INST/program_counter_stage3[11]        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g10200/Q        -      B->Q    F     NA2X1           1  0.004  -0.053   -0.207  
  RISCV_STEEL_INST/csr_file_instance_n_38719         -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g9912/Q         -      B->Q    R     AN21X1          1  0.004  -0.051   -0.258  
  RISCV_STEEL_INST/csr_file_instance_n_38375         -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_mepc_reg[11]/D  -      D       R     DFRQX1          1  0.004   0.000   -0.258  
#------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.353   0.012   10.852  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X2          1  0.146  -0.065   10.787  
  RISCV_STEEL_INST/CTS_255                                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_5/Q            -      A->Q    R     BUX4           32  0.004  -0.021   10.766  
  RISCV_STEEL_INST/CTS_254                                   -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_mepc_reg[11]/C          -      C       R     DFRQX1         32  0.051   0.012   10.766  
#--------------------------------------------------------------------------------------------------------------------------
Path 46: MET (11.088 ns) Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_mepc_reg[10]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/program_counter_stage3_reg[10]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_mepc_reg[10]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.762 (P)          0.835 (P)
          Arrival:=         10.762             -0.021
 
            Setup:-         -0.059
    Required Time:=         10.821
     Launch Clock:-         -0.021
        Data Path:-         -0.247
            Slack:=         11.088
     Timing Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  clock                                              -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                          -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                              -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q    -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                           -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q    -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                           -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q   -      A->Q    R     BUX12          93  0.021  -0.011   -0.021  
  RISCV_STEEL_INST/CTS_323                           -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/program_counter_stage3_reg[10]/Q  -      C->Q    R     SDFRQX1         1  0.054  -0.134   -0.155  
  RISCV_STEEL_INST/program_counter_stage3[10]        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g10192/Q        -      B->Q    F     NA2X1           1  0.004  -0.060   -0.216  
  RISCV_STEEL_INST/csr_file_instance_n_38710         -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g9916/Q         -      B->Q    R     AN21X1          1  0.004  -0.052   -0.268  
  RISCV_STEEL_INST/csr_file_instance_n_38383         -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_mepc_reg[10]/D  -      D       R     DFRQX1          1  0.004   0.000   -0.268  
#------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.353   0.012   10.852  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X2          1  0.146  -0.065   10.787  
  RISCV_STEEL_INST/CTS_255                                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_5/Q            -      A->Q    R     BUX4           32  0.004  -0.025   10.762  
  RISCV_STEEL_INST/CTS_254                                   -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_mepc_reg[10]/C          -      C       R     DFRQX1         32  0.041   0.007   10.762  
#--------------------------------------------------------------------------------------------------------------------------
Path 47: MET (11.088 ns) Setup Check with Pin RISCV_STEEL_INST/program_counter_stage3_reg[31]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/program_counter_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/program_counter_stage3_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.822 (P)          0.855 (P)
          Arrival:=         10.822             -0.001
 
            Setup:-         -0.090
    Required Time:=         10.912
     Launch Clock:-         -0.001
        Data Path:-         -0.175
            Slack:=         11.088
     Timing Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  clock                                              -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                          -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                              -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q    -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                           -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q    -      A->Q    R     BUX8            8  0.146  -0.020    0.004  
  RISCV_STEEL_INST/CTS_327                           -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_40/Q   -      A->Q    R     BUX12          89  0.045  -0.005   -0.001  
  RISCV_STEEL_INST/CTS_324                           -      -       -     (net)          89      -       -        -  
  RISCV_STEEL_INST/program_counter_reg[31]/Q         -      C->Q    R     DFRQX1          3  0.068  -0.175   -0.176  
  RISCV_STEEL_INST/program_counter[31]               -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/program_counter_stage3_reg[31]/D  -      D       R     SDFRQX1         3  0.004   0.000   -0.176  
#------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  clock                                              -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                          -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                              -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q    -      A->Q    R     BUX12          38  0.353   0.009   10.849  
  RISCV_STEEL_INST/CTS_328                           -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q    -      A->Q    R     BUX8            8  0.146  -0.020   10.829  
  RISCV_STEEL_INST/CTS_327                           -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_40/Q   -      A->Q    R     BUX12          89  0.045  -0.007   10.822  
  RISCV_STEEL_INST/CTS_324                           -      -       -     (net)          89      -       -        -  
  RISCV_STEEL_INST/program_counter_stage3_reg[31]/C  -      C       R     SDFRQX1        89  0.067   0.023   10.822  
#------------------------------------------------------------------------------------------------------------------
Path 48: MET (11.088 ns) Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_mepc_reg[9]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/program_counter_stage3_reg[9]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_mepc_reg[9]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.761 (P)          0.826 (P)
          Arrival:=         10.760             -0.030
 
            Setup:-         -0.059
    Required Time:=         10.819
     Launch Clock:-         -0.030
        Data Path:-         -0.240
            Slack:=         11.088
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                             -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                             -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                         -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                             -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                          -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q   -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                          -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q  -      A->Q    R     BUX12          93  0.021  -0.020   -0.030  
  RISCV_STEEL_INST/CTS_323                          -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/program_counter_stage3_reg[9]/Q  -      C->Q    R     SDFRQX1         1  0.045  -0.138   -0.167  
  RISCV_STEEL_INST/program_counter_stage3[9]        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g10197/Q       -      B->Q    F     NA2X1           1  0.004  -0.052   -0.220  
  RISCV_STEEL_INST/csr_file_instance_n_38716        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g9938/Q        -      B->Q    R     AN21X1          1  0.004  -0.050   -0.269  
  RISCV_STEEL_INST/csr_file_instance_n_38430        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_mepc_reg[9]/D  -      D       R     DFRQX1          1  0.004   0.000   -0.269  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.353   0.012   10.852  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X2          1  0.146  -0.065   10.787  
  RISCV_STEEL_INST/CTS_255                                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_5/Q            -      A->Q    R     BUX4           32  0.004  -0.027   10.760  
  RISCV_STEEL_INST/CTS_254                                   -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_mepc_reg[9]/C           -      C       R     DFRQX1         32  0.036   0.006   10.760  
#--------------------------------------------------------------------------------------------------------------------------
Path 49: MET (11.089 ns) Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_mepc_reg[30]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/program_counter_stage3_reg[30]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_mepc_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.779 (P)          0.855 (P)
          Arrival:=         10.779             -0.001
 
            Setup:-         -0.059
    Required Time:=         10.838
     Launch Clock:-         -0.001
        Data Path:-         -0.250
            Slack:=         11.089
     Timing Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  clock                                              -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                          -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                              -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q    -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                           -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q    -      A->Q    R     BUX8            8  0.146  -0.020    0.004  
  RISCV_STEEL_INST/CTS_327                           -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_40/Q   -      A->Q    R     BUX12          89  0.045  -0.005   -0.001  
  RISCV_STEEL_INST/CTS_324                           -      -       -     (net)          89      -       -        -  
  RISCV_STEEL_INST/program_counter_stage3_reg[30]/Q  -      C->Q    R     SDFRQX1         1  0.068  -0.140   -0.141  
  RISCV_STEEL_INST/program_counter_stage3[30]        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g10172/Q        -      B->Q    F     NA2X1           1  0.004  -0.059   -0.200  
  RISCV_STEEL_INST/csr_file_instance_n_38683         -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g9918/Q         -      B->Q    R     AN21X1          1  0.004  -0.051   -0.251  
  RISCV_STEEL_INST/csr_file_instance_n_38387         -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_mepc_reg[30]/D  -      D       R     DFRQX1          1  0.004   0.000   -0.251  
#------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.353   0.012   10.852  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X2          1  0.146  -0.065   10.787  
  RISCV_STEEL_INST/CTS_255                                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_5/Q            -      A->Q    R     BUX4           32  0.004  -0.008   10.779  
  RISCV_STEEL_INST/CTS_254                                   -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_mepc_reg[30]/C          -      C       R     DFRQX1         32  0.064   0.025   10.779  
#--------------------------------------------------------------------------------------------------------------------------
Path 50: MET (11.090 ns) Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_mepc_reg[21]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/program_counter_stage3_reg[21]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_mepc_reg[21]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.786 (P)          0.860 (P)
          Arrival:=         10.786              0.004
 
            Setup:-         -0.059
    Required Time:=         10.845
     Launch Clock:-          0.004
        Data Path:-         -0.249
            Slack:=         11.090
     Timing Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  clock                                              -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                          -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                              -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q    -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                           -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q    -      A->Q    R     BUX8            8  0.146  -0.020    0.004  
  RISCV_STEEL_INST/CTS_327                           -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_40/Q   -      A->Q    R     BUX12          89  0.045   0.000    0.004  
  RISCV_STEEL_INST/CTS_324                           -      -       -     (net)          89      -       -        -  
  RISCV_STEEL_INST/program_counter_stage3_reg[21]/Q  -      C->Q    R     SDFRQX1         1  0.068  -0.139   -0.134  
  RISCV_STEEL_INST/program_counter_stage3[21]        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g10210/Q        -      B->Q    F     NA2X1           1  0.004  -0.060   -0.194  
  RISCV_STEEL_INST/csr_file_instance_n_38729         -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g9899/Q         -      B->Q    R     AN21X1          1  0.004  -0.051   -0.245  
  RISCV_STEEL_INST/csr_file_instance_n_38351         -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_mepc_reg[21]/D  -      D       R     DFRQX1          1  0.004   0.000   -0.245  
#------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.353   0.012   10.852  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X2          1  0.146  -0.065   10.787  
  RISCV_STEEL_INST/CTS_255                                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_5/Q            -      A->Q    R     BUX4           32  0.004  -0.001   10.786  
  RISCV_STEEL_INST/CTS_254                                   -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_mepc_reg[21]/C          -      C       R     DFRQX1         32  0.065   0.031   10.786  
#--------------------------------------------------------------------------------------------------------------------------

