#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 20 22:39:30 2025
# Process ID: 4992
# Current directory: C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28604 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1009.355 ; gain = 234.391
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/synth_1/.Xil/Vivado-4992-Ido/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (1#1) [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/synth_1/.Xil/Vivado-4992-Ido/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0' [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/synth_1/.Xil/Vivado-4992-Ido/realtime/design_1_clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0' (2#1) [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/synth_1/.Xil/Vivado-4992-Ido/realtime/design_1_clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_jtag_axi_0_0' [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/synth_1/.Xil/Vivado-4992-Ido/realtime/design_1_jtag_axi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jtag_axi_0_0' (3#1) [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/synth_1/.Xil/Vivado-4992-Ido/realtime/design_1_jtag_axi_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_jtag_axi_0_axi_periph_0' [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/synth/design_1.v:239]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1UACJD2' [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/synth/design_1.v:539]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/synth_1/.Xil/Vivado-4992-Ido/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (4#1) [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/synth_1/.Xil/Vivado-4992-Ido/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 60 connections declared, but only 58 given [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/synth/design_1.v:770]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1UACJD2' (5#1) [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/synth/design_1.v:539]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jtag_axi_0_axi_periph_0' (6#1) [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/synth/design_1.v:239]
INFO: [Synth 8-6157] synthesizing module 'design_1_reset_inv_0_0' [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/synth_1/.Xil/Vivado-4992-Ido/realtime/design_1_reset_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reset_inv_0_0' (7#1) [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/synth_1/.Xil/Vivado-4992-Ido/realtime/design_1_reset_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_100M_0' [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/synth_1/.Xil/Vivado-4992-Ido/realtime/design_1_rst_clk_wiz_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_100M_0' (8#1) [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/synth_1/.Xil/Vivado-4992-Ido/realtime/design_1_rst_clk_wiz_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_100M' of module 'design_1_rst_clk_wiz_100M_0' has 10 connections declared, but only 6 given [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/synth/design_1.v:230]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (9#1) [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (10#1) [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1UACJD2 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1UACJD2 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_jtag_axi_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_jtag_axi_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1085.355 ; gain = 310.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1085.355 ; gain = 310.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1085.355 ; gain = 310.391
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1085.355 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/ip/design_1_jtag_axi_0_0/design_1_jtag_axi_0_0/design_1_jtag_axi_0_0_in_context.xdc] for cell 'design_1_i/jtag_axi_0'
Finished Parsing XDC File [c:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/ip/design_1_jtag_axi_0_0/design_1_jtag_axi_0_0/design_1_jtag_axi_0_0_in_context.xdc] for cell 'design_1_i/jtag_axi_0'
Parsing XDC File [c:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [c:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Finished Parsing XDC File [c:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Parsing XDC File [c:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_100M'
Finished Parsing XDC File [c:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_100M'
Parsing XDC File [c:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/ip/design_1_reset_inv_0_0/design_1_reset_inv_0_0/design_1_reset_inv_0_0_in_context.xdc] for cell 'design_1_i/reset_inv_0'
Finished Parsing XDC File [c:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/ip/design_1_reset_inv_0_0/design_1_reset_inv_0_0/design_1_reset_inv_0_0_in_context.xdc] for cell 'design_1_i/reset_inv_0'
Parsing XDC File [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20_b/fwdaxi/bh_llb.xdc]
Finished Parsing XDC File [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20_b/fwdaxi/bh_llb.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20_b/fwdaxi/bh_llb.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1119.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1119.535 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1119.535 ; gain = 344.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1119.535 ; gain = 344.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1. (constraint file  c:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1. (constraint file  c:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/jtag_axi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/jtag_axi_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/reset_inv_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1119.535 ; gain = 344.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1119.535 ; gain = 344.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_jtag_axi_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_jtag_axi_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design design_1_jtag_axi_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_jtag_axi_0_axi_periph_0 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1119.535 ; gain = 344.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1150.324 ; gain = 375.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1150.398 ; gain = 375.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1160.066 ; gain = 385.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1174.859 ; gain = 399.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1174.859 ; gain = 399.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1174.859 ; gain = 399.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1174.859 ; gain = 399.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1174.859 ; gain = 399.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1174.859 ; gain = 399.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |design_1_auto_pc_0          |         1|
|2     |design_1_axi_uartlite_0_0   |         1|
|3     |design_1_clk_wiz_0          |         1|
|4     |design_1_jtag_axi_0_0       |         1|
|5     |design_1_reset_inv_0_0      |         1|
|6     |design_1_rst_clk_wiz_100M_0 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_auto_pc_0          |     1|
|2     |design_1_axi_uartlite_0_0   |     1|
|3     |design_1_clk_wiz_0          |     1|
|4     |design_1_jtag_axi_0_0       |     1|
|5     |design_1_reset_inv_0_0      |     1|
|6     |design_1_rst_clk_wiz_100M_0 |     1|
|7     |IBUF                        |     3|
|8     |OBUF                        |     2|
+------+----------------------------+------+

Report Instance Areas: 
+------+--------------------------+---------------------------------+------+
|      |Instance                  |Module                           |Cells |
+------+--------------------------+---------------------------------+------+
|1     |top                       |                                 |   369|
|2     |  design_1_i              |design_1                         |   364|
|3     |    jtag_axi_0_axi_periph |design_1_jtag_axi_0_axi_periph_0 |   155|
|4     |      s00_couplers        |s00_couplers_imp_1UACJD2         |   155|
+------+--------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1174.859 ; gain = 399.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1174.859 ; gain = 365.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1174.859 ; gain = 399.895
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1174.859 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1182.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1182.582 ; gain = 695.195
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1182.582 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 22:39:55 2025...
