	<bus>
		<bus_id>proc_socket-0/module-0/proc/pci_configs/E0_x16:E1_x8x8/E1_CLK1_x8 => CX3-2/pciep</bus_id>
		<bus_type>PCIE</bus_type>
		<cable>no</cable>
		<source_path>proc_socket-0/module-0/proc/pci_configs/E0_x16:E1_x8x8/</source_path>
		<source_target>E1_CLK1_x8</source_target>
		<dest_path>CX3-2/</dest_path>
		<dest_target>pciep</dest_target>
		<bus_attribute>
			<id>CLASS</id>
		<default>BUS</default>
		</bus_attribute>
		<bus_attribute>
			<id>LANE_REVERSAL</id>
		<default>00</default>
		</bus_attribute>
		<bus_attribute>
			<id>PCIE_LANE_EQUALIZATION</id>
		<default>all,0x33,0x33</default>
		</bus_attribute>
		<bus_attribute>
			<id>PCIE_SWAP_CLKS</id>
		<default>0</default>
		</bus_attribute>
	</bus>