#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Sat Jun 06 16:11:00 2015
# Process ID: 7140
# Log file: E:/homework/VGA/planAhead_run_1/planAhead.log
# Journal file: E:/homework/VGA/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/homework/VGA/pa.fromNcd.tcl
# create_project -name VGA -dir "E:/homework/VGA/planAhead_run_1" -part xc3s1500fg320-5
Parsing template File [D:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [D:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [D:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [D:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [D:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [D:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
create_project: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 474.848 ; gain = 51.199
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "E:/homework/VGA/vga_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/homework/VGA} {ipcore_dir} }
# add_files [list {ipcore_dir/vga_rom.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "vga_top.ucf" [current_fileset -constrset]
Adding file 'E:/homework/VGA/vga_top.ucf' to fileset 'constrs_1'
# add_files [list {vga_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1500fg320-5
Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design vga_top.ngc ...
WARNING:NetListWriters:298 - No output is written to vga_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus XLXI_1/addr_sub0001<10 : 1> on block
   vga_top is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file vga_top.edif ...
ngc2edif: Total memory usage is 82540 kilobytes

Parsing EDIF File [./planAhead_run_1/VGA.data/cache/vga_top_ngc_c34e0e8a.edif]
Finished Parsing EDIF File [./planAhead_run_1/VGA.data/cache/vga_top_ngc_c34e0e8a.edif]
Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design vga_rom.ngc ...
WARNING:NetListWriters:298 - No output is written to vga_rom.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file vga_rom.edif ...
ngc2edif: Total memory usage is 82732 kilobytes

Reading core file 'E:/homework/VGA/ipcore_dir/vga_rom.ngc' for (cell view 'vga_rom', library 'vga_top_lib', file 'vga_top.ngc')
Parsing EDIF File [./planAhead_run_1/VGA.data/cache/vga_rom_ngc_c6b82c79.edif]
Finished Parsing EDIF File [./planAhead_run_1/VGA.data/cache/vga_rom_ngc_c6b82c79.edif]
INFO: [Designutils 20-910] Reading macro library D:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [D:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [D:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from D:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1500/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1500/ClockBuffers.xml
Loading package from D:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1500/fg320/Package.xml
Loading io standards from D:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1500/fg320/SSORules.xml
Loading list of drcs for the architecture : D:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library D:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library D:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [E:/homework/VGA/ipcore_dir/vga_rom.ncf]
Finished Parsing UCF File [E:/homework/VGA/ipcore_dir/vga_rom.ncf]
Parsing UCF File [E:/homework/VGA/vga_top.ucf]
Finished Parsing UCF File [E:/homework/VGA/vga_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: dd7190fb
link_design: Time (s): elapsed = 00:00:27 . Memory (MB): peak = 588.363 ; gain = 113.516
# read_xdl -file "E:/homework/VGA/vga_top.ncd"
Release 14.2 - xdl P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '3s1500.nph' in environment D:\Xilinx\14.2\ISE_DS\ISE\.
   "vga_top" is an NCD, version 3.2, device xc3s1500, package fg320, speed -5
Successfully converted design 'E:\homework\VGA\vga_top.ncd' to 'E:\homework\VGA\vga_top.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : E:/homework/VGA/vga_top.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : E:/homework/VGA/vga_top.ncd
INFO: [Designutils 20-671] Placed 439 instances
read_xdl: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 588.363 ; gain = 0.000
# if {[catch {read_twx -name results_1 -file "E:/homework/VGA/vga_top.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"E:/homework/VGA/vga_top.twx\": $eInfo"
# }
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
