rename\_design
==============

.. currentmodule:: ansys.aedt.core.circuit

.. automethod:: Circuit.rename_design