{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583867955946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583867955951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 10 15:19:15 2020 " "Processing started: Tue Mar 10 15:19:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583867955951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583867955951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583867955951 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583867956214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583867956214 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "reg32by32.vhd " "Can't analyze file -- file reg32by32.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1583867963469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project1-behavior " "Found design unit 1: project1-behavior" {  } { { "project1.vhd" "" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/project1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583867963807 ""} { "Info" "ISGN_ENTITY_NAME" "1 project1 " "Found entity 1: project1" {  } { { "project1.vhd" "" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/project1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583867963807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583867963807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDivider500KHz-Behavior " "Found design unit 1: clockDivider500KHz-Behavior" {  } { { "clockDivider.vhd" "" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/clockDivider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583867963809 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDivider500KHz " "Found entity 1: clockDivider500KHz" {  } { { "clockDivider.vhd" "" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/clockDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583867963809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583867963809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcreader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adcreader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adcReader-RTL " "Found design unit 1: adcReader-RTL" {  } { { "adcReader.vhd" "" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/adcReader.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583867963810 ""} { "Info" "ISGN_ENTITY_NAME" "1 adcReader " "Found entity 1: adcReader" {  } { { "adcReader.vhd" "" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/adcReader.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583867963810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583867963810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eepromwrite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eepromwrite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eepromWrite-RTL " "Found design unit 1: eepromWrite-RTL" {  } { { "eepromWrite.vhd" "" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/eepromWrite.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583867963811 ""} { "Info" "ISGN_ENTITY_NAME" "1 eepromWrite " "Found entity 1: eepromWrite" {  } { { "eepromWrite.vhd" "" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/eepromWrite.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583867963811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583867963811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8by64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8by64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8by64-behavior " "Found design unit 1: reg8by64-behavior" {  } { { "reg8by64.vhd" "" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/reg8by64.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583867963813 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8by64 " "Found entity 1: reg8by64" {  } { { "reg8by64.vhd" "" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/reg8by64.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583867963813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583867963813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivide4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdivide4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDivide4-Behavior " "Found design unit 1: clockDivide4-Behavior" {  } { { "clockDivide4.vhd" "" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/clockDivide4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583867963814 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDivide4 " "Found entity 1: clockDivide4" {  } { { "clockDivide4.vhd" "" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/clockDivide4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583867963814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583867963814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project1 " "Elaborating entity \"project1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583867963841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider500KHz clockDivider500KHz:clockDivideFPGA " "Elaborating entity \"clockDivider500KHz\" for hierarchy \"clockDivider500KHz:clockDivideFPGA\"" {  } { { "project1.vhd" "clockDivideFPGA" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/project1.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583867963854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivide4 clockDivide4:clockDivideEEPROM " "Elaborating entity \"clockDivide4\" for hierarchy \"clockDivide4:clockDivideEEPROM\"" {  } { { "project1.vhd" "clockDivideEEPROM" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/project1.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583867963864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcReader adcReader:adc " "Elaborating entity \"adcReader\" for hierarchy \"adcReader:adc\"" {  } { { "project1.vhd" "adc" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/project1.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583867963873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8by64 reg8by64:regFile " "Elaborating entity \"reg8by64\" for hierarchy \"reg8by64:regFile\"" {  } { { "project1.vhd" "regFile" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/project1.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583867963890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eepromWrite eepromWrite:eeprom " "Elaborating entity \"eepromWrite\" for hierarchy \"eepromWrite:eeprom\"" {  } { { "project1.vhd" "eeprom" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/project1.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583867963905 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "controlByte eepromWrite.vhd(27) " "VHDL Variable Declaration warning at eepromWrite.vhd(27): used initial value expression for variable \"controlByte\" because variable was never assigned a value" {  } { { "eepromWrite.vhd" "" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/eepromWrite.vhd" 27 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1583867963905 "|project1|eepromWrite:eeprom"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "addressHighByte eepromWrite.vhd(28) " "VHDL Variable Declaration warning at eepromWrite.vhd(28): used initial value expression for variable \"addressHighByte\" because variable was never assigned a value" {  } { { "eepromWrite.vhd" "" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/eepromWrite.vhd" 28 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1583867963905 "|project1|eepromWrite:eeprom"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "addressLowByte eepromWrite.vhd(29) " "VHDL Variable Declaration warning at eepromWrite.vhd(29): used initial value expression for variable \"addressLowByte\" because variable was never assigned a value" {  } { { "eepromWrite.vhd" "" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/eepromWrite.vhd" 29 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1583867963906 "|project1|eepromWrite:eeprom"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "dataByteTest eepromWrite.vhd(30) " "VHDL Variable Declaration warning at eepromWrite.vhd(30): used initial value expression for variable \"dataByteTest\" because variable was never assigned a value" {  } { { "eepromWrite.vhd" "" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/eepromWrite.vhd" 30 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1583867963906 "|project1|eepromWrite:eeprom"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583867964544 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583867964896 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583867965023 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583867965023 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adcIn " "No output dependent on input pin \"adcIn\"" {  } { { "project1.vhd" "" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/project1.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583867965092 "|project1|adcIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "project1.vhd" "" { Text "C:/Users/idn09/Documents/ECE 387/Project 1/project1.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583867965092 "|project1|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1583867965092 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "409 " "Implemented 409 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583867965092 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583867965092 ""} { "Info" "ICUT_CUT_TM_LCELLS" "401 " "Implemented 401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583867965092 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583867965092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583867965122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 10 15:19:25 2020 " "Processing ended: Tue Mar 10 15:19:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583867965122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583867965122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583867965122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583867965122 ""}
