<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><title>ISSCC-2024 10G-FMCW-BB-DPLL-nonuniform-PWL-DPD 10.6 A 10GHz FMCW Modulator Achieving 680MHz/μs Chirp Slope and 150kHz rms Frequency Error Based on a Digital-PLL with a Non-Uniform Piecewise-Parabolic Digital Predistortion | Robin&#39;s Paper Reading Notes</title><meta name="keywords" content="Polimi,BBPD,DCO,ISSCC,DPLL,FMCW,2024,DPD"><meta name="viewport" content="width=device-width,initial-scale=1,maximum-scale=1"><meta name="description" content="Full Citation F. Tesolin et al., &quot;10.6 A 10GHz FMCW Modulator Achieving 680MHz&#x2F;μs Chirp Slope and 150kHz rms Frequency Error Based on a Digital-PLL with a Non-Uniform Piecewise-Parabolic Digital Pre"><meta property="og:type" content="article"><meta property="og:title" content="ISSCC-2024 10G-FMCW-BB-DPLL-nonuniform-PWL-DPD 10.6 A 10GHz FMCW Modulator Achieving 680MHz&#x2F;μs Chirp Slope and 150kHz rms Frequency Error Based on a Digital-PLL with a Non-Uniform Piecewise-Parabolic Digital Predistortion"><meta property="og:url" content="https://papers.robin-ic.fun/papers/22785/index.html"><meta property="og:site_name" content="Robin&#39;s Paper Reading Notes"><meta property="og:description" content="Full Citation F. Tesolin et al., &quot;10.6 A 10GHz FMCW Modulator Achieving 680MHz&#x2F;μs Chirp Slope and 150kHz rms Frequency Error Based on a Digital-PLL with a Non-Uniform Piecewise-Parabolic Digital Pre"><meta property="og:locale" content="en_US"><meta property="og:image" content="https://s21.ax1x.com/2024/10/15/pAtx8fI.png"><meta property="og:image" content="https://s21.ax1x.com/2024/10/15/pAtx3tA.png"><meta property="og:image" content="https://s21.ax1x.com/2024/10/15/pAtx1kd.png"><meta property="article:published_time" content="2024-10-15T13:02:40.000Z"><meta property="article:modified_time" content="2024-10-24T13:01:51.428Z"><meta property="article:author" content="Robin-rjxu"><meta property="article:tag" content="Polimi"><meta property="article:tag" content="BBPD"><meta property="article:tag" content="DCO"><meta property="article:tag" content="ISSCC"><meta property="article:tag" content="DPLL"><meta property="article:tag" content="FMCW"><meta property="article:tag" content="2024"><meta property="article:tag" content="DPD"><meta name="twitter:card" content="summary"><meta name="twitter:image" content="https://s21.ax1x.com/2024/10/15/pAtx8fI.png"><link rel="icon" href="/favicon.ico"><link rel="stylesheet" href="/libs/font-awesome/css/font-awesome.min.css"><link rel="stylesheet" href="/libs/open-sans/styles.css"><link rel="stylesheet" href="/libs/source-code-pro/styles.css"><link rel="stylesheet" href="/css/style.css"><script src="/libs/jquery/2.1.3/jquery.min.js"></script><script src="/libs/jquery/plugins/cookie/1.4.1/jquery.cookie.js"></script><link rel="stylesheet" href="/libs/lightgallery/css/lightgallery.min.css"><link rel="stylesheet" href="/libs/justified-gallery/justifiedGallery.min.css"><script async src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><meta name="generator" content="Hexo 6.3.0"><link rel="alternate" href="/atom.xml" title="Robin's Paper Reading Notes" type="application/atom+xml"></head><body><div id="container"><header id="header"><div id="header-main" class="header-inner"><div class="outer"><a href="/" id="logo"><i class="logo"></i> <span class="site-title">Robin&#39;s Paper Reading Notes</span></a><nav id="main-nav"><a class="main-nav-link" href="/">HOME</a> <a class="main-nav-link" href="/archives">ARCHIEVES</a> <a class="main-nav-link" href="/categories">CATEGORIES</a> <a class="main-nav-link" href="/tags">TAGS</a> <a class="main-nav-link" href="/about">ABOUT</a></nav><div id="search-form-wrap"><form class="search-form"><input type="text" class="ins-search-input search-form-input" placeholder="Search"> <button type="submit" class="search-form-submit"></button></form><div class="ins-search"><div class="ins-search-mask"></div><div class="ins-search-container"><div class="ins-input-wrapper"><input type="text" class="ins-search-input" placeholder="Type something..."> <span class="ins-close ins-selectable"><i class="fa fa-times-circle"></i></span></div><div class="ins-section-wrapper"><div class="ins-section-container"></div></div></div></div><script>!function(T){T.INSIGHT_CONFIG={TRANSLATION:{POSTS:"Posts",PAGES:"Pages",CATEGORIES:"Categories",TAGS:"Tags",UNTITLED:"(Untitled)"},ROOT_URL:"/",CONTENT_URL:"/content.json"}}(window)</script><script src="/js/insight.js"></script></div></div></div><div id="main-nav-mobile" class="header-sub header-inner"><table class="menu outer"><tr><td><a class="main-nav-link" href="/">HOME</a></td><td><a class="main-nav-link" href="/archives">ARCHIEVES</a></td><td><a class="main-nav-link" href="/categories">CATEGORIES</a></td><td><a class="main-nav-link" href="/tags">TAGS</a></td><td><a class="main-nav-link" href="/about">ABOUT</a></td><td><div class="search-form"><input type="text" class="ins-search-input search-form-input" placeholder="Search"></div></td></tr></table></div></header><div class="outer"><aside id="sidebar"><div class="widget-wrap" id="categories"><h3 class="widget-title"><span>categories</span> &nbsp; <a id="allExpand" href="#"><i class="fa fa-angle-double-down fa-2x"></i></a></h3><ul class="unstyled" id="tree"><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; Conferences</a><ul class="unstyled" id="tree"><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2014</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/38829/">VLSI-2014-3G7-frac-TA-TDC-DPLL</a></li><li class="file"><a href="/papers/54924/">VLSI-2014 A 4.25GHz–4.75GHz calibration-free fractional-N ring PLL using hybrid phase/current-mode phase interpolator with 13.2dB phase noise improvement</a></li><li class="file"><a href="/papers/65374/">VLSI-2014-4G5G-frac-ds-f2dc</a></li></ul></li><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2017</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/18545/">ASSCC-2017 On-chip spur and phase noise cancellation techniques</a></li></ul></li><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2018</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/48386/">RFIC-2018 A 5.5-7.3 GHz Analog Fractional-N Sampling PLL in 28-nm CMOS with 75 fsrmsJitter and −249.7 dB FoM</a></li></ul></li><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2019</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/20694/">VLSI-2019 A Reference Oversampling Digital Phase-Locked Loop with -240 dB FOM and -80 dBc Reference Spur</a></li><li class="file"><a href="/papers/28138/">CICC-2019 An HDL-described Fully-synthesizable Sub-GHz IoT Transceiver with Ring Oscillator based Frequency Synthesizer and Digital Background EVM Calibration</a></li><li class="file"><a href="/papers/34368/">CICC-2019-5G-RO-DPLL</a></li></ul></li><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2020</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/3864/">VLSI-2020 Model Predictive Control of an Integrated Buck Converter for Digital SoC Domains in 65nm CMOS</a></li><li class="file"><a href="/papers/13819/">VLSI-2020 Open-Source Synthesizable Analog Blocks for High-Speed Link Designs 20-GS/s 5b ENOB Analog-to-Digital Converter and 5-GHz Phase Interpolator</a></li><li class="file"><a href="/papers/44870/">CICC-2020 A 72.6 dB SNDR 14b 100 MSPS Ring Amplifier Based Pipelined SAR ADC with Dynamic Deadzone Control in 16 nm CMOS</a></li><li class="file"><a href="/papers/8136/">CICC-2020 A Fully Synthesized Integrated Buck Regulator with Auto-generated GDS-II in 65nm CMOS Process</a></li><li class="file"><a href="/papers/48962/">CICC-2020 A 0.55mW Fractional-N PLL with a DC-DC Powered Class-D VCO Achieving Better than -66dBc Fractional and Reference Spurs for NB-IoT</a></li><li class="file"><a href="/papers/23879/">CICC-2020 A 0.5V-to-0.9V 0.2GHz-to-5GHz Ultra-Low-Power Digitally-Assisted Analog Ring PLL with Less Than 200ns Lock Time in 22nm FinFET CMOS Technology</a></li><li class="file"><a href="/papers/26608/">CICC-2020 A 77.1-dB 6.25-MHz-BW Pipeline SAR ADC with Enhanced Interstage Gain Error Shaping and Quantization Error Shaping</a></li><li class="file"><a href="/papers/42674/">CICC-2020 A 7.7~10.3GHz 5.2mW -247.3dB-FOM Fractional-N Reference Sampling PLL with 2nd Order CDAC Based Fractional Spur Cancellation In 45nm CMOS</a></li></ul></li><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2021</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/11131/">ASSCC-2021 A 3.7-to-4.1GHz Narrowband Digital Bang-Bang PLL with a Multitaps LMS Algorithm to Automatically Control the Bandwidth Achieving 183fs Integrated Jitter</a></li><li class="file"><a href="/papers/34443/">VLSI-2021 A 24–31 GHz Reference Oversampling ADPLL Achieving FoMjitter−N of -269.3 dB</a></li><li class="file"><a href="/papers/46894/">RFIC-2021 A 3.3-4.5GHz Fractional-N Sampling PLL with A Merged Constant Slope DTC and Sampling PD in 40nm CMOS</a></li></ul></li><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2022</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/46608/">VLSI-2022 A 10-GHz Inductorless Cascaded PLL with Zero-ISF Subsampling Phase Detector Achieving −63-dBc Reference Spur, 175-fs RMS Jitter and −240-dB FOMjitter</a></li><li class="file"><a href="/papers/40054/">CICC-2022 A 2-GHz Dual-Path Sub-Sampling PLL with Ring VCO Phase Noise Suppression</a></li><li class="file"><a href="/papers/17902/">ESSCIRC-2022 An Inductorless Fractional-N PLL Using Harmonic-Mixer-Based Dual Feedback and High-OSR Delta-Sigma-Modulator with Phase-Domain Filtering</a></li><li class="file"><a href="/papers/48280/">CICC-2022 A 9GHz 72fs-Total-lntegrated-Jitter Fractional-N Digital PLL with Calibrated Frequency Quadrupler</a></li><li class="file"><a href="/papers/60534/">ESSCIRC-2022 A Bang-Bang Digital PLL Covering 11.1-14.3 GHz and 14.7-18.7 GHz with sub-40 fs RMS Jitter in 7 nm FinFET Technology</a></li><li class="file"><a href="/papers/12831/">RFIC-2022 A 21.8-41.6GHz Fast-Locking Sub-Sampling PLL with Dead Zone Automatic Controller Achieving 62.7-fs Jitter and −250.3dB FoM</a></li><li class="file"><a href="/papers/44465/">RFIC-2022 A 59-fs-rms 35-GHz PLL with FoM of −241-dB in 0.18−μm BiCMOS/SiGe Technology</a></li><li class="file"><a href="/papers/37985/">RFIC-2022 An 8.2-10.2 GHz Digitally Controlled Oscillator in 28-nm CMOS Using Constantly-Conducting NMOS Biased Switchable Capacitor</a></li><li class="file"><a href="/papers/19998/">ASSCC-2022 An Attachable Fractional Divider Transforming an Integer-N PLL Into a Fractional-N PLL with SSC Capability</a></li></ul></li><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2023</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/50381/">CICC-2023 A 6.5-to-8GHz Cascaded Dual-Fractional-N Digital PLL Achieving -63.7dBc Fractional Spurs with 50MHz Reference</a></li><li class="file"><a href="/papers/22332/">ESSCIRC-2023 A 4-12.1-GHz Fractional-N Ring Sampling PLL Based on Adaptively-Biased PD-Merged DTC Achieving -37.6± 0.9-dBc Integrated Phase Noise, 261.9-fs RMS Jitter, and -240.6-dB FoM</a></li><li class="file"><a href="/papers/6402/">ASSCC-2023 A 12.75-to-16-GHz Spur-Jitter-Joint-Optimization SS-PLL Achieving -94.55-dBc Reference Spur, 31.9-fs Integrated Jitter and -260.1-dB FoM</a></li><li class="file"><a href="/papers/23542/">CICC-2023 A 2.6GHz ΔΣ Fractional-N Bang-Bang PLL with FIR-Embedded Injection-Locking Phase-Domain Low-Pass Filter</a></li></ul></li><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2024</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/57135/">VLSI-2024 Synthesizable 10-bit Stochastic TDC Using Common-Mode Time Dithering and Passive Approximate Adder with 0.012mm2 Active Area in 12nm FinFET</a></li><li class="file"><a href="/papers/51502/">VLSI-2024 A 25.4-27.5 GHz Ping-Pong Charge-Sharing Locking PLL Achieving 42 fs Jitter with Implicit Reference Frequency Doubling</a></li></ul></li></ul></li><li class="directory open"><a href="#" data-role="directory"><i class="fa fa-folder-open"></i> &nbsp; ISSCC</a><ul class="unstyled" id="tree"><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2013</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/55091/">ISSCC-2013 15.1 A 6.3µW 20b incremental zoom-ADC with 6ppm INL and 1µV offset</a></li></ul></li><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2014</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/58117/">ISSCC-2014 11.3 A 10b 0.6nW SAR ADC with data-dependent energy savings using LSB-first successive approximation</a></li></ul></li><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2015</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/7786/">ISSCC-2015 15.5 A 0.6V 1.17ps PVT-tolerant and synthesizable time-to-digital converter using stochastic phase interpolation with 16× spatial redundancy in 14nm FinFET technology</a></li></ul></li><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2016</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/21316/">ISSCC-2016 10.6 A 6.75-to-8.25GHz, 250fsrms-integrated-jitter 3.25mW rapid on/off PVT-insensitive fractional-N injection-locked clock multiplier in 65nm CMOS</a></li><li class="file"><a href="/papers/58805/">ISSCC-2018</a></li></ul></li><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2017</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/6730/">ISSCC-2017 24.8 A 14nm fractional-N digital PLL with 0.14psrms jitter and −78dBc fractional spur for cellular RFICs</a></li></ul></li><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2018</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/24254/">ISSCC-2018 A digital frequency synthesizer with dither-assisted pulling mitigation for simultaneous DCO and reference path coupling</a></li></ul></li><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2019</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/58860/">ISSC-2019 16.3 A −246dB Jitter-FoM 2.4GHz Calibration-Free Ring-Oscillator PLL Achieving 9% Jitter Variation Over PVT</a></li></ul></li><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2020</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/38455/">ISSCC-2020 17.2 A 66fsrms Jitter 12.8-to-15.2GHz Fractional-N Bang-Bang PLL with Digital Frequency-Error Recovery for Fast Locking</a></li><li class="file"><a href="/papers/27111/">ISSCC-2020 25.5 A Self-Calibrated 1.2-to-3.8GHz 0.0052mm2 Synthesized Fractional-N MDLL Using a 2b Time-Period Comparator in 22nm FinFET CMOS</a></li><li class="file"><a href="/papers/12847/">ISSCC-2020 25.6 A 5.25GHz Subsampling PLL with a VCO-Phase-Noise Suppression Technique</a></li><li class="file"><a href="/papers/2796/">ISSCC-2020 17.1 A -240dB-FoM jitter and -115dBc/Hz PN @ 100kHz, 7.7GHz Ring-DCO-Based Digital PLL Using P/I-Gain Co-Optimization and Sequence-Rearranged Optimally Spaced TDC for Flicker-Noise Reduction</a></li><li class="file"><a href="/papers/26934/">ISSCC-2020 17.3 A -58dBc-Worst-Fractional-Spur and -234dB-FoM jitter, 5.5GHz Ring-DCO-Based Fractional-N DPLL Using a Time-Invariant-Probability Modulator, Generating a Nonlinearity-Robust DTC-Control Word</a></li><li class="file"><a href="/papers/38304/">ISSCC-2020 17.6 A 21.7-to-26.5GHz Charge-Sharing Locking Quadrature PLL with Implicit Digital Frequency-Tracking Loop Achieving 75fs Jitter and -250dB FoM</a></li><li class="file"><a href="/papers/53818/">ISSCC-2020 17.7 A 12mW 10GHz FMCW PLL Based on an Integrating DAC with 90kHz rms Frequency Error for 23MHz/μs Slope and 1.2GHz Chirp Bandwidth</a></li><li class="file"><a href="/papers/14088/">ISSCC-2020 17.8 12-to-14.5GHz Subsampling PLL with a 150μW Frequency-Disturbance-Correcting Loop Using a Low-Power Unevenly Spaced Edge Generator</a></li><li class="file"><a href="/papers/36664/">ISSCC-2020 17.5 A 12.5GHz Fractional-N Type-I Sampling PLL Achieving 58fs Integrated Jitter</a></li></ul></li><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2021</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/60587/">ISSCC-2021 A Fractional-N Digital MDLL with Background Two-Point DTC Calibration Achieving -60dBc Fractional Spur</a></li><li class="file"><a href="/papers/14141/">ISSCC-2021 32.2 A 14nm Analog Sampling Fractional-N PLL with a Digital-to-Time Converter Range-Reduction Technique Achieving 80fs Integrated Jitter and 93fs at Near-Integer Channels</a></li><li class="file"><a href="/papers/25568/">ISSCC-2021 32.4 A 104fsrms-Jitter and -61dBc-Fractional Spur 15GHz Fractional-N Subsampling PLL Using a Voltage-Domain Quantization-Error Cancelation Technique</a></li><li class="file"><a href="/papers/65194/">ISSCC-2021-15G-BBDPLL-noise-shaping</a></li><li class="file"><a href="/papers/43254/">ISSCC-2021-102G-PLL-PG-ILFM-PD</a></li></ul></li><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2022</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/2661/">ISSCC-2022 A 480-Multiplication-Factor 13.2-to-17.3GHz Sub-Sampling PLL Achieving 6.6mW Power and -248.1 dB FoM Using a Proportionally Divided Charge Pump</a></li><li class="file"><a href="/papers/6129/">ISSCC-2022 A 97fsrms-Jitter and 68-Multiplication Factor, 8.16GHz Ring-Oscillator Injection-Locked Clock Multiplier with Power-Gating Injection-Locking and Background Multi-Functional Digital Calibrator</a></li><li class="file"><a href="/papers/28672/">ISSCC-2022 A Sub-100MHz Reference-Driven 25-to-28GHz Fractional-N PLL with −250dB FoM</a></li><li class="file"><a href="/papers/49830/">ISSCC-2022 A 68.6fsrms-total-integrated-jitter and 1.56μs-locking-time fractional-N bang-bang PLL based on type-II gear shifting and adaptive frequency switching</a></li><li class="file"><a href="/papers/31810/">ISSCC-2022 A 25.8GHz Integer-N PLL With Time-Amplifying Phase-Frequency Detector Achieving 60fsrms Jitter, -252.8dB FoMJ, and Robust Lock Acquisition Performance</a></li></ul></li><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2023</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/36063/">ISSCC-2023 A 76.7fs-Integrated-Jitter and -71.9dBc In-Band Fractional-Spur Bang-Bang Digital PLL Based on an Inverse-Constant-Slope DTC and FCW Subtractive Dithering</a></li><li class="file"><a href="/papers/53542/">ISSCC-2023 A 9.25GHz Digital PLL with Fractional-Spur Cancellation Based on a Multi-DTC Topology</a></li><li class="file"><a href="/papers/30557/">ISSCC-2023 A 16GHz, 41kHzrms Frequency Error, Background-Calibrated, Duty-Cycled FMCW Charge-Pump PLL</a></li><li class="file"><a href="/papers/58657/">ISSCC-2023 A 32kHz-Reference 2.4GHz Fractional-N Nonuniform Oversampling PLL with Gain-Boosted PD and Loop-Gain Calibration</a></li><li class="file"><a href="/papers/54004/">ISSCC-2023 A 135fsrms-Jitter 0.6-to-7.7GHz LO Generator Using a Single LC-VCO-Based Subsampling PLL and a Ring-Oscillator-Based Sub-Integer-N Frequency Multiplier</a></li><li class="file"><a href="/papers/6938/">ISSCC-2023 A 47fsrms-Jitter and 26.6mW 103.5GHz PLL with Power-Gating Injection-Locked Frequency-Multiplier-Based Phase Detector and Extended Loop Bandwidth</a></li><li class="file"><a href="/papers/60773/">ISSCC-2023 A 0.4V-VDD 2.25-to-2.75GHz ULV-SS-PLL Achieving 236.6fsrms Jitter, -253.8dB Jitter-Power FoM, and -76.1dBc Reference Spur</a></li><li class="file"><a href="/papers/54005/">ISSCC-2023 A Fractional-N Digital MDLL with Injection-Error Scrambling and Background Third-Order DTC Delay Equalizer Achieving -67dBc Fractional Spur</a></li><li class="file"><a href="/papers/19033/">ISSCC-2023 A 10-to-300MHz Fractional Output Divider with -80dB Worst-Case Fractional Spurs Using Auxiliary-PLL-Based Background 0th/1st/2nd-Order DTC INL Calibration</a></li><li class="file"><a href="/papers/41057/">ISSCC-2023 A Single-Channel 10GS/s 8b >36.4dB SNDR Time-Domain ADC Featuring Loop-Unrolled Asynchronous Successive Approximation in 28nm CMOS</a></li></ul></li><li class="directory open"><a href="#" data-role="directory"><i class="fa fa-folder-open"></i> &nbsp; 2024</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/45281/">ISSCC-2024 7.4 A 0.027mm2 5.6-7.8GHz Ring-Oscillator-Based Ping-Pong Sampling PLL Scoring 220.3fsrms Jitter and -74.2dBc Reference Spur</a></li><li class="file"><a href="/papers/36481/">ISSCC-2024 7.8 A 69.3fs Ring-Based Sampling-PLL Achieving 6.8GHz-14GHz and −54.4dBc Spurs Under 50mV Supply Noise</a></li><li class="file"><a href="/papers/1775/">ISSCC-2024 10.1 An 8.75GHz Fractional-N Digital PLL with a Reverse-Concavity Variable-Slope DTC Achieving 57.3fsrms Integrated Jitter and −252.4dB FoM</a></li><li class="file"><a href="/papers/50501/">ISSCC-2024 10.3 A 7GHz Digital PLL with Cascaded Fractional Divider and Pseudo-Differential DTC Achieving -62.1dBc Fractional Spur and 143.7fs Integrated Jitter</a></li><li class="file"><a href="/papers/50215/">ISSCC-2024 10.2 A 5.5μs-Calibration-Time, Low-Jitter, and Compact-Area Fractional-N Digital PLL Using the Recursive-Least-Squares (RLS) Algorithm</a></li><li class="file"><a href="/papers/34771/">ISSCC-2024 10.4 A 45.5fs-Integrated-Random-Jitter and -75dBc-Integer-Boundary-Spur BiCMOS Fractional-N PLL with Suppression of Fractional, Horn, and Wandering Spurs</a></li><li class="file"><a href="/papers/56977/">ISSCC-2024 10.5 A 76 fsrms- Jitter and -65dBc- Fractional-Spur Fractional-N Sampling PLL Using a Nonlinearity-Replication Technique</a></li><li class="file active"><a href="/papers/22785/">ISSCC-2024 10G-FMCW-BB-DPLL-nonuniform-PWL-DPD 10.6 A 10GHz FMCW Modulator Achieving 680MHz/μs Chirp Slope and 150kHz rms Frequency Error Based on a Digital-PLL with a Non-Uniform Piecewise-Parabolic Digital Predistortion</a></li><li class="file"><a href="/papers/27355/">ISSCC-2024 10.7 An 11GHz 2nd-order DPD FMCW Chirp Generator with 0.051% rms Frequency Error under a 2.3GHz Chirp Bandwidth, 2.3GHz/μs Slope, and 50ns Idle Time in 65nm CMOS</a></li><li class="file"><a href="/papers/4277/">ISSCC-2024 10.9 A 23.2-to-26GHz Sub-Sampling PLL Achieving 48.3fsrms Jitter, -253.5dB FoMJ, and 0.55μs Locking Time Based on a Function-Reused VCO-Buffer and a Type-I FLL with Rapid Phase Alignment</a></li><li class="file"><a href="/papers/12490/">ISSCC-2024 19.1 A 7.5GHz Subharmonic Injection-Locked Clock Multiplier with a 62.5MHz Reference, -259.7dB FoMJ, and -56.6dBc Reference Spur</a></li><li class="file"><a href="/papers/39088/">ISSCC-2024 14.7 A 0.45V 0.72mW 2.4GHz Bias-Current-Free Fractional-N Hybrid PLL Using a Voltage-Mode Phase Interpolator in 28nm CMOS</a></li><li class="file"><a href="/papers/38776/">ISSCC-2024 14.3 A 3nm Adaptive Clock Duty-Cycle Controller for Mitigating Aging-Induced Clock Duty-Cycle Distortion</a></li><li class="file"><a href="/papers/16479/">ISSCC-2024 7.9 An 8b 6-12GHz 0.18mW/GHz DC Modulated Ramp-Based Phase Interpolator in 65nm CMOS Process</a></li></ul></li></ul></li><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; JSSC</a><ul class="unstyled" id="tree"><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2020</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/64667/">JSSC-2020 An Energy-Efficient Comparator With Dynamic Floating Inverter Amplifier</a></li><li class="file"><a href="/papers/21341/">JSSC-2020 A Low-Jitter and Low-Reference-Spur Ring-VCO Based Injection-Locked Clock Multiplier Using a Triple-Point Background Calibrator</a></li><li class="file"><a href="/papers/54718/">JSSC-2020 A 7-bit 900-MS/s 2-Then-3-bit/cycle SAR ADC With Background Offset Calibration Amplifier</a></li><li class="file"><a href="/papers/34595/">JSSC-2020 An 8-Bit 1-GS/s Asynchronous Loop-Unrolled SAR-Flash ADC With Complementary Dynamic Amplifiers in 28-nm CMOS</a></li></ul></li></ul></li><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; Journals</a><ul class="unstyled" id="tree"><li class="directory"><a href="#" data-role="directory"><i class="fa fa-folder"></i> &nbsp; 2010s</a><ul class="unstyled" id="tree"><li class="file"><a href="/papers/10209/">TVLSI-2019 Analysis of Bitwise and Samplewise Switched Passive Charge Sharing SAR ADCs</a></li><li class="file"><a href="/papers/39086/">Stochastic Flash Analog-to-Digital Conversion</a></li><li class="file"><a href="/papers/49959/">TCSI-2014 Digitally Synthesized Stochastic Flash ADC Using Only Standard Digital Cells</a></li></ul></li></ul></li><li class="file"><a href="/papers/21345/">这里是 Robin 的论文阅读笔记</a></li></ul></div><script>$(document).ready((function(){$(document).on("click",'#categories a[data-role="directory"]',(function(e){e.preventDefault();var a=$(this).children(".fa"),l=a.hasClass("fa-folder-open"),d=$(this).siblings("ul");a.removeClass("fa-folder-open").removeClass("fa-folder"),l?(void 0!==d&&d.slideUp({duration:100}),a.addClass("fa-folder")):(void 0!==d&&d.slideDown({duration:100}),a.addClass("fa-folder-open"))})),$('#categories a[data-role="directory"]').bind("contextmenu",(function(e){e.preventDefault();var a=$(this).children(".fa"),l=a.hasClass("fa-folder-open"),d=$(this).siblings("ul"),o=$.merge(d.find("li ul"),d),s=$.merge(d.find(".fa"),a);s.removeClass("fa-folder-open").removeClass("fa-folder"),l?(o.slideUp({duration:100}),s.addClass("fa-folder")):(o.slideDown({duration:100}),s.addClass("fa-folder-open"))})),$(document).on("click","#allExpand",(function(e){e.preventDefault();var a=$(this).children(".fa"),l=a.hasClass("fa-angle-double-down");a.removeClass("fa-angle-double-down").removeClass("fa-angle-double-up"),l?($("#sidebar .fa.fa-folder").removeClass("fa-folder").addClass("fa-folder-open"),$("#categories li ul").slideDown({duration:100}),a.addClass("fa-angle-double-up")):($("#sidebar .fa.fa-folder-open").removeClass("fa-folder-open").addClass("fa-folder"),$("#categories li ul").slideUp({duration:100}),a.addClass("fa-angle-double-down"))}))}))</script><div id="toTop" class="fa fa-angle-up"></div></aside><section id="main"><article id="post-ISSCC/2024/ISSCC-2024-10G-FMCW-BB-DPLL-nonuniform-PWL-DPD" class="article article-type-post" itemscope itemprop="blogPost"><div class="article-inner"><header class="article-header"><div class="article-meta"><div class="article-category"><i class="fa fa-folder"></i> <a class="article-category-link" href="/categories/ISSCC/">ISSCC</a><i class="fa fa-angle-right"></i><a class="article-category-link" href="/categories/ISSCC/2024/">2024</a></div><div class="article-tag"><i class="fa fa-tag"></i> <a class="tag-link-link" href="/tags/2024/" rel="tag">2024</a>, <a class="tag-link-link" href="/tags/BBPD/" rel="tag">BBPD</a>, <a class="tag-link-link" href="/tags/DCO/" rel="tag">DCO</a>, <a class="tag-link-link" href="/tags/DPD/" rel="tag">DPD</a>, <a class="tag-link-link" href="/tags/DPLL/" rel="tag">DPLL</a>, <a class="tag-link-link" href="/tags/FMCW/" rel="tag">FMCW</a>, <a class="tag-link-link" href="/tags/ISSCC/" rel="tag">ISSCC</a>, <a class="tag-link-link" href="/tags/Polimi/" rel="tag">Polimi</a></div><div class="article-date"><i class="fa fa-calendar"></i> <a href="/papers/22785/"><time datetime="2024-10-15T13:02:40.000Z" itemprop="datePublished">2024-10-15</time></a></div><i class="fa fa-bar-chart"></i> <span id="busuanzi_container_site_pv"><span id="busuanzi_value_page_pv"></span></span><div class="article-meta-button"><a target="_blank" rel="external nofollow noopener noreferrer" href="https://github.com/Robin-rjxu/Robins-PaperNotes/raw/write/source/_posts/ISSCC/2024/ISSCC-2024-10G-FMCW-BB-DPLL-nonuniform-PWL-DPD.md">Source</a></div><div class="article-meta-button"><a target="_blank" rel="external nofollow noopener noreferrer" href="https://github.com/Robin-rjxu/Robins-PaperNotes/edit/write/source/_posts/ISSCC/2024/ISSCC-2024-10G-FMCW-BB-DPLL-nonuniform-PWL-DPD.md">Edit</a></div><div class="article-meta-button"><a target="_blank" rel="external nofollow noopener noreferrer" href="https://github.com/Robin-rjxu/Robins-PaperNotes/commits/write/source/_posts/ISSCC/2024/ISSCC-2024-10G-FMCW-BB-DPLL-nonuniform-PWL-DPD.md">History</a></div></div><h1 class="article-title" itemprop="name">ISSCC-2024 10G-FMCW-BB-DPLL-nonuniform-PWL-DPD 10.6 A 10GHz FMCW Modulator Achieving 680MHz/μs Chirp Slope and 150kHz rms Frequency Error Based on a Digital-PLL with a Non-Uniform Piecewise-Parabolic Digital Predistortion</h1></header><div class="article-entry" itemprop="articleBody"><div id="toc" class="toc-article"><strong class="toc-title">Catalogue</strong><ol class="toc"><li class="toc-item toc-level-5"><a class="toc-link" href="#full-citation"><span class="toc-number">1.</span> <span class="toc-text">Full Citation</span></a></li></ol><li class="toc-item toc-level-2"><a class="toc-link" href="#keypoints"><span class="toc-number"></span> <span class="toc-text">Keypoints</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#background"><span class="toc-number"></span> <span class="toc-text">Background</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#conclusion"><span class="toc-number"></span> <span class="toc-text">Conclusion</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#important-references"><span class="toc-number"></span> <span class="toc-text">Important References</span></a></li></div><p><img src="https://s21.ax1x.com/2024/10/15/pAtx8fI.png" alt="Keypoints"><br></p><h5 id="full-citation">Full Citation</h5><p>F. Tesolin et al., "<strong>10.6 A 10GHz FMCW Modulator Achieving 680MHz/μs Chirp Slope and 150kHz rms Frequency Error Based on a Digital-PLL with a Non-Uniform Piecewise-Parabolic Digital Predistortion</strong>," 2024 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2024, pp. 198-200, doi: 10.1109/ISSCC49657.2024.10454289.</p><p><a target="_blank" rel="external nofollow noopener noreferrer" href="https://ieeexplore.ieee.org/document/10454289">IEEE Link</a><br></p><h2 id="keypoints">Keypoints</h2><ul><li>low-noise wide-range DCO<ul><li>low inductance value L_tank</li><li>large area capacitor bank</li><li>minimizing the FM error</li><li>non-smooth DCO tuning charateristic<ul><li>C-to-Freq 1/√ dependency</li><li>discontinuous derivatives at the row-switching codes</li></ul></li></ul></li><li>PWL-DPD<ul><li>map the digital modulation signals</li><li>increasing the number of points in the grid</li><li>additional hardware resources</li></ul></li><li>non-uniform PWL-DPD<ul><li>use a grid of non-uniformly spaced points X_j</li><li>X_row_i are adaptively calibrated belong to the grid</li><li>second-order polynomial interpolation instead of the linear one</li><li>implementation<ul><li>9 non-uniformly spaced Xj grid points<ul><li>X2, X4, X6 grid points are set by the adaptive point-calibration units (APCU)</li><li>X1, X3, X5, and X7 grid points are the average between their adjacent points</li></ul></li><li>9 corresponding Hj values of the inverse function<ul><li>H2, H4, and H6 values are fixed to 16, 32, and 48<br>the inverse function at Xrow1, Xrow2, and Xrow3</li><li>the adaptive height-calibration units (AHCU) provide the remaining Hj values</li></ul></li><li>converge to nullify the first-order difference of the PLL-phase-detector output e[k]</li><li>the non-smooth Hinv(.) function can be split in four sections<ul><li>approximated with a parabola</li><li>coefficients are estimated by a second-order polynomial engine with 3 grid points</li></ul></li></ul></li></ul></li><li>proposed FMCW BB DPLL<ul><li>segmented capacitor bank coarse/mid/fine</li><li>DSM and QE to fine stages</li><li>other calibrations</li><li>DCO mid/fine bank gain calibration<ul><li>digital timing skew calibration</li><li>DTC gain calibration</li></ul></li></ul></li></ul><h2 id="background">Background</h2><ul><li>CMOS FMCW radars<ul><li>spatial resolution</li><li>reliability</li></ul></li><li>FMCW digital PLL using the two-point modulation (TPM)<ul><li>fast and wide-bandwidth chirp modulation</li><li>short retrace time</li><li>low power area and phase noise</li></ul></li><li>the non-linearity of the DCO degrades chirp linearity<ul><li>significant spurs and false target</li><li>trade-off between linearity and phase noise</li></ul></li><li>improve DCO linearity<ul><li>induced by the practical layout</li><li>piecewise-linear digital predistortion (PWL-DPD)<ul><li>mitigates DCO linearity</li><li>limited effectiveness in non-smooth DCO tuning curves</li></ul></li><li>non-uniform piecewise-parabolic digital predistortion<ul><li>specially mitigate non-smooth DCO non-linearies</li></ul></li></ul></li></ul><p><img src="https://s21.ax1x.com/2024/10/15/pAtx3tA.png" width="500" alt="Block diagram of the implemented digital PLL" align="center"></p><p><img src="https://s21.ax1x.com/2024/10/15/pAtx1kd.png" width="500" alt="DCO non-linearity issue in FMCW modulators and DPD techniques" align="center"></p><h2 id="conclusion">Conclusion</h2><p><strong>TECH</strong> 28 nm<br><strong>REF</strong> 250 MHz<br><strong>OUT</strong> 9.25~10.5 GHz<br><strong>MAX BW CHIRP</strong> 680 MHz<br><strong>MAX SLOPE</strong> 647 MHz/us<br><strong>MAX FM ERROR RMS</strong> 151 KHz<br><strong>REF SPUR</strong> -70 dBc<br><strong>FRAC SPUR</strong> -53.7 dBc<br><strong>POWER</strong> 21 mW<br><strong>RMS JITTER</strong> 87.1 fs<br><strong>FOM</strong> -248 dB<br></p><h2 id="important-references">Important References</h2><blockquote><p><em>FMCW digital PLL using two-point modulation</em><br>[1] D. Cherniak et al., “A 23GHz Low-Phase-Noise Digital Bang-Bang PLL for Fast Triangular and Saw-Tooth Chirp Modulation,” ISSCC, pp. 248-249, Feb. 2018<br>[2] H. Shanan et al., “A 9-to-12GHz Coupled-RTWO FMCW ADPLL with 97fs rms Jitter, -120dBc/Hz PN at 1MHz Offset, and With Retrace Time of 12.5ns and 2μs Chirp Settling Time,” ISSCC, pp. 146-147, Feb. 2022<br>[3] Z. Shen et al., “A 24GHz Self-Calibrated ADPLL-Based FMCW Synthesizer with 0.01% rms Frequency Error Under 3.2GHz Chirp Bandwidth and 320MHz/μs Slope,” ISSCC, pp.450-451, Feb. 2021.</p><p><em>piecewise-linear digital predistortion (PWL-DPD)</em><br>[1]<br>[4] P. T. Renukaswamy et al., “A 16GHz, 41kHzrms Frequency Error, Background-Calibrated, Duty-Cycled FMCW Charge-Pump PLL,” ISSCC, pp. 74-75, Feb. 2023.<br>[5] Q. Shi et al., “A Self-Calibrated 16GHz Subsampling-PLL-Based 30μs Fast Chirp FMCW Modulator with 1.5GHz Bandwidth and 100kHz rms Error,” ISSCC, pp. 408-409, Feb. 2019.</p><p><em>varactor driven by a DAC : [4, 5]</em><br></p><p><em>digital skew calibration algorithm</em><br>[6] G. Marzin et al., “A 20 Mb/s Phase Modulator Based on a 3.6 GHz Digital PLL With −36 dB EVM at 5 mW Power,” IEEE JSSC, vol. 47, no. 12. pp. 2974-2988, Dec. 2012.</p><p><em>classical LMS calibration : [1]</em><br></p></blockquote></div><footer class="article-footer"></footer></div></article><nav id="article-nav"><a href="/papers/27355/" id="article-nav-newer" class="article-nav-link-wrap"><strong class="article-nav-caption">Newer</strong><div class="article-nav-title">ISSCC-2024 10.7 An 11GHz 2nd-order DPD FMCW Chirp Generator with 0.051% rms Frequency Error under a 2.3GHz Chirp Bandwidth, 2.3GHz/μs Slope, and 50ns Idle Time in 65nm CMOS</div></a><a href="/papers/56977/" id="article-nav-older" class="article-nav-link-wrap"><strong class="article-nav-caption">Older</strong><div class="article-nav-title">ISSCC-2024 10.5 A 76 fsrms- Jitter and -65dBc- Fractional-Spur Fractional-N Sampling PLL Using a Nonlinearity-Replication Technique</div></a></nav><script type="text/javascript">!function(){var e=window.location.href,r=document.referrer;if(!/([http|https]:\/\/[a-zA-Z0-9\_\.]+\.baidu\.com)/gi.test(e)){var o="//api.share.baidu.com/s.gif";r?(o+="?r="+encodeURIComponent(document.referrer),e&&(o+="&l="+e)):e&&(o+="?l="+e),(new Image).src=o}}(window)</script></section></div><footer id="footer"><div class="outer"><div id="footer-info" class="inner">Robin-rjxu &copy; 2024 <a rel="external nofollow noopener noreferrer" target="_blank" href="http://creativecommons.org/licenses/by-nc-nd/4.0/"><img alt="Creative Commons License" style="border-width:0" src="https://i.creativecommons.org/l/by-nc-nd/4.0/80x15.png"></a><br>Powered by <a href="http://hexo.io/" target="_blank" rel="external nofollow noopener noreferrer">Hexo</a>. Theme - <a target="_blank" rel="external nofollow noopener noreferrer" href="https://github.com/zthxxx/hexo-theme-Wikitten">wikitten</a><br><span id="busuanzi_container_site_pv"><i class="fa fa-eye"></i> <span id="busuanzi_value_site_pv"></span></span> &nbsp;|&nbsp; <span id="busuanzi_container_site_pv"><i class="fa fa-user"></i> <span id="busuanzi_value_site_uv"></span></span></div></div></footer><script src="/libs/lightgallery/js/lightgallery.min.js"></script><script src="/libs/lightgallery/js/lg-thumbnail.min.js"></script><script src="/libs/lightgallery/js/lg-pager.min.js"></script><script src="/libs/lightgallery/js/lg-autoplay.min.js"></script><script src="/libs/lightgallery/js/lg-fullscreen.min.js"></script><script src="/libs/lightgallery/js/lg-zoom.min.js"></script><script src="/libs/lightgallery/js/lg-hash.min.js"></script><script src="/libs/lightgallery/js/lg-share.min.js"></script><script src="/libs/lightgallery/js/lg-video.min.js"></script><script src="/libs/justified-gallery/jquery.justifiedGallery.min.js"></script><script type="text/x-mathjax-config">MathJax.Hub.Config({
        tex2jax: {
            inlineMath: [ ["$","$"], ["\\(","\\)"] ],
            skipTags: ['script', 'noscript', 'style', 'textarea', 'pre', 'code'],
            processEscapes: true,
            TeX: {
                equationNumbers: {
                  autoNumber: 'AMS'
                }
            }
        }
    });
    MathJax.Hub.Queue(function() {
        var all = MathJax.Hub.getAllJax();
        for (var i = 0; i < all.length; ++i)
            all[i].SourceElement().parentNode.className += ' has-jax';
    });</script><script async src="//cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script><script src="/js/main.js"></script></div></body></html>