(edif ROMbinBCD
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2012 12 9 21 54 53)
      (program "Xilinx ngc2edif" (version "P.40xd"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure ROMbinBCD.ngc ROMbinBCD.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF7
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library ROMbinBCD_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell ROMbinBCD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port (array (rename a "a<7:0>") 8)
              (direction INPUT))
            (port (array (rename spo "spo<11:0>") 12)
              (direction OUTPUT))
            (designator "6slx16csg324-3")
            (property TYPE (string "ROMbinBCD") (owner "Xilinx"))
            (property BUS_INFO (string "8:INPUT:a<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "12:OUTPUT:spo<11:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "dist_mem_gen_v7_2, Xilinx CORE Generator 14.3") (owner "Xilinx"))
            (property CHECK_LICENSE_TYPE (string "ROMbinBCD,dist_mem_gen_v7_2,{}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "ROMbinBCD,dist_mem_gen_v7_2,{c_addr_width=8,c_default_data=0,c_depth=256,c_elaboration_dir=C_/s6EDPGA-v14/Chapter 2/binBCDROM/ipcore_dir/tmp/_cg/,c_family=spartan6,c_has_clk=0,c_has_d=0,c_has_dpo=0,c_has_dpra=0,c_has_i_ce=0,c_has_qdpo=0,c_has_qdpo_ce=0,c_has_qdpo_clk=0,c_has_qdpo_rst=0,c_has_qdpo_srst=0,c_has_qspo=0,c_has_qspo_ce=0,c_has_qspo_rst=0,c_has_qspo_srst=0,c_has_spo=1,c_has_spra=0,c_has_we=0,c_mem_init_file=ROMbinBCD.mif,c_mem_type=0,c_parser_type=1,c_pipeline_stages=0,c_qce_joined=0,c_qualify_we=0,c_read_mif=1,c_reg_a_d_inputs=0,c_reg_dpra_input=0,c_sync_enable=1,c_width=12}") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "ROMbinBCD_ROMbinBCD") (owner "Xilinx"))
          )
          (contents
            (instance (rename U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4_G "U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int4_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9DB9D69D94994694") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4_F "U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int4_F")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "66D462466B662962") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4 "U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int4")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3_G "U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int3_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1024821041820841") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3_F "U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int3_F")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0420204992040420") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3 "U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int3")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21_G "U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int21_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9624246992969624") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21_F "U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int21_F")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9249969296922496") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21 "U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int21")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11_G "U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int11_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6924496924966924") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11_F "U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int11_F")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "C4399C2323C4429C") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11 "U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int11")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int10111 "U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int10111")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "88888880") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int81 "U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int81")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6464646C6464644C") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int71 "U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int71")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4402008840020288") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int61 "U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int61")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "945694469442D442") (owner "Xilinx"))
            )
            (instance (rename U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int51 "U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int51")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "30912410CD26CD66") (owner "Xilinx"))
            )
            (instance XST_GND1
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net (rename a_7_ "a<7>")
              (joined
                (portRef (member a 0))
                (portRef I1 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int51))
                (portRef I2 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int61))
                (portRef I4 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int71))
                (portRef I1 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int81))
                (portRef I0 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int10111))
                (portRef S (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11))
                (portRef S (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21))
                (portRef S (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3))
                (portRef S (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4))
              )
            )
            (net (rename a_6_ "a<6>")
              (joined
                (portRef (member a 1))
                (portRef I0 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int51))
                (portRef I0 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int61))
                (portRef I0 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int71))
                (portRef I0 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int81))
                (portRef I1 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int10111))
                (portRef I0 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11_F))
                (portRef I5 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11_G))
                (portRef I0 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21_F))
                (portRef I0 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21_G))
                (portRef I0 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3_F))
                (portRef I0 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3_G))
                (portRef I2 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4_F))
                (portRef I2 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4_G))
              )
            )
            (net (rename a_5_ "a<5>")
              (joined
                (portRef (member a 2))
                (portRef I3 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int51))
                (portRef I1 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int61))
                (portRef I3 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int71))
                (portRef I2 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int81))
                (portRef I4 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int10111))
                (portRef I1 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11_F))
                (portRef I2 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11_G))
                (portRef I4 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21_F))
                (portRef I3 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21_G))
                (portRef I4 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3_F))
                (portRef I1 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3_G))
                (portRef I0 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4_F))
                (portRef I0 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4_G))
              )
            )
            (net (rename a_4_ "a<4>")
              (joined
                (portRef (member a 3))
                (portRef I5 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int51))
                (portRef I3 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int61))
                (portRef I1 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int71))
                (portRef I3 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int81))
                (portRef I3 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int10111))
                (portRef I2 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11_F))
                (portRef I4 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11_G))
                (portRef I1 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21_F))
                (portRef I1 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21_G))
                (portRef I1 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3_F))
                (portRef I4 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3_G))
                (portRef I3 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4_F))
                (portRef I3 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4_G))
              )
            )
            (net (rename a_3_ "a<3>")
              (joined
                (portRef (member a 4))
                (portRef I2 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int51))
                (portRef I5 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int61))
                (portRef I2 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int71))
                (portRef I4 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int81))
                (portRef I2 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int10111))
                (portRef I3 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11_F))
                (portRef I1 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11_G))
                (portRef I3 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21_F))
                (portRef I5 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21_G))
                (portRef I5 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3_F))
                (portRef I2 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3_G))
                (portRef I1 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4_F))
                (portRef I1 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4_G))
              )
            )
            (net (rename a_2_ "a<2>")
              (joined
                (portRef (member a 5))
                (portRef I4 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int51))
                (portRef I4 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int61))
                (portRef I5 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int71))
                (portRef I5 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int81))
                (portRef I4 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11_F))
                (portRef I3 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11_G))
                (portRef I2 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21_F))
                (portRef I2 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21_G))
                (portRef I2 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3_F))
                (portRef I3 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3_G))
                (portRef I5 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4_F))
                (portRef I4 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4_G))
              )
            )
            (net (rename a_1_ "a<1>")
              (joined
                (portRef (member a 6))
                (portRef I5 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11_F))
                (portRef I0 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11_G))
                (portRef I5 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21_F))
                (portRef I4 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21_G))
                (portRef I3 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3_F))
                (portRef I5 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3_G))
                (portRef I4 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4_F))
                (portRef I5 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4_G))
              )
            )
            (net (rename spo_0_ "spo<0>")
              (joined
                (portRef (member a 7))
                (portRef (member spo 11))
              )
            )
            (net (rename spo_9_ "spo<9>")
              (joined
                (portRef (member spo 2))
                (portRef O (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int10111))
              )
            )
            (net (rename spo_8_ "spo<8>")
              (joined
                (portRef (member spo 3))
                (portRef O (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int81))
              )
            )
            (net (rename spo_7_ "spo<7>")
              (joined
                (portRef (member spo 4))
                (portRef O (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int71))
              )
            )
            (net (rename spo_6_ "spo<6>")
              (joined
                (portRef (member spo 5))
                (portRef O (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int61))
              )
            )
            (net (rename spo_5_ "spo<5>")
              (joined
                (portRef (member spo 6))
                (portRef O (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int51))
              )
            )
            (net (rename spo_4_ "spo<4>")
              (joined
                (portRef (member spo 7))
                (portRef O (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4))
              )
            )
            (net (rename spo_3_ "spo<3>")
              (joined
                (portRef (member spo 8))
                (portRef O (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3))
              )
            )
            (net (rename spo_2_ "spo<2>")
              (joined
                (portRef (member spo 9))
                (portRef O (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21))
              )
            )
            (net (rename spo_1_ "spo<1>")
              (joined
                (portRef (member spo 10))
                (portRef O (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11))
              )
            )
            (net N27
              (joined
                (portRef O (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4_G))
                (portRef I1 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4))
              )
            )
            (net N26
              (joined
                (portRef O (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4_F))
                (portRef I0 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int4))
              )
            )
            (net N25
              (joined
                (portRef O (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3_G))
                (portRef I1 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3))
              )
            )
            (net N24
              (joined
                (portRef O (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3_F))
                (portRef I0 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int3))
              )
            )
            (net N23
              (joined
                (portRef O (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21_G))
                (portRef I1 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21))
              )
            )
            (net N22
              (joined
                (portRef O (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21_F))
                (portRef I0 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int21))
              )
            )
            (net N21
              (joined
                (portRef O (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11_G))
                (portRef I1 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11))
              )
            )
            (net N20
              (joined
                (portRef O (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11_F))
                (portRef I0 (instanceRef U0_xst_options_dist_mem_inst_gen_rom_rom_inst_Mram_spo_int11))
              )
            )
            (net (rename spo_10_ "spo<10>")
              (joined
                (portRef G (instanceRef XST_GND1))
                (portRef (member spo 1))
                (portRef (member spo 0))
              )
            )
          )
      )
    )
  )

  (design ROMbinBCD
    (cellRef ROMbinBCD
      (libraryRef ROMbinBCD_lib)
    )
    (property PART (string "6slx16csg324-3") (owner "Xilinx"))
  )
)

