

================================================================
== Vitis HLS Report for 'layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3'
================================================================
* Date:           Tue Aug 29 22:28:17 2023

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  15073302|  15073302|  0.151 sec|  0.151 sec|  15073302|  15073302|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                                                      |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |                       Loop Name                      |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3  |  15073300|  15073300|        23|          2|          1|  7536640|       yes|
        +------------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|    1756|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|       5|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     173|    -|
|Register         |        -|     -|     850|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     850|    2062|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-----------------------------+---------+----+---+----+-----+
    |              Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_2_no_dsp_1_U2616  |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |mul_10ns_16ns_25_1_1_U2617         |mul_10ns_16ns_25_1_1         |        0|   1|  0|   5|    0|
    +-----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                              |                             |        0|   1|  0|   5|    0|
    +-----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------------+----------------------------------+--------------+
    |                Instance                |              Module              |  Expression  |
    +----------------------------------------+----------------------------------+--------------+
    |mac_muladd_10ns_14ns_12ns_23_4_1_U2618  |mac_muladd_10ns_14ns_12ns_23_4_1  |  i0 * i1 + i2|
    +----------------------------------------+----------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+-----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln137_1_fu_513_p2                 |         +|   0|  0|   30|          23|           1|
    |add_ln137_fu_318_p2                   |         +|   0|  0|   17|          10|           1|
    |add_ln139_1_fu_528_p2                 |         +|   0|  0|   22|          15|           1|
    |add_ln139_fu_398_p2                   |         +|   0|  0|   14|           7|           1|
    |add_ln141_fu_523_p2                   |         +|   0|  0|   15|           8|           1|
    |add_ln143_1_fu_471_p2                 |         +|   0|  0|   16|          15|          15|
    |add_ln143_2_fu_487_p2                 |         +|   0|  0|   64|          64|          64|
    |add_ln143_3_fu_477_p2                 |         +|   0|  0|   16|          15|          15|
    |add_ln143_4_fu_645_p2                 |         +|   0|  0|   64|          64|          64|
    |add_ln143_5_fu_657_p2                 |         +|   0|  0|   23|          16|          16|
    |add_ln143_7_fu_634_p2                 |         +|   0|  0|   71|          64|          64|
    |add_ln143_8_fu_639_p2                 |         +|   0|  0|   64|          64|          64|
    |add_ln143_fu_466_p2                   |         +|   0|  0|   64|          64|          64|
    |add_ln144_1_fu_803_p2                 |         +|   0|  0|   23|          16|           7|
    |add_ln144_2_fu_847_p2                 |         +|   0|  0|   39|          32|           7|
    |add_ln144_3_fu_890_p2                 |         +|   0|  0|   71|          64|          64|
    |add_ln144_4_fu_931_p2                 |         +|   0|  0|   17|          11|          11|
    |add_ln144_fu_729_p2                   |         +|   0|  0|   39|          32|           7|
    |sub_ln144_1_fu_719_p2                 |         -|   0|  0|   39|           5|          32|
    |sub_ln144_2_fu_863_p2                 |         -|   0|  0|   39|           6|          32|
    |sub_ln144_3_fu_926_p2                 |         -|   0|  0|   17|           2|          11|
    |sub_ln144_4_fu_755_p2                 |         -|   0|  0|   12|           3|           4|
    |sub_ln144_fu_675_p2                   |         -|   0|  0|   23|           1|          16|
    |and_ln137_fu_392_p2                   |       and|   0|  0|    2|           1|           1|
    |and_ln144_1_fu_817_p2                 |       and|   0|  0|    2|           1|           1|
    |and_ln144_2_fu_987_p2                 |       and|   0|  0|    2|           1|           1|
    |and_ln144_3_fu_771_p2                 |       and|   0|  0|   16|          16|          16|
    |and_ln144_fu_783_p2                   |       and|   0|  0|    2|           1|           1|
    |ap_block_state19_io                   |       and|   0|  0|    2|           1|           1|
    |ap_block_state24_pp0_stage1_iter11    |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io                    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op192_writereq_state18   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op209_writeresp_state24  |       and|   0|  0|    2|           1|           1|
    |icmp_ln137_fu_306_p2                  |      icmp|   0|  0|   30|          23|          21|
    |icmp_ln139_fu_324_p2                  |      icmp|   0|  0|   22|          15|          14|
    |icmp_ln141_fu_386_p2                  |      icmp|   0|  0|   15|           8|           8|
    |icmp_ln144_1_fu_745_p2                |      icmp|   0|  0|   38|          31|           1|
    |icmp_ln144_2_fu_777_p2                |      icmp|   0|  0|   23|          16|           1|
    |icmp_ln144_3_fu_841_p2                |      icmp|   0|  0|   39|          32|           1|
    |icmp_ln144_4_fu_971_p2                |      icmp|   0|  0|   18|          11|           2|
    |icmp_ln144_5_fu_977_p2                |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln144_fu_661_p2                  |      icmp|   0|  0|   23|          16|           1|
    |lshr_ln144_2_fu_765_p2                |      lshr|   0|  0|   35|           2|          16|
    |lshr_ln144_fu_857_p2                  |      lshr|   0|  0|  179|          64|          64|
    |ap_block_pp0_stage0_01001             |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001             |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_00001             |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001             |        or|   0|  0|    2|           1|           1|
    |ap_block_state18_io                   |        or|   0|  0|    2|           1|           1|
    |or_ln139_fu_404_p2                    |        or|   0|  0|    2|           1|           1|
    |or_ln144_1_fu_983_p2                  |        or|   0|  0|    2|           1|           1|
    |or_ln144_fu_823_p2                    |        or|   0|  0|    2|           1|           1|
    |select_ln137_1_fu_338_p3              |    select|   0|  0|   10|           1|          10|
    |select_ln137_2_fu_603_p3              |    select|   0|  0|   14|           1|           1|
    |select_ln137_3_fu_571_p3              |    select|   0|  0|   11|           1|           1|
    |select_ln137_4_fu_364_p3              |    select|   0|  0|   15|           1|           1|
    |select_ln137_5_fu_372_p3              |    select|   0|  0|   12|           1|           1|
    |select_ln137_fu_330_p3                |    select|   0|  0|    7|           1|           1|
    |select_ln139_1_fu_617_p3              |    select|   0|  0|   14|           1|          14|
    |select_ln139_2_fu_585_p3              |    select|   0|  0|   11|           1|          12|
    |select_ln139_3_fu_426_p3              |    select|   0|  0|   15|           1|          15|
    |select_ln139_4_fu_442_p3              |    select|   0|  0|   12|           1|          13|
    |select_ln139_5_fu_518_p3              |    select|   0|  0|    7|           1|           7|
    |select_ln139_6_fu_533_p3              |    select|   0|  0|   15|           1|           1|
    |select_ln139_fu_410_p3                |    select|   0|  0|    8|           1|           1|
    |select_ln144_1_fu_881_p3              |    select|   0|  0|   64|           1|          64|
    |select_ln144_2_fu_918_p3              |    select|   0|  0|   10|           1|          10|
    |select_ln144_fu_681_p3                |    select|   0|  0|   16|           1|          16|
    |shl_ln144_fu_876_p2                   |       shl|   0|  0|  179|          64|          64|
    |ap_enable_pp0                         |       xor|   0|  0|    2|           1|           2|
    |xor_ln137_fu_380_p2                   |       xor|   0|  0|    2|           1|           2|
    |xor_ln144_fu_797_p2                   |       xor|   0|  0|    2|           1|           2|
    +--------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                 |          |   0|  0| 1756|         987|         963|
    +--------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  14|          3|    1|          3|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |fm_blk_n_AR               |   9|          2|    1|          2|
    |fm_blk_n_AW               |   9|          2|    1|          2|
    |fm_blk_n_B                |   9|          2|    1|          2|
    |fm_blk_n_R                |   9|          2|    1|          2|
    |fm_blk_n_W                |   9|          2|    1|          2|
    |i_fu_176                  |   9|          2|    7|         14|
    |indvar_flatten338_fu_180  |   9|          2|   15|         30|
    |indvar_flatten371_fu_188  |   9|          2|   23|         46|
    |j_fu_172                  |   9|          2|    8|         16|
    |k_fu_184                  |   9|          2|   10|         20|
    |m_axi_fm_ARADDR           |  14|          3|   64|        192|
    |m_axi_fm_AWADDR           |  14|          3|   64|        192|
    |m_axi_fm_WDATA            |  14|          3|   16|         48|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 173|         38|  216|        577|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln139_reg_1096                   |   7|   0|    7|          0|
    |add_ln139_reg_1096_pp0_iter1_reg     |   7|   0|    7|          0|
    |add_ln143_5_reg_1138                 |  16|   0|   16|          0|
    |add_ln143_5_reg_1138_pp0_iter8_reg   |  16|   0|   16|          0|
    |and_ln137_reg_1089                   |   1|   0|    1|          0|
    |and_ln137_reg_1089_pp0_iter1_reg     |   1|   0|    1|          0|
    |and_ln144_2_reg_1197                 |   1|   0|    1|          0|
    |ap_CS_fsm                            |   2|   0|    2|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg     |   1|   0|    1|          0|
    |fm_addr_1_read_reg_1133              |  16|   0|   16|          0|
    |fm_addr_1_reg_1122                   |  64|   0|   64|          0|
    |fm_addr_read_reg_1128                |  16|   0|   16|          0|
    |fm_addr_read_reg_1128_pp0_iter6_reg  |  16|   0|   16|          0|
    |fm_addr_reg_1109                     |  64|   0|   64|          0|
    |i_1_reg_1047                         |   7|   0|    7|          0|
    |i_1_reg_1047_pp0_iter1_reg           |   7|   0|    7|          0|
    |i_fu_176                             |   7|   0|    7|          0|
    |icmp_ln137_reg_1063                  |   1|   0|    1|          0|
    |icmp_ln139_reg_1067                  |   1|   0|    1|          0|
    |icmp_ln139_reg_1067_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln144_3_reg_1162                |   1|   0|    1|          0|
    |icmp_ln144_4_reg_1187                |   1|   0|    1|          0|
    |icmp_ln144_5_reg_1192                |   1|   0|    1|          0|
    |icmp_ln144_reg_1143                  |   1|   0|    1|          0|
    |indvar_flatten338_fu_180             |  15|   0|   15|          0|
    |indvar_flatten338_load_reg_1053      |  15|   0|   15|          0|
    |indvar_flatten371_fu_188             |  23|   0|   23|          0|
    |indvar_flatten371_load_reg_1058      |  23|   0|   23|          0|
    |j_fu_172                             |   8|   0|    8|          0|
    |k_fu_184                             |  10|   0|   10|          0|
    |lshr_ln144_reg_1167                  |  64|   0|   64|          0|
    |or_ln_reg_1152                       |   1|   0|    2|          1|
    |select_ln137_1_reg_1079              |  10|   0|   10|          0|
    |select_ln137_reg_1074                |   7|   0|    7|          0|
    |select_ln139_reg_1103                |   8|   0|    8|          0|
    |select_ln139_reg_1103_pp0_iter1_reg  |   8|   0|    8|          0|
    |sext_ln137_cast_reg_1042             |  64|   0|   64|          0|
    |sub_ln144_2_reg_1172                 |  32|   0|   32|          0|
    |tmp_reg_1147                         |   1|   0|    1|          0|
    |trunc_ln144_2_reg_1177               |  11|   0|   11|          0|
    |zext_ln144_reg_1157                  |  16|   0|   64|         48|
    |and_ln144_2_reg_1197                 |  64|  32|    1|          0|
    |fm_addr_reg_1109                     |  64|  32|   64|          0|
    |icmp_ln137_reg_1063                  |  64|  32|    1|          0|
    |icmp_ln144_reg_1143                  |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 850| 128|  710|         49|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3|  return value|
|m_axi_fm_AWVALID    |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWREADY    |   in|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWADDR     |  out|   64|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWID       |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWLEN      |  out|   32|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWSIZE     |  out|    3|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWBURST    |  out|    2|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWLOCK     |  out|    2|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWCACHE    |  out|    4|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWPROT     |  out|    3|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWQOS      |  out|    4|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWREGION   |  out|    4|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWUSER     |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_WVALID     |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_WREADY     |   in|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_WDATA      |  out|   16|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_WSTRB      |  out|    2|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_WLAST      |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_WID        |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_WUSER      |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARVALID    |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARREADY    |   in|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARADDR     |  out|   64|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARID       |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARLEN      |  out|   32|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARSIZE     |  out|    3|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARBURST    |  out|    2|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARLOCK     |  out|    2|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARCACHE    |  out|    4|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARPROT     |  out|    3|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARQOS      |  out|    4|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARREGION   |  out|    4|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARUSER     |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_RVALID     |   in|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_RREADY     |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_RDATA      |   in|   16|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_RLAST      |   in|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_RID        |   in|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_RFIFONUM   |   in|   10|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_RUSER      |   in|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_RRESP      |   in|    2|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_BVALID     |   in|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_BREADY     |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_BRESP      |   in|    2|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_BID        |   in|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_BUSER      |   in|    1|       m_axi|                                                                  fm|       pointer|
|output_feature_map  |   in|   64|     ap_none|                                                  output_feature_map|        scalar|
|sext_ln137          |   in|   63|     ap_none|                                                          sext_ln137|        scalar|
+--------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 2, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 27 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten338 = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 29 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten371 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln137_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln137"   --->   Operation 31 'read' 'sext_ln137_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_feature_map"   --->   Operation 32 'read' 'output_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln137_cast = sext i63 %sext_ln137_read"   --->   Operation 33 'sext' 'sext_ln137_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_20, i32 0, i32 0, void @empty_16, i32 0, i32 1, void @empty_22, void @empty_23, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i23 0, i23 %indvar_flatten371"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %k"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten338"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.44>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 41 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten338_load = load i15 %indvar_flatten338" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 42 'load' 'indvar_flatten338_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten371_load = load i23 %indvar_flatten371" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 43 'load' 'indvar_flatten371_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %i_1, i8 0" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 44 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln143_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %i_1, i6 0" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 45 'bitconcatenate' 'shl_ln143_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.92ns)   --->   "%icmp_ln137 = icmp_eq  i23 %indvar_flatten371_load, i23 7536640" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 46 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %for.inc35.i, void %_ZN7layer_322resnet_add_residual_fmEPA92_A160_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EES6_b.exit.exitStub" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 47 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 48 'load' 'j_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%k_load = load i10 %k" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 49 'load' 'k_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.78ns)   --->   "%add_ln137 = add i10 %k_load, i10 1" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 50 'add' 'add_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.84ns)   --->   "%icmp_ln139 = icmp_eq  i15 %indvar_flatten338_load, i15 14720" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 51 'icmp' 'icmp_ln139' <Predicate = (!icmp_ln137)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.36ns)   --->   "%select_ln137 = select i1 %icmp_ln139, i7 0, i7 %i_1" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 52 'select' 'select_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.40ns)   --->   "%select_ln137_1 = select i1 %icmp_ln139, i10 %add_ln137, i10 %k_load" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 53 'select' 'select_ln137_1' <Predicate = (!icmp_ln137)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i10 %select_ln137_1" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 54 'zext' 'zext_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 55 [3/3] (0.99ns) (grouped into DSP with root node add_ln143_6)   --->   "%mul_ln137 = mul i23 %zext_ln137, i23 14720" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 55 'mul' 'mul_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i10 %select_ln137_1" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 56 'zext' 'zext_ln137_1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.38ns)   --->   "%mul_ln137_1 = mul i25 %zext_ln137_1, i25 29440" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 57 'mul' 'mul_ln137_1' <Predicate = (!icmp_ln137)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i25 %mul_ln137_1" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 58 'zext' 'zext_ln137_2' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_3)   --->   "%select_ln137_4 = select i1 %icmp_ln139, i15 0, i15 %shl_ln1" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 59 'select' 'select_ln137_4' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_4)   --->   "%select_ln137_5 = select i1 %icmp_ln139, i13 0, i13 %shl_ln143_1" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 60 'select' 'select_ln137_5' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln137)   --->   "%xor_ln137 = xor i1 %icmp_ln139, i1 1" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 61 'xor' 'xor_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.76ns)   --->   "%icmp_ln141 = icmp_eq  i8 %j_load, i8 160" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 62 'icmp' 'icmp_ln141' <Predicate = (!icmp_ln137)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln137 = and i1 %icmp_ln141, i1 %xor_ln137" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 63 'and' 'and_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.77ns)   --->   "%add_ln139 = add i7 %select_ln137, i7 1" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 64 'add' 'add_ln139' <Predicate = (!icmp_ln137)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln139)   --->   "%or_ln139 = or i1 %and_ln137, i1 %icmp_ln139" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 65 'or' 'or_ln139' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln139 = select i1 %or_ln139, i8 0, i8 %j_load" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 66 'select' 'select_ln139' <Predicate = (!icmp_ln137)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_3)   --->   "%shl_ln143_mid1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %add_ln139, i8 0" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 67 'bitconcatenate' 'shl_ln143_mid1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln139_3 = select i1 %and_ln137, i15 %shl_ln143_mid1, i15 %select_ln137_4" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 68 'select' 'select_ln139_3' <Predicate = (!icmp_ln137)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_4)   --->   "%shl_ln143_1_mid1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %add_ln139, i6 0" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 69 'bitconcatenate' 'shl_ln143_1_mid1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln139_4 = select i1 %and_ln137, i13 %shl_ln143_1_mid1, i13 %select_ln137_5" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 70 'select' 'select_ln139_4' <Predicate = (!icmp_ln137)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%select_ln139_4_cast = zext i13 %select_ln139_4" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 71 'zext' 'select_ln139_4_cast' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln143_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %select_ln139, i1 0" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 72 'bitconcatenate' 'shl_ln143_2' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln143_1 = zext i9 %shl_ln143_2" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 73 'zext' 'zext_ln143_1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143 = add i64 %zext_ln137_2, i64 %output_feature_map_read" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 74 'add' 'add_ln143' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_1 = add i15 %select_ln139_3, i15 %zext_ln143_1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 75 'add' 'add_ln143_1' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln143_3 = add i15 %add_ln143_1, i15 %select_ln139_4_cast" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 76 'add' 'add_ln143_3' <Predicate = (!icmp_ln137)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln143_2 = zext i15 %add_ln143_3" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 77 'zext' 'zext_ln143_2' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_2 = add i64 %zext_ln143_2, i64 %add_ln143" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 78 'add' 'add_ln143_2' <Predicate = (!icmp_ln137)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln143_2, i32 1, i32 63" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 79 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln143 = sext i63 %trunc_ln7" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 80 'sext' 'sext_ln143' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln143" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 81 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 82 [1/1] (0.92ns)   --->   "%add_ln137_1 = add i23 %indvar_flatten371_load, i23 1" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 82 'add' 'add_ln137_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [2/3] (0.99ns) (grouped into DSP with root node add_ln143_6)   --->   "%mul_ln137 = mul i23 %zext_ln137, i23 14720" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 83 'mul' 'mul_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [1/1] (0.36ns)   --->   "%select_ln139_5 = select i1 %and_ln137, i7 %add_ln139, i7 %select_ln137" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 84 'select' 'select_ln139_5' <Predicate = (!icmp_ln137)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [8/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 85 'readreq' 'fm_load_req' <Predicate = (!icmp_ln137)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 86 [1/1] (0.76ns)   --->   "%add_ln141 = add i8 %select_ln139, i8 1" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 86 'add' 'add_ln141' <Predicate = (!icmp_ln137)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.84ns)   --->   "%add_ln139_1 = add i15 %indvar_flatten338_load, i15 1" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 87 'add' 'add_ln139_1' <Predicate = (!icmp_ln137 & !icmp_ln139)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.29ns)   --->   "%select_ln139_6 = select i1 %icmp_ln139, i15 1, i15 %add_ln139_1" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 88 'select' 'select_ln139_6' <Predicate = (!icmp_ln137)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln141 = store i23 %add_ln137_1, i23 %indvar_flatten371" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 89 'store' 'store_ln141' <Predicate = (!icmp_ln137)> <Delay = 0.42>
ST_3 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln141 = store i10 %select_ln137_1, i10 %k" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 90 'store' 'store_ln141' <Predicate = (!icmp_ln137)> <Delay = 0.42>
ST_3 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln141 = store i15 %select_ln139_6, i15 %indvar_flatten338" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 91 'store' 'store_ln141' <Predicate = (!icmp_ln137)> <Delay = 0.42>
ST_3 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln141 = store i7 %select_ln139_5, i7 %i" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 92 'store' 'store_ln141' <Predicate = (!icmp_ln137)> <Delay = 0.42>
ST_3 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln141 = store i8 %add_ln141, i8 %j" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 93 'store' 'store_ln141' <Predicate = (!icmp_ln137)> <Delay = 0.42>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.body8.i" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 94 'br' 'br_ln141' <Predicate = (!icmp_ln137)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln141_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %i_1, i5 0" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 95 'bitconcatenate' 'shl_ln141_1' <Predicate = (!icmp_ln139 & !and_ln137)> <Delay = 0.00>
ST_4 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node add_ln143_6)   --->   "%mul_ln137 = mul i23 %zext_ln137, i23 14720" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 96 'mul' 'mul_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_2)   --->   "%select_ln137_3 = select i1 %icmp_ln139, i12 0, i12 %shl_ln141_1" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 97 'select' 'select_ln137_3' <Predicate = (!icmp_ln137 & !and_ln137)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_2)   --->   "%shl_ln141_1_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln139, i5 0" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 98 'bitconcatenate' 'shl_ln141_1_mid1' <Predicate = (!icmp_ln137 & and_ln137)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln139_2 = select i1 %and_ln137, i12 %shl_ln141_1_mid1, i12 %select_ln137_3" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 99 'select' 'select_ln139_2' <Predicate = (!icmp_ln137)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i12 %select_ln139_2" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 100 'zext' 'zext_ln143' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 101 [7/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 101 'readreq' 'fm_load_req' <Predicate = (!icmp_ln137)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 102 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln143_6 = add i23 %mul_ln137, i23 %zext_ln143" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 102 'add' 'add_ln143_6' <Predicate = (!icmp_ln137)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %i_1, i7 0" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 103 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln139 & !and_ln137)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 104 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_1)   --->   "%select_ln137_2 = select i1 %icmp_ln139, i14 0, i14 %shl_ln" [vhls_src/layer3_utils.cpp:137->vhls_src/layer3_layer3.cpp:117]   --->   Operation 105 'select' 'select_ln137_2' <Predicate = (!icmp_ln137 & !and_ln137)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_1)   --->   "%shl_ln141_mid1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln139, i7 0" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 106 'bitconcatenate' 'shl_ln141_mid1' <Predicate = (!icmp_ln137 & and_ln137)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln139_1 = select i1 %and_ln137, i14 %shl_ln141_mid1, i14 %select_ln137_2" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 107 'select' 'select_ln139_1' <Predicate = (!icmp_ln137)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i14 %select_ln139_1" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 108 'zext' 'zext_ln141' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%j_cast11 = zext i8 %select_ln139" [vhls_src/layer3_utils.cpp:139->vhls_src/layer3_layer3.cpp:117]   --->   Operation 109 'zext' 'j_cast11' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 110 [6/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 110 'readreq' 'fm_load_req' <Predicate = (!icmp_ln137)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 111 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln143_6 = add i23 %mul_ln137, i23 %zext_ln143" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 111 'add' 'add_ln143_6' <Predicate = (!icmp_ln137)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln143_3 = zext i23 %add_ln143_6" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 112 'zext' 'zext_ln143_3' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.08ns)   --->   "%add_ln143_7 = add i64 %j_cast11, i64 %sext_ln137_cast" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 113 'add' 'add_ln143_7' <Predicate = (!icmp_ln137)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_8 = add i64 %add_ln143_7, i64 %zext_ln141" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 114 'add' 'add_ln143_8' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_4 = add i64 %add_ln143_8, i64 %zext_ln143_3" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 115 'add' 'add_ln143_4' <Predicate = (!icmp_ln137)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%fm_addr_1 = getelementptr i16 %fm, i64 %add_ln143_4" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 116 'getelementptr' 'fm_addr_1' <Predicate = (!icmp_ln137)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 117 [5/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 117 'readreq' 'fm_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 118 [8/8] (7.30ns)   --->   "%fm_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr_1, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 118 'readreq' 'fm_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 119 [4/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 119 'readreq' 'fm_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 120 [7/8] (7.30ns)   --->   "%fm_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr_1, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 120 'readreq' 'fm_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 121 [3/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 121 'readreq' 'fm_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 122 [6/8] (7.30ns)   --->   "%fm_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr_1, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 122 'readreq' 'fm_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 123 [2/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 123 'readreq' 'fm_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 124 [5/8] (7.30ns)   --->   "%fm_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr_1, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 124 'readreq' 'fm_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 125 [1/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 125 'readreq' 'fm_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 126 [4/8] (7.30ns)   --->   "%fm_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr_1, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 126 'readreq' 'fm_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 127 [1/1] (7.30ns)   --->   "%fm_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %fm_addr" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 127 'read' 'fm_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 128 [3/8] (7.30ns)   --->   "%fm_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr_1, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 128 'readreq' 'fm_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 129 [2/8] (7.30ns)   --->   "%fm_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr_1, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 129 'readreq' 'fm_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 130 [1/8] (7.30ns)   --->   "%fm_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr_1, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 130 'readreq' 'fm_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 131 [1/1] (7.30ns)   --->   "%fm_addr_1_req8 = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 131 'writereq' 'fm_addr_1_req8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 132 [1/1] (7.30ns)   --->   "%fm_addr_1_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %fm_addr_1" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 132 'read' 'fm_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 5.64>
ST_15 : Operation 133 [1/1] (0.85ns)   --->   "%add_ln143_5 = add i16 %fm_addr_1_read, i16 %fm_addr_read" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 133 'add' 'add_ln143_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.85ns)   --->   "%icmp_ln144 = icmp_eq  i16 %add_ln143_5, i16 0" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 134 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %if.end.i.i15.i_ifconv, void %for.inc.i19" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 135 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln143_5, i32 15" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 136 'bitselect' 'tmp' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.85ns)   --->   "%sub_ln144 = sub i16 0, i16 %add_ln143_5" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 137 'sub' 'sub_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (0.35ns)   --->   "%select_ln144 = select i1 %tmp, i16 %sub_ln144, i16 %add_ln143_5" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 138 'select' 'select_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @llvm.part.select.i16, i16 %select_ln144, i32 15, i32 0" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 139 'partselect' 'tmp_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp_1" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 140 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i17 %tmp_2" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 141 'sext' 'sext_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_3 = cttz i32 @llvm.cttz.i32, i32 %sext_ln144, i1 1" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 142 'cttz' 'tmp_3' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (1.01ns)   --->   "%sub_ln144_1 = sub i32 16, i32 %tmp_3" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 143 'sub' 'sub_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i32 %sub_ln144_1" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 144 'trunc' 'trunc_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (1.01ns)   --->   "%add_ln144 = add i32 %sub_ln144_1, i32 4294967243" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 145 'add' 'add_ln144' <Predicate = (!icmp_ln144)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln144, i32 1, i32 31" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 146 'partselect' 'tmp_4' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (1.00ns)   --->   "%icmp_ln144_1 = icmp_sgt  i31 %tmp_4, i31 0" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 147 'icmp' 'icmp_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln144_1 = trunc i32 %sub_ln144_1" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 148 'trunc' 'trunc_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.79ns)   --->   "%sub_ln144_4 = sub i4 6, i4 %trunc_ln144_1" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 149 'sub' 'sub_ln144_4' <Predicate = (!icmp_ln144)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln144_5 = zext i4 %sub_ln144_4" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 150 'zext' 'zext_ln144_5' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.62ns)   --->   "%lshr_ln144_2 = lshr i16 65535, i16 %zext_ln144_5" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 151 'lshr' 'lshr_ln144_2' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_2)   --->   "%and_ln144_3 = and i16 %select_ln144, i16 %lshr_ln144_2" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 152 'and' 'and_ln144_3' <Predicate = (!icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln144_2 = icmp_ne  i16 %and_ln144_3, i16 0" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 153 'icmp' 'icmp_ln144_2' <Predicate = (!icmp_ln144)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln144 = and i1 %icmp_ln144_1, i1 %icmp_ln144_2" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 154 'and' 'and_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln144, i32 31" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 155 'bitselect' 'tmp_7' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln144 = xor i1 %tmp_7, i1 1" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 156 'xor' 'xor_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.85ns)   --->   "%add_ln144_1 = add i16 %trunc_ln144, i16 65483" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 157 'add' 'add_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%bit_select30_i_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %select_ln144, i16 %add_ln144_1" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 158 'bitselect' 'bit_select30_i_i_i' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln144_1 = and i1 %bit_select30_i_i_i, i1 %xor_ln144" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 159 'and' 'and_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln144 = or i1 %and_ln144_1, i1 %and_ln144" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 160 'or' 'or_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 161 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln144" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 161 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln144)> <Delay = 0.28>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i16 %select_ln144" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 162 'zext' 'zext_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (1.01ns)   --->   "%icmp_ln144_3 = icmp_sgt  i32 %add_ln144, i32 0" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 163 'icmp' 'icmp_ln144_3' <Predicate = (!icmp_ln144)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (1.01ns)   --->   "%add_ln144_2 = add i32 %sub_ln144_1, i32 4294967242" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 164 'add' 'add_ln144_2' <Predicate = (!icmp_ln144)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i32 %add_ln144_2" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 165 'zext' 'zext_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (1.38ns)   --->   "%lshr_ln144 = lshr i64 %zext_ln144, i64 %zext_ln144_1" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 166 'lshr' 'lshr_ln144' <Predicate = (!icmp_ln144)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 167 [1/1] (1.01ns)   --->   "%sub_ln144_2 = sub i32 54, i32 %sub_ln144_1" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 167 'sub' 'sub_ln144_2' <Predicate = (!icmp_ln144)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln144_2 = trunc i32 %tmp_3" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 168 'trunc' 'trunc_ln144_2' <Predicate = (!icmp_ln144)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 6.59>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln144_2 = zext i32 %sub_ln144_2" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 169 'zext' 'zext_ln144_2' <Predicate = (!icmp_ln144 & !icmp_ln144_3)> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (1.38ns)   --->   "%shl_ln144 = shl i64 %zext_ln144, i64 %zext_ln144_2" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 170 'shl' 'shl_ln144' <Predicate = (!icmp_ln144 & !icmp_ln144_3)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln144_3)   --->   "%select_ln144_1 = select i1 %icmp_ln144_3, i64 %lshr_ln144, i64 %shl_ln144" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 171 'select' 'select_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln144_3)   --->   "%zext_ln144_3 = zext i2 %or_ln" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 172 'zext' 'zext_ln144_3' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln144_3 = add i64 %select_ln144_1, i64 %zext_ln144_3" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 173 'add' 'add_ln144_3' <Predicate = (!icmp_ln144)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%lshr_ln144_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln144_3, i32 1, i32 63" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 174 'partselect' 'lshr_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln144_4 = zext i63 %lshr_ln144_1" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 175 'zext' 'zext_ln144_4' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln144_3, i32 54" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 176 'bitselect' 'tmp_8' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.38ns)   --->   "%select_ln144_2 = select i1 %tmp_8, i11 1023, i11 1022" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 177 'select' 'select_ln144_2' <Predicate = (!icmp_ln144)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln144_3 = sub i11 3, i11 %trunc_ln144_2" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 178 'sub' 'sub_ln144_3' <Predicate = (!icmp_ln144)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 179 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln144_4 = add i11 %sub_ln144_3, i11 %select_ln144_2" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 179 'add' 'add_ln144_4' <Predicate = (!icmp_ln144)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp, i11 %add_ln144_4" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 180 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%LD = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln144_4, i12 %tmp_6, i32 52, i32 63" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 181 'partset' 'LD' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%bitcast_ln756 = bitcast i64 %LD" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 182 'bitcast' 'bitcast_ln756' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln144_3 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %add_ln144_3, i32 1, i32 52" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 183 'partselect' 'trunc_ln144_3' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.79ns)   --->   "%icmp_ln144_4 = icmp_ne  i11 %add_ln144_4, i11 2047" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 184 'icmp' 'icmp_ln144_4' <Predicate = (!icmp_ln144)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (1.10ns)   --->   "%icmp_ln144_5 = icmp_eq  i52 %trunc_ln144_3, i52 0" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 185 'icmp' 'icmp_ln144_5' <Predicate = (!icmp_ln144)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [2/2] (2.81ns)   --->   "%tmp_5 = fcmp_olt  i64 %bitcast_ln756, i64 0" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 186 'dcmp' 'tmp_5' <Predicate = (!icmp_ln144)> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.10>
ST_17 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln144_2)   --->   "%or_ln144_1 = or i1 %icmp_ln144_5, i1 %icmp_ln144_4" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 187 'or' 'or_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 188 [1/2] (2.81ns)   --->   "%tmp_5 = fcmp_olt  i64 %bitcast_ln756, i64 0" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 188 'dcmp' 'tmp_5' <Predicate = (!icmp_ln144)> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 189 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln144_2 = and i1 %or_ln144_1, i1 %tmp_5" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 189 'and' 'and_ln144_2' <Predicate = (!icmp_ln144)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %and_ln144_2, void %for.inc.i19, void %if.then.i" [vhls_src/layer3_utils.cpp:144->vhls_src/layer3_layer3.cpp:117]   --->   Operation 190 'br' 'br_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 191 [1/1] (7.30ns)   --->   "%write_ln143 = write void @_ssdm_op_Write.m_axi.i16P1A, i64 %fm_addr, i16 %add_ln143_5, i2 3" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 191 'write' 'write_ln143' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 192 [1/1] (7.30ns)   --->   "%fm_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117]   --->   Operation 192 'writereq' 'fm_addr_1_req' <Predicate = (!icmp_ln144 & and_ln144_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 193 [5/5] (7.30ns)   --->   "%fm_addr_1_resp9 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i64 %fm_addr" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 193 'writeresp' 'fm_addr_1_resp9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 194 [1/1] (7.30ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.m_axi.i16P1A, i64 %fm_addr, i16 0, i2 3" [vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117]   --->   Operation 194 'write' 'write_ln145' <Predicate = (!icmp_ln144 & and_ln144_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 195 [4/5] (7.30ns)   --->   "%fm_addr_1_resp9 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i64 %fm_addr" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 195 'writeresp' 'fm_addr_1_resp9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 196 [5/5] (7.30ns)   --->   "%fm_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i64 %fm_addr" [vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117]   --->   Operation 196 'writeresp' 'fm_addr_1_resp' <Predicate = (!icmp_ln144 & and_ln144_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 197 [3/5] (7.30ns)   --->   "%fm_addr_1_resp9 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i64 %fm_addr" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 197 'writeresp' 'fm_addr_1_resp9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 198 [4/5] (7.30ns)   --->   "%fm_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i64 %fm_addr" [vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117]   --->   Operation 198 'writeresp' 'fm_addr_1_resp' <Predicate = (!icmp_ln144 & and_ln144_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 199 [2/5] (7.30ns)   --->   "%fm_addr_1_resp9 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i64 %fm_addr" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 199 'writeresp' 'fm_addr_1_resp9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 200 [3/5] (7.30ns)   --->   "%fm_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i64 %fm_addr" [vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117]   --->   Operation 200 'writeresp' 'fm_addr_1_resp' <Predicate = (!icmp_ln144 & and_ln144_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 211 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 211 'ret' 'ret_ln0' <Predicate = (icmp_ln137)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3_str"   --->   Operation 201 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7536640, i64 7536640, i64 7536640"   --->   Operation 202 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 203 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 204 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_139_2_VITIS_LOOP_141_3_str"   --->   Operation 204 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 205 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 205 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [vhls_src/layer3_utils.cpp:141->vhls_src/layer3_layer3.cpp:117]   --->   Operation 206 'specloopname' 'specloopname_ln141' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 207 [1/5] (7.30ns)   --->   "%fm_addr_1_resp9 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i64 %fm_addr" [vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117]   --->   Operation 207 'writeresp' 'fm_addr_1_resp9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 208 [2/5] (7.30ns)   --->   "%fm_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i64 %fm_addr" [vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117]   --->   Operation 208 'writeresp' 'fm_addr_1_resp' <Predicate = (!icmp_ln144 & and_ln144_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 209 [1/5] (7.30ns)   --->   "%fm_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i64 %fm_addr" [vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117]   --->   Operation 209 'writeresp' 'fm_addr_1_resp' <Predicate = (!icmp_ln144 & and_ln144_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln145 = br void %for.inc.i19" [vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117]   --->   Operation 210 'br' 'br_ln145' <Predicate = (!icmp_ln144 & and_ln144_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln137]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 0111000000000000000000000]
i                       (alloca           ) [ 0111000000000000000000000]
indvar_flatten338       (alloca           ) [ 0111000000000000000000000]
k                       (alloca           ) [ 0111000000000000000000000]
indvar_flatten371       (alloca           ) [ 0111000000000000000000000]
sext_ln137_read         (read             ) [ 0000000000000000000000000]
output_feature_map_read (read             ) [ 0010000000000000000000000]
sext_ln137_cast         (sext             ) [ 0111110000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000]
store_ln0               (store            ) [ 0000000000000000000000000]
store_ln0               (store            ) [ 0000000000000000000000000]
store_ln0               (store            ) [ 0000000000000000000000000]
store_ln0               (store            ) [ 0000000000000000000000000]
store_ln0               (store            ) [ 0000000000000000000000000]
br_ln0                  (br               ) [ 0000000000000000000000000]
i_1                     (load             ) [ 0111110000000000000000000]
indvar_flatten338_load  (load             ) [ 0101000000000000000000000]
indvar_flatten371_load  (load             ) [ 0101000000000000000000000]
shl_ln1                 (bitconcatenate   ) [ 0000000000000000000000000]
shl_ln143_1             (bitconcatenate   ) [ 0000000000000000000000000]
icmp_ln137              (icmp             ) [ 0111111111111111111111100]
br_ln137                (br               ) [ 0000000000000000000000000]
j_load                  (load             ) [ 0000000000000000000000000]
k_load                  (load             ) [ 0000000000000000000000000]
add_ln137               (add              ) [ 0000000000000000000000000]
icmp_ln139              (icmp             ) [ 0111110000000000000000000]
select_ln137            (select           ) [ 0101000000000000000000000]
select_ln137_1          (select           ) [ 0101000000000000000000000]
zext_ln137              (zext             ) [ 0111100000000000000000000]
zext_ln137_1            (zext             ) [ 0000000000000000000000000]
mul_ln137_1             (mul              ) [ 0000000000000000000000000]
zext_ln137_2            (zext             ) [ 0000000000000000000000000]
select_ln137_4          (select           ) [ 0000000000000000000000000]
select_ln137_5          (select           ) [ 0000000000000000000000000]
xor_ln137               (xor              ) [ 0000000000000000000000000]
icmp_ln141              (icmp             ) [ 0000000000000000000000000]
and_ln137               (and              ) [ 0111110000000000000000000]
add_ln139               (add              ) [ 0111110000000000000000000]
or_ln139                (or               ) [ 0000000000000000000000000]
select_ln139            (select           ) [ 0111110000000000000000000]
shl_ln143_mid1          (bitconcatenate   ) [ 0000000000000000000000000]
select_ln139_3          (select           ) [ 0000000000000000000000000]
shl_ln143_1_mid1        (bitconcatenate   ) [ 0000000000000000000000000]
select_ln139_4          (select           ) [ 0000000000000000000000000]
select_ln139_4_cast     (zext             ) [ 0000000000000000000000000]
shl_ln143_2             (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln143_1            (zext             ) [ 0000000000000000000000000]
add_ln143               (add              ) [ 0000000000000000000000000]
add_ln143_1             (add              ) [ 0000000000000000000000000]
add_ln143_3             (add              ) [ 0000000000000000000000000]
zext_ln143_2            (zext             ) [ 0000000000000000000000000]
add_ln143_2             (add              ) [ 0000000000000000000000000]
trunc_ln7               (partselect       ) [ 0000000000000000000000000]
sext_ln143              (sext             ) [ 0000000000000000000000000]
fm_addr                 (getelementptr    ) [ 0111111111111111111111111]
add_ln137_1             (add              ) [ 0000000000000000000000000]
select_ln139_5          (select           ) [ 0000000000000000000000000]
add_ln141               (add              ) [ 0000000000000000000000000]
add_ln139_1             (add              ) [ 0000000000000000000000000]
select_ln139_6          (select           ) [ 0000000000000000000000000]
store_ln141             (store            ) [ 0000000000000000000000000]
store_ln141             (store            ) [ 0000000000000000000000000]
store_ln141             (store            ) [ 0000000000000000000000000]
store_ln141             (store            ) [ 0000000000000000000000000]
store_ln141             (store            ) [ 0000000000000000000000000]
br_ln141                (br               ) [ 0000000000000000000000000]
shl_ln141_1             (bitconcatenate   ) [ 0000000000000000000000000]
mul_ln137               (mul              ) [ 0100010000000000000000000]
select_ln137_3          (select           ) [ 0000000000000000000000000]
shl_ln141_1_mid1        (bitconcatenate   ) [ 0000000000000000000000000]
select_ln139_2          (select           ) [ 0000000000000000000000000]
zext_ln143              (zext             ) [ 0100010000000000000000000]
shl_ln                  (bitconcatenate   ) [ 0000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000]
select_ln137_2          (select           ) [ 0000000000000000000000000]
shl_ln141_mid1          (bitconcatenate   ) [ 0000000000000000000000000]
select_ln139_1          (select           ) [ 0000000000000000000000000]
zext_ln141              (zext             ) [ 0000000000000000000000000]
j_cast11                (zext             ) [ 0000000000000000000000000]
add_ln143_6             (add              ) [ 0000000000000000000000000]
zext_ln143_3            (zext             ) [ 0000000000000000000000000]
add_ln143_7             (add              ) [ 0000000000000000000000000]
add_ln143_8             (add              ) [ 0000000000000000000000000]
add_ln143_4             (add              ) [ 0000000000000000000000000]
fm_addr_1               (getelementptr    ) [ 0110001111111110000000000]
fm_load_req             (readreq          ) [ 0000000000000000000000000]
fm_addr_read            (read             ) [ 0110000000001111000000000]
fm_load_1_req           (readreq          ) [ 0000000000000000000000000]
fm_addr_1_req8          (writereq         ) [ 0000000000000000000000000]
fm_addr_1_read          (read             ) [ 0100000000000001000000000]
add_ln143_5             (add              ) [ 0110000000000000111000000]
icmp_ln144              (icmp             ) [ 0110000000000001111111111]
br_ln144                (br               ) [ 0000000000000000000000000]
tmp                     (bitselect        ) [ 0010000000000000100000000]
sub_ln144               (sub              ) [ 0000000000000000000000000]
select_ln144            (select           ) [ 0000000000000000000000000]
tmp_1                   (partselect       ) [ 0000000000000000000000000]
tmp_2                   (bitconcatenate   ) [ 0000000000000000000000000]
sext_ln144              (sext             ) [ 0000000000000000000000000]
tmp_3                   (cttz             ) [ 0000000000000000000000000]
sub_ln144_1             (sub              ) [ 0000000000000000000000000]
trunc_ln144             (trunc            ) [ 0000000000000000000000000]
add_ln144               (add              ) [ 0000000000000000000000000]
tmp_4                   (partselect       ) [ 0000000000000000000000000]
icmp_ln144_1            (icmp             ) [ 0000000000000000000000000]
trunc_ln144_1           (trunc            ) [ 0000000000000000000000000]
sub_ln144_4             (sub              ) [ 0000000000000000000000000]
zext_ln144_5            (zext             ) [ 0000000000000000000000000]
lshr_ln144_2            (lshr             ) [ 0000000000000000000000000]
and_ln144_3             (and              ) [ 0000000000000000000000000]
icmp_ln144_2            (icmp             ) [ 0000000000000000000000000]
and_ln144               (and              ) [ 0000000000000000000000000]
tmp_7                   (bitselect        ) [ 0000000000000000000000000]
xor_ln144               (xor              ) [ 0000000000000000000000000]
add_ln144_1             (add              ) [ 0000000000000000000000000]
bit_select30_i_i_i      (bitselect        ) [ 0000000000000000000000000]
and_ln144_1             (and              ) [ 0000000000000000000000000]
or_ln144                (or               ) [ 0000000000000000000000000]
or_ln                   (bitconcatenate   ) [ 0010000000000000100000000]
zext_ln144              (zext             ) [ 0010000000000000100000000]
icmp_ln144_3            (icmp             ) [ 0010000000000000100000000]
add_ln144_2             (add              ) [ 0000000000000000000000000]
zext_ln144_1            (zext             ) [ 0000000000000000000000000]
lshr_ln144              (lshr             ) [ 0010000000000000100000000]
sub_ln144_2             (sub              ) [ 0010000000000000100000000]
trunc_ln144_2           (trunc            ) [ 0010000000000000100000000]
zext_ln144_2            (zext             ) [ 0000000000000000000000000]
shl_ln144               (shl              ) [ 0000000000000000000000000]
select_ln144_1          (select           ) [ 0000000000000000000000000]
zext_ln144_3            (zext             ) [ 0000000000000000000000000]
add_ln144_3             (add              ) [ 0000000000000000000000000]
lshr_ln144_1            (partselect       ) [ 0000000000000000000000000]
zext_ln144_4            (zext             ) [ 0000000000000000000000000]
tmp_8                   (bitselect        ) [ 0000000000000000000000000]
select_ln144_2          (select           ) [ 0000000000000000000000000]
sub_ln144_3             (sub              ) [ 0000000000000000000000000]
add_ln144_4             (add              ) [ 0000000000000000000000000]
tmp_6                   (bitconcatenate   ) [ 0000000000000000000000000]
LD                      (partset          ) [ 0000000000000000000000000]
bitcast_ln756           (bitcast          ) [ 0100000000000000010000000]
trunc_ln144_3           (partselect       ) [ 0000000000000000000000000]
icmp_ln144_4            (icmp             ) [ 0100000000000000010000000]
icmp_ln144_5            (icmp             ) [ 0100000000000000010000000]
or_ln144_1              (or               ) [ 0000000000000000000000000]
tmp_5                   (dcmp             ) [ 0000000000000000000000000]
and_ln144_2             (and              ) [ 0110000000000000001111111]
br_ln144                (br               ) [ 0000000000000000000000000]
write_ln143             (write            ) [ 0000000000000000000000000]
fm_addr_1_req           (writereq         ) [ 0000000000000000000000000]
write_ln145             (write            ) [ 0000000000000000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000]
specloopname_ln141      (specloopname     ) [ 0000000000000000000000000]
fm_addr_1_resp9         (writeresp        ) [ 0000000000000000000000000]
fm_addr_1_resp          (writeresp        ) [ 0000000000000000000000000]
br_ln145                (br               ) [ 0000000000000000000000000]
ret_ln0                 (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_feature_map">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_feature_map"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln137">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln137"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i7.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i16"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i1.i16"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_139_2_VITIS_LOOP_141_3_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="j_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="indvar_flatten338_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten338/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="k_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="indvar_flatten371_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten371/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sext_ln137_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="63" slack="0"/>
<pin id="194" dir="0" index="1" bw="63" slack="0"/>
<pin id="195" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln137_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="output_feature_map_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_feature_map_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_writeresp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="1"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="fm_load_req/3 fm_addr_1_req8/13 fm_addr_1_req/18 fm_addr_1_resp9/19 fm_addr_1_resp/20 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_readreq_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="1"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="fm_load_1_req/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="fm_addr_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="9"/>
<pin id="221" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_addr_read/11 "/>
</bind>
</comp>

<comp id="224" class="1004" name="fm_addr_1_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="9"/>
<pin id="227" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_addr_1_read/14 "/>
</bind>
</comp>

<comp id="229" class="1004" name="write_ln143_write_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="16" slack="16"/>
<pin id="232" dir="0" index="2" bw="16" slack="3"/>
<pin id="233" dir="0" index="3" bw="1" slack="0"/>
<pin id="234" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln143/18 "/>
</bind>
</comp>

<comp id="238" class="1004" name="write_ln145_write_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="17"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="0" index="3" bw="1" slack="0"/>
<pin id="243" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln145/19 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_5/16 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln137_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="63" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln137_cast/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln0_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="23" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln0_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="10" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln0_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="15" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln0_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="7" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln0_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_1_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="1"/>
<pin id="283" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="indvar_flatten338_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="15" slack="1"/>
<pin id="286" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten338_load/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="indvar_flatten371_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="23" slack="1"/>
<pin id="289" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten371_load/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="shl_ln1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="15" slack="0"/>
<pin id="292" dir="0" index="1" bw="7" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="shl_ln143_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="13" slack="0"/>
<pin id="300" dir="0" index="1" bw="7" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln143_1/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln137_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="23" slack="0"/>
<pin id="308" dir="0" index="1" bw="23" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="j_load_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="1"/>
<pin id="314" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="k_load_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="1"/>
<pin id="317" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln137_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln139_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="15" slack="0"/>
<pin id="326" dir="0" index="1" bw="15" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln137_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="7" slack="0"/>
<pin id="333" dir="0" index="2" bw="7" slack="0"/>
<pin id="334" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln137/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln137_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="10" slack="0"/>
<pin id="341" dir="0" index="2" bw="10" slack="0"/>
<pin id="342" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln137_1/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln137_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="0"/>
<pin id="348" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln137_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="0"/>
<pin id="352" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_1/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="mul_ln137_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln137_1/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln137_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="25" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_2/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln137_4_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="15" slack="0"/>
<pin id="367" dir="0" index="2" bw="15" slack="0"/>
<pin id="368" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln137_4/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln137_5_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="13" slack="0"/>
<pin id="375" dir="0" index="2" bw="13" slack="0"/>
<pin id="376" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln137_5/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="xor_ln137_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln137/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln141_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="and_ln137_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln137/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln139_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="7" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="or_ln139_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln139/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln139_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="0"/>
<pin id="413" dir="0" index="2" bw="8" slack="0"/>
<pin id="414" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="shl_ln143_mid1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="15" slack="0"/>
<pin id="420" dir="0" index="1" bw="7" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln143_mid1/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="select_ln139_3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="15" slack="0"/>
<pin id="429" dir="0" index="2" bw="15" slack="0"/>
<pin id="430" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_3/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="shl_ln143_1_mid1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="13" slack="0"/>
<pin id="436" dir="0" index="1" bw="7" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln143_1_mid1/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln139_4_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="13" slack="0"/>
<pin id="445" dir="0" index="2" bw="13" slack="0"/>
<pin id="446" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_4/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln139_4_cast_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="13" slack="0"/>
<pin id="452" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln139_4_cast/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="shl_ln143_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="9" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln143_2/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln143_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="0"/>
<pin id="464" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_1/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln143_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="25" slack="0"/>
<pin id="468" dir="0" index="1" bw="64" slack="1"/>
<pin id="469" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln143_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="15" slack="0"/>
<pin id="473" dir="0" index="1" bw="9" slack="0"/>
<pin id="474" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143_1/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln143_3_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="15" slack="0"/>
<pin id="479" dir="0" index="1" bw="13" slack="0"/>
<pin id="480" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143_3/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln143_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="15" slack="0"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_2/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln143_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="15" slack="0"/>
<pin id="489" dir="0" index="1" bw="64" slack="0"/>
<pin id="490" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143_2/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="trunc_ln7_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="63" slack="0"/>
<pin id="495" dir="0" index="1" bw="64" slack="0"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="0" index="3" bw="7" slack="0"/>
<pin id="498" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sext_ln143_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="63" slack="0"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln143/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="fm_addr_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="0"/>
<pin id="509" dir="0" index="1" bw="64" slack="0"/>
<pin id="510" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_addr/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln137_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="23" slack="1"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_1/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="select_ln139_5_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="0" index="1" bw="7" slack="1"/>
<pin id="521" dir="0" index="2" bw="7" slack="1"/>
<pin id="522" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_5/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln141_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="1"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln139_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="15" slack="1"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139_1/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="select_ln139_6_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="0" index="1" bw="15" slack="0"/>
<pin id="536" dir="0" index="2" bw="15" slack="0"/>
<pin id="537" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_6/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln141_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="23" slack="0"/>
<pin id="542" dir="0" index="1" bw="23" slack="2"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="store_ln141_store_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="1"/>
<pin id="547" dir="0" index="1" bw="10" slack="2"/>
<pin id="548" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="store_ln141_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="15" slack="0"/>
<pin id="551" dir="0" index="1" bw="15" slack="2"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln141_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="0"/>
<pin id="556" dir="0" index="1" bw="7" slack="2"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln141_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="2"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="shl_ln141_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="12" slack="0"/>
<pin id="566" dir="0" index="1" bw="7" slack="2"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln141_1/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="select_ln137_3_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="2"/>
<pin id="573" dir="0" index="1" bw="12" slack="0"/>
<pin id="574" dir="0" index="2" bw="12" slack="0"/>
<pin id="575" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln137_3/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="shl_ln141_1_mid1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="12" slack="0"/>
<pin id="580" dir="0" index="1" bw="7" slack="2"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln141_1_mid1/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="select_ln139_2_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="2"/>
<pin id="587" dir="0" index="1" bw="12" slack="0"/>
<pin id="588" dir="0" index="2" bw="12" slack="0"/>
<pin id="589" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_2/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln143_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="12" slack="0"/>
<pin id="594" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="shl_ln_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="14" slack="0"/>
<pin id="598" dir="0" index="1" bw="7" slack="3"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="select_ln137_2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="3"/>
<pin id="605" dir="0" index="1" bw="14" slack="0"/>
<pin id="606" dir="0" index="2" bw="14" slack="0"/>
<pin id="607" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln137_2/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="shl_ln141_mid1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="14" slack="0"/>
<pin id="612" dir="0" index="1" bw="7" slack="3"/>
<pin id="613" dir="0" index="2" bw="1" slack="0"/>
<pin id="614" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln141_mid1/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="select_ln139_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="3"/>
<pin id="619" dir="0" index="1" bw="14" slack="0"/>
<pin id="620" dir="0" index="2" bw="14" slack="0"/>
<pin id="621" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_1/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln141_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="14" slack="0"/>
<pin id="626" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="j_cast11_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="3"/>
<pin id="630" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast11/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln143_3_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="23" slack="0"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_3/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln143_7_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="0" index="1" bw="63" slack="4"/>
<pin id="637" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143_7/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln143_8_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="0"/>
<pin id="641" dir="0" index="1" bw="14" slack="0"/>
<pin id="642" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143_8/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln143_4_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="0"/>
<pin id="647" dir="0" index="1" bw="23" slack="0"/>
<pin id="648" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143_4/5 "/>
</bind>
</comp>

<comp id="651" class="1004" name="fm_addr_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="64" slack="0"/>
<pin id="653" dir="0" index="1" bw="64" slack="0"/>
<pin id="654" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_addr_1/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="add_ln143_5_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="16" slack="1"/>
<pin id="659" dir="0" index="1" bw="16" slack="4"/>
<pin id="660" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143_5/15 "/>
</bind>
</comp>

<comp id="661" class="1004" name="icmp_ln144_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="0"/>
<pin id="663" dir="0" index="1" bw="16" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/15 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="16" slack="0"/>
<pin id="670" dir="0" index="2" bw="5" slack="0"/>
<pin id="671" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="675" class="1004" name="sub_ln144_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="16" slack="0"/>
<pin id="678" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln144/15 "/>
</bind>
</comp>

<comp id="681" class="1004" name="select_ln144_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="16" slack="0"/>
<pin id="684" dir="0" index="2" bw="16" slack="0"/>
<pin id="685" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144/15 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="16" slack="0"/>
<pin id="691" dir="0" index="1" bw="16" slack="0"/>
<pin id="692" dir="0" index="2" bw="5" slack="0"/>
<pin id="693" dir="0" index="3" bw="1" slack="0"/>
<pin id="694" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/15 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_2_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="17" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="0" index="2" bw="16" slack="0"/>
<pin id="703" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/15 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sext_ln144_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="17" slack="0"/>
<pin id="709" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln144/15 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_3_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="0" index="1" bw="17" slack="0"/>
<pin id="714" dir="0" index="2" bw="1" slack="0"/>
<pin id="715" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_3/15 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sub_ln144_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="6" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="0"/>
<pin id="722" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln144_1/15 "/>
</bind>
</comp>

<comp id="725" class="1004" name="trunc_ln144_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/15 "/>
</bind>
</comp>

<comp id="729" class="1004" name="add_ln144_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="0" index="1" bw="7" slack="0"/>
<pin id="732" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/15 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_4_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="31" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="0"/>
<pin id="738" dir="0" index="2" bw="1" slack="0"/>
<pin id="739" dir="0" index="3" bw="6" slack="0"/>
<pin id="740" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/15 "/>
</bind>
</comp>

<comp id="745" class="1004" name="icmp_ln144_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="31" slack="0"/>
<pin id="747" dir="0" index="1" bw="31" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_1/15 "/>
</bind>
</comp>

<comp id="751" class="1004" name="trunc_ln144_1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="0"/>
<pin id="753" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144_1/15 "/>
</bind>
</comp>

<comp id="755" class="1004" name="sub_ln144_4_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="4" slack="0"/>
<pin id="757" dir="0" index="1" bw="4" slack="0"/>
<pin id="758" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln144_4/15 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln144_5_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="0"/>
<pin id="763" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_5/15 "/>
</bind>
</comp>

<comp id="765" class="1004" name="lshr_ln144_2_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="4" slack="0"/>
<pin id="768" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln144_2/15 "/>
</bind>
</comp>

<comp id="771" class="1004" name="and_ln144_3_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="16" slack="0"/>
<pin id="773" dir="0" index="1" bw="16" slack="0"/>
<pin id="774" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln144_3/15 "/>
</bind>
</comp>

<comp id="777" class="1004" name="icmp_ln144_2_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="0"/>
<pin id="779" dir="0" index="1" bw="16" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_2/15 "/>
</bind>
</comp>

<comp id="783" class="1004" name="and_ln144_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln144/15 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_7_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="0" index="2" bw="6" slack="0"/>
<pin id="793" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/15 "/>
</bind>
</comp>

<comp id="797" class="1004" name="xor_ln144_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln144/15 "/>
</bind>
</comp>

<comp id="803" class="1004" name="add_ln144_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="16" slack="0"/>
<pin id="805" dir="0" index="1" bw="7" slack="0"/>
<pin id="806" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144_1/15 "/>
</bind>
</comp>

<comp id="809" class="1004" name="bit_select30_i_i_i_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="16" slack="0"/>
<pin id="812" dir="0" index="2" bw="16" slack="0"/>
<pin id="813" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select30_i_i_i/15 "/>
</bind>
</comp>

<comp id="817" class="1004" name="and_ln144_1_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln144_1/15 "/>
</bind>
</comp>

<comp id="823" class="1004" name="or_ln144_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln144/15 "/>
</bind>
</comp>

<comp id="829" class="1004" name="or_ln_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="2" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="0" index="2" bw="1" slack="0"/>
<pin id="833" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/15 "/>
</bind>
</comp>

<comp id="837" class="1004" name="zext_ln144_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="0"/>
<pin id="839" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/15 "/>
</bind>
</comp>

<comp id="841" class="1004" name="icmp_ln144_3_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="0"/>
<pin id="843" dir="0" index="1" bw="32" slack="0"/>
<pin id="844" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_3/15 "/>
</bind>
</comp>

<comp id="847" class="1004" name="add_ln144_2_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="0"/>
<pin id="849" dir="0" index="1" bw="7" slack="0"/>
<pin id="850" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144_2/15 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln144_1_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="0"/>
<pin id="855" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_1/15 "/>
</bind>
</comp>

<comp id="857" class="1004" name="lshr_ln144_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="16" slack="0"/>
<pin id="859" dir="0" index="1" bw="32" slack="0"/>
<pin id="860" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln144/15 "/>
</bind>
</comp>

<comp id="863" class="1004" name="sub_ln144_2_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="7" slack="0"/>
<pin id="865" dir="0" index="1" bw="32" slack="0"/>
<pin id="866" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln144_2/15 "/>
</bind>
</comp>

<comp id="869" class="1004" name="trunc_ln144_2_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="0"/>
<pin id="871" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144_2/15 "/>
</bind>
</comp>

<comp id="873" class="1004" name="zext_ln144_2_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_2/16 "/>
</bind>
</comp>

<comp id="876" class="1004" name="shl_ln144_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="16" slack="1"/>
<pin id="878" dir="0" index="1" bw="32" slack="0"/>
<pin id="879" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln144/16 "/>
</bind>
</comp>

<comp id="881" class="1004" name="select_ln144_1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="1"/>
<pin id="883" dir="0" index="1" bw="64" slack="1"/>
<pin id="884" dir="0" index="2" bw="64" slack="0"/>
<pin id="885" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144_1/16 "/>
</bind>
</comp>

<comp id="887" class="1004" name="zext_ln144_3_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="2" slack="1"/>
<pin id="889" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_3/16 "/>
</bind>
</comp>

<comp id="890" class="1004" name="add_ln144_3_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="64" slack="0"/>
<pin id="892" dir="0" index="1" bw="2" slack="0"/>
<pin id="893" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144_3/16 "/>
</bind>
</comp>

<comp id="896" class="1004" name="lshr_ln144_1_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="63" slack="0"/>
<pin id="898" dir="0" index="1" bw="64" slack="0"/>
<pin id="899" dir="0" index="2" bw="1" slack="0"/>
<pin id="900" dir="0" index="3" bw="7" slack="0"/>
<pin id="901" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln144_1/16 "/>
</bind>
</comp>

<comp id="906" class="1004" name="zext_ln144_4_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="63" slack="0"/>
<pin id="908" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_4/16 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp_8_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="64" slack="0"/>
<pin id="913" dir="0" index="2" bw="7" slack="0"/>
<pin id="914" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/16 "/>
</bind>
</comp>

<comp id="918" class="1004" name="select_ln144_2_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="11" slack="0"/>
<pin id="921" dir="0" index="2" bw="11" slack="0"/>
<pin id="922" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144_2/16 "/>
</bind>
</comp>

<comp id="926" class="1004" name="sub_ln144_3_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="3" slack="0"/>
<pin id="928" dir="0" index="1" bw="11" slack="1"/>
<pin id="929" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln144_3/16 "/>
</bind>
</comp>

<comp id="931" class="1004" name="add_ln144_4_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="11" slack="0"/>
<pin id="933" dir="0" index="1" bw="11" slack="0"/>
<pin id="934" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144_4/16 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_6_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="12" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="1"/>
<pin id="940" dir="0" index="2" bw="11" slack="0"/>
<pin id="941" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/16 "/>
</bind>
</comp>

<comp id="944" class="1004" name="LD_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="64" slack="0"/>
<pin id="946" dir="0" index="1" bw="63" slack="0"/>
<pin id="947" dir="0" index="2" bw="12" slack="0"/>
<pin id="948" dir="0" index="3" bw="7" slack="0"/>
<pin id="949" dir="0" index="4" bw="7" slack="0"/>
<pin id="950" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="LD/16 "/>
</bind>
</comp>

<comp id="956" class="1004" name="bitcast_ln756_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="64" slack="0"/>
<pin id="958" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln756/16 "/>
</bind>
</comp>

<comp id="961" class="1004" name="trunc_ln144_3_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="52" slack="0"/>
<pin id="963" dir="0" index="1" bw="64" slack="0"/>
<pin id="964" dir="0" index="2" bw="1" slack="0"/>
<pin id="965" dir="0" index="3" bw="7" slack="0"/>
<pin id="966" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln144_3/16 "/>
</bind>
</comp>

<comp id="971" class="1004" name="icmp_ln144_4_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="11" slack="0"/>
<pin id="973" dir="0" index="1" bw="11" slack="0"/>
<pin id="974" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_4/16 "/>
</bind>
</comp>

<comp id="977" class="1004" name="icmp_ln144_5_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="52" slack="0"/>
<pin id="979" dir="0" index="1" bw="52" slack="0"/>
<pin id="980" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_5/16 "/>
</bind>
</comp>

<comp id="983" class="1004" name="or_ln144_1_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="1"/>
<pin id="985" dir="0" index="1" bw="1" slack="1"/>
<pin id="986" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln144_1/17 "/>
</bind>
</comp>

<comp id="987" class="1004" name="and_ln144_2_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="0"/>
<pin id="989" dir="0" index="1" bw="1" slack="0"/>
<pin id="990" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln144_2/17 "/>
</bind>
</comp>

<comp id="993" class="1007" name="grp_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="10" slack="0"/>
<pin id="995" dir="0" index="1" bw="14" slack="0"/>
<pin id="996" dir="0" index="2" bw="12" slack="0"/>
<pin id="997" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln137/2 add_ln143_6/4 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="j_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="0"/>
<pin id="1004" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1009" class="1005" name="i_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="7" slack="0"/>
<pin id="1011" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1016" class="1005" name="indvar_flatten338_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="15" slack="0"/>
<pin id="1018" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten338 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="k_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="10" slack="0"/>
<pin id="1025" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1030" class="1005" name="indvar_flatten371_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="23" slack="0"/>
<pin id="1032" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten371 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="output_feature_map_read_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="64" slack="1"/>
<pin id="1039" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_feature_map_read "/>
</bind>
</comp>

<comp id="1042" class="1005" name="sext_ln137_cast_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="64" slack="4"/>
<pin id="1044" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln137_cast "/>
</bind>
</comp>

<comp id="1047" class="1005" name="i_1_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="7" slack="2"/>
<pin id="1049" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="indvar_flatten338_load_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="15" slack="1"/>
<pin id="1055" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten338_load "/>
</bind>
</comp>

<comp id="1058" class="1005" name="indvar_flatten371_load_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="23" slack="1"/>
<pin id="1060" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten371_load "/>
</bind>
</comp>

<comp id="1063" class="1005" name="icmp_ln137_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="1"/>
<pin id="1065" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln137 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="icmp_ln139_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="1"/>
<pin id="1069" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln139 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="select_ln137_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="7" slack="1"/>
<pin id="1076" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln137 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="select_ln137_1_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="10" slack="1"/>
<pin id="1081" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln137_1 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="zext_ln137_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="23" slack="1"/>
<pin id="1086" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln137 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="and_ln137_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="1"/>
<pin id="1091" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln137 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="add_ln139_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="7" slack="1"/>
<pin id="1098" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln139 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="select_ln139_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="8" slack="1"/>
<pin id="1105" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln139 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="fm_addr_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="16" slack="1"/>
<pin id="1111" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr "/>
</bind>
</comp>

<comp id="1117" class="1005" name="zext_ln143_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="23" slack="1"/>
<pin id="1119" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln143 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="fm_addr_1_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="16" slack="1"/>
<pin id="1124" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr_1 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="fm_addr_read_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="16" slack="4"/>
<pin id="1130" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="fm_addr_read "/>
</bind>
</comp>

<comp id="1133" class="1005" name="fm_addr_1_read_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="16" slack="1"/>
<pin id="1135" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr_1_read "/>
</bind>
</comp>

<comp id="1138" class="1005" name="add_ln143_5_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="16" slack="3"/>
<pin id="1140" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln143_5 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="icmp_ln144_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="1"/>
<pin id="1145" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="tmp_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="1"/>
<pin id="1149" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1152" class="1005" name="or_ln_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="2" slack="1"/>
<pin id="1154" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1157" class="1005" name="zext_ln144_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="64" slack="1"/>
<pin id="1159" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln144 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="icmp_ln144_3_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="1"/>
<pin id="1164" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln144_3 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="lshr_ln144_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="64" slack="1"/>
<pin id="1169" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln144 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="sub_ln144_2_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="32" slack="1"/>
<pin id="1174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln144_2 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="trunc_ln144_2_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="11" slack="1"/>
<pin id="1179" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln144_2 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="bitcast_ln756_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="64" slack="1"/>
<pin id="1184" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln756 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="icmp_ln144_4_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="1"/>
<pin id="1189" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln144_4 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="icmp_ln144_5_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="1"/>
<pin id="1194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln144_5 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="and_ln144_2_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="1"/>
<pin id="1199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln144_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="6" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="10" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="72" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="6" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="216"><net_src comp="72" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="6" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="92" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="94" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="228"><net_src comp="92" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="154" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="156" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="237"><net_src comp="158" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="244"><net_src comp="154" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="96" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="246"><net_src comp="156" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="251"><net_src comp="152" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="192" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="36" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="281" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="281" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="42" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="287" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="322"><net_src comp="315" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="46" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="284" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="48" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="34" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="281" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="324" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="318" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="315" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="338" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="52" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="324" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="32" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="290" pin="3"/><net_sink comp="364" pin=2"/></net>

<net id="377"><net_src comp="324" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="54" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="298" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="324" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="56" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="312" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="58" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="380" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="330" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="60" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="392" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="324" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="36" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="312" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="423"><net_src comp="38" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="398" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="36" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="431"><net_src comp="392" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="418" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="364" pin="3"/><net_sink comp="426" pin=2"/></net>

<net id="439"><net_src comp="40" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="398" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="42" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="447"><net_src comp="392" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="434" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="372" pin="3"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="62" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="410" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="64" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="360" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="426" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="462" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="450" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="466" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="499"><net_src comp="66" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="487" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="6" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="68" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="506"><net_src comp="493" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="2" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="503" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="70" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="527"><net_src comp="74" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="76" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="76" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="539"><net_src comp="528" pin="2"/><net_sink comp="533" pin=2"/></net>

<net id="544"><net_src comp="513" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="553"><net_src comp="533" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="518" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="523" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="569"><net_src comp="78" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="80" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="576"><net_src comp="82" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="577"><net_src comp="564" pin="3"/><net_sink comp="571" pin=2"/></net>

<net id="583"><net_src comp="78" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="80" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="590"><net_src comp="578" pin="3"/><net_sink comp="585" pin=1"/></net>

<net id="591"><net_src comp="571" pin="3"/><net_sink comp="585" pin=2"/></net>

<net id="595"><net_src comp="585" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="84" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="34" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="90" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="609"><net_src comp="596" pin="3"/><net_sink comp="603" pin=2"/></net>

<net id="615"><net_src comp="84" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="34" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="622"><net_src comp="610" pin="3"/><net_sink comp="617" pin=1"/></net>

<net id="623"><net_src comp="603" pin="3"/><net_sink comp="617" pin=2"/></net>

<net id="627"><net_src comp="617" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="638"><net_src comp="628" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="634" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="624" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="631" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="2" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="645" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="665"><net_src comp="657" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="96" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="672"><net_src comp="98" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="657" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="100" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="679"><net_src comp="96" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="657" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="686"><net_src comp="667" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="675" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="657" pin="2"/><net_sink comp="681" pin=2"/></net>

<net id="695"><net_src comp="102" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="681" pin="3"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="100" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="16" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="704"><net_src comp="104" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="56" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="689" pin="4"/><net_sink comp="699" pin=2"/></net>

<net id="710"><net_src comp="699" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="106" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="707" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="56" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="24" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="711" pin="3"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="719" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="719" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="108" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="741"><net_src comp="110" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="729" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="743"><net_src comp="6" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="744"><net_src comp="112" pin="0"/><net_sink comp="735" pin=3"/></net>

<net id="749"><net_src comp="735" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="114" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="719" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="116" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="751" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="764"><net_src comp="755" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="118" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="761" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="681" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="765" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="771" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="96" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="745" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="777" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="794"><net_src comp="120" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="795"><net_src comp="729" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="796"><net_src comp="112" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="801"><net_src comp="789" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="56" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="725" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="122" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="814"><net_src comp="124" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="681" pin="3"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="803" pin="2"/><net_sink comp="809" pin=2"/></net>

<net id="821"><net_src comp="809" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="797" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="817" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="783" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="834"><net_src comp="126" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="64" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="836"><net_src comp="823" pin="2"/><net_sink comp="829" pin=2"/></net>

<net id="840"><net_src comp="681" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="729" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="16" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="719" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="128" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="856"><net_src comp="847" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="837" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="853" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="130" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="719" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="711" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="880"><net_src comp="873" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="886"><net_src comp="876" pin="2"/><net_sink comp="881" pin=2"/></net>

<net id="894"><net_src comp="881" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="887" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="902"><net_src comp="66" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="890" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="904"><net_src comp="6" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="905"><net_src comp="68" pin="0"/><net_sink comp="896" pin=3"/></net>

<net id="909"><net_src comp="896" pin="4"/><net_sink comp="906" pin=0"/></net>

<net id="915"><net_src comp="132" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="916"><net_src comp="890" pin="2"/><net_sink comp="910" pin=1"/></net>

<net id="917"><net_src comp="130" pin="0"/><net_sink comp="910" pin=2"/></net>

<net id="923"><net_src comp="910" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="134" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="925"><net_src comp="136" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="930"><net_src comp="138" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="935"><net_src comp="926" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="918" pin="3"/><net_sink comp="931" pin=1"/></net>

<net id="942"><net_src comp="140" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="931" pin="2"/><net_sink comp="937" pin=2"/></net>

<net id="951"><net_src comp="142" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="952"><net_src comp="906" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="953"><net_src comp="937" pin="3"/><net_sink comp="944" pin=2"/></net>

<net id="954"><net_src comp="144" pin="0"/><net_sink comp="944" pin=3"/></net>

<net id="955"><net_src comp="68" pin="0"/><net_sink comp="944" pin=4"/></net>

<net id="959"><net_src comp="944" pin="5"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="967"><net_src comp="146" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="890" pin="2"/><net_sink comp="961" pin=1"/></net>

<net id="969"><net_src comp="6" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="970"><net_src comp="144" pin="0"/><net_sink comp="961" pin=3"/></net>

<net id="975"><net_src comp="931" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="148" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="981"><net_src comp="961" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="150" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="991"><net_src comp="983" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="247" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="998"><net_src comp="346" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="999"><net_src comp="50" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1000"><net_src comp="592" pin="1"/><net_sink comp="993" pin=2"/></net>

<net id="1001"><net_src comp="993" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="1005"><net_src comp="172" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1008"><net_src comp="1002" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="1012"><net_src comp="176" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="1015"><net_src comp="1009" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="1019"><net_src comp="180" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1022"><net_src comp="1016" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="1026"><net_src comp="184" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1029"><net_src comp="1023" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1033"><net_src comp="188" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="1035"><net_src comp="1030" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1036"><net_src comp="1030" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="1040"><net_src comp="198" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="1045"><net_src comp="252" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="1050"><net_src comp="281" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1052"><net_src comp="1047" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="1056"><net_src comp="284" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="1061"><net_src comp="287" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1066"><net_src comp="306" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1070"><net_src comp="324" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1073"><net_src comp="1067" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1077"><net_src comp="330" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="1082"><net_src comp="338" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1087"><net_src comp="346" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1092"><net_src comp="392" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1095"><net_src comp="1089" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1099"><net_src comp="398" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1102"><net_src comp="1096" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="1106"><net_src comp="410" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1112"><net_src comp="507" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="1115"><net_src comp="1109" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="1116"><net_src comp="1109" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="1120"><net_src comp="592" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1125"><net_src comp="651" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="1127"><net_src comp="1122" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1131"><net_src comp="218" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="1136"><net_src comp="224" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1141"><net_src comp="657" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1146"><net_src comp="661" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1150"><net_src comp="667" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="1155"><net_src comp="829" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1160"><net_src comp="837" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1165"><net_src comp="841" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1170"><net_src comp="857" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1175"><net_src comp="863" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1180"><net_src comp="869" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1185"><net_src comp="956" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="1190"><net_src comp="971" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="1195"><net_src comp="977" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1200"><net_src comp="987" pin="2"/><net_sink comp="1197" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fm | {13 18 19 20 21 22 23 24 }
 - Input state : 
	Port: layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 : output_feature_map | {1 }
	Port: layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 : fm | {3 4 5 6 7 8 9 10 11 12 13 14 }
	Port: layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 : sext_ln137 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		shl_ln1 : 1
		shl_ln143_1 : 1
		icmp_ln137 : 1
		br_ln137 : 2
		add_ln137 : 1
		icmp_ln139 : 1
		select_ln137 : 2
		select_ln137_1 : 2
		zext_ln137 : 3
		mul_ln137 : 4
		zext_ln137_1 : 3
		mul_ln137_1 : 4
		zext_ln137_2 : 5
		select_ln137_4 : 2
		select_ln137_5 : 2
		xor_ln137 : 2
		icmp_ln141 : 1
		and_ln137 : 2
		add_ln139 : 3
		or_ln139 : 2
		select_ln139 : 2
		shl_ln143_mid1 : 4
		select_ln139_3 : 5
		shl_ln143_1_mid1 : 4
		select_ln139_4 : 5
		select_ln139_4_cast : 6
		shl_ln143_2 : 3
		zext_ln143_1 : 4
		add_ln143 : 6
		add_ln143_1 : 5
		add_ln143_3 : 6
		zext_ln143_2 : 7
		add_ln143_2 : 8
		trunc_ln7 : 9
		sext_ln143 : 10
		fm_addr : 11
	State 3
		select_ln139_6 : 1
		store_ln141 : 1
		store_ln141 : 2
		store_ln141 : 1
		store_ln141 : 1
	State 4
		select_ln137_3 : 1
		select_ln139_2 : 2
		zext_ln143 : 3
		add_ln143_6 : 4
	State 5
		select_ln137_2 : 1
		select_ln139_1 : 2
		zext_ln141 : 3
		zext_ln143_3 : 1
		add_ln143_7 : 1
		add_ln143_8 : 4
		add_ln143_4 : 5
		fm_addr_1 : 6
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		icmp_ln144 : 1
		br_ln144 : 2
		tmp : 1
		sub_ln144 : 1
		select_ln144 : 2
		tmp_1 : 3
		tmp_2 : 4
		sext_ln144 : 5
		tmp_3 : 6
		sub_ln144_1 : 7
		trunc_ln144 : 8
		add_ln144 : 8
		tmp_4 : 9
		icmp_ln144_1 : 10
		trunc_ln144_1 : 8
		sub_ln144_4 : 9
		zext_ln144_5 : 10
		lshr_ln144_2 : 11
		and_ln144_3 : 12
		icmp_ln144_2 : 12
		and_ln144 : 13
		tmp_7 : 9
		xor_ln144 : 10
		add_ln144_1 : 9
		bit_select30_i_i_i : 10
		and_ln144_1 : 10
		or_ln144 : 13
		or_ln : 13
		zext_ln144 : 3
		icmp_ln144_3 : 9
		add_ln144_2 : 8
		zext_ln144_1 : 9
		lshr_ln144 : 10
		sub_ln144_2 : 8
		trunc_ln144_2 : 7
	State 16
		shl_ln144 : 1
		select_ln144_1 : 2
		add_ln144_3 : 3
		lshr_ln144_1 : 4
		zext_ln144_4 : 5
		tmp_8 : 4
		select_ln144_2 : 5
		add_ln144_4 : 6
		tmp_6 : 7
		LD : 8
		bitcast_ln756 : 9
		trunc_ln144_3 : 4
		icmp_ln144_4 : 7
		icmp_ln144_5 : 5
		tmp_5 : 10
	State 17
		and_ln144_2 : 1
		br_ln144 : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |           add_ln137_fu_318          |    0    |    0    |    17   |
|          |           add_ln139_fu_398          |    0    |    0    |    14   |
|          |           add_ln143_fu_466          |    0    |    0    |    64   |
|          |          add_ln143_1_fu_471         |    0    |    0    |    16   |
|          |          add_ln143_3_fu_477         |    0    |    0    |    16   |
|          |          add_ln143_2_fu_487         |    0    |    0    |    64   |
|          |          add_ln137_1_fu_513         |    0    |    0    |    30   |
|          |           add_ln141_fu_523          |    0    |    0    |    15   |
|    add   |          add_ln139_1_fu_528         |    0    |    0    |    22   |
|          |          add_ln143_7_fu_634         |    0    |    0    |    70   |
|          |          add_ln143_8_fu_639         |    0    |    0    |    64   |
|          |          add_ln143_4_fu_645         |    0    |    0    |    64   |
|          |          add_ln143_5_fu_657         |    0    |    0    |    23   |
|          |           add_ln144_fu_729          |    0    |    0    |    39   |
|          |          add_ln144_1_fu_803         |    0    |    0    |    23   |
|          |          add_ln144_2_fu_847         |    0    |    0    |    39   |
|          |          add_ln144_3_fu_890         |    0    |    0    |    71   |
|          |          add_ln144_4_fu_931         |    0    |    0    |    17   |
|----------|-------------------------------------|---------|---------|---------|
|          |          icmp_ln137_fu_306          |    0    |    0    |    30   |
|          |          icmp_ln139_fu_324          |    0    |    0    |    22   |
|          |          icmp_ln141_fu_386          |    0    |    0    |    15   |
|          |          icmp_ln144_fu_661          |    0    |    0    |    23   |
|   icmp   |         icmp_ln144_1_fu_745         |    0    |    0    |    38   |
|          |         icmp_ln144_2_fu_777         |    0    |    0    |    23   |
|          |         icmp_ln144_3_fu_841         |    0    |    0    |    39   |
|          |         icmp_ln144_4_fu_971         |    0    |    0    |    18   |
|          |         icmp_ln144_5_fu_977         |    0    |    0    |    59   |
|----------|-------------------------------------|---------|---------|---------|
|          |         select_ln137_fu_330         |    0    |    0    |    7    |
|          |        select_ln137_1_fu_338        |    0    |    0    |    10   |
|          |        select_ln137_4_fu_364        |    0    |    0    |    15   |
|          |        select_ln137_5_fu_372        |    0    |    0    |    12   |
|          |         select_ln139_fu_410         |    0    |    0    |    8    |
|          |        select_ln139_3_fu_426        |    0    |    0    |    15   |
|          |        select_ln139_4_fu_442        |    0    |    0    |    12   |
|  select  |        select_ln139_5_fu_518        |    0    |    0    |    7    |
|          |        select_ln139_6_fu_533        |    0    |    0    |    15   |
|          |        select_ln137_3_fu_571        |    0    |    0    |    11   |
|          |        select_ln139_2_fu_585        |    0    |    0    |    11   |
|          |        select_ln137_2_fu_603        |    0    |    0    |    14   |
|          |        select_ln139_1_fu_617        |    0    |    0    |    14   |
|          |         select_ln144_fu_681         |    0    |    0    |    16   |
|          |        select_ln144_1_fu_881        |    0    |    0    |    64   |
|          |        select_ln144_2_fu_918        |    0    |    0    |    10   |
|----------|-------------------------------------|---------|---------|---------|
|          |           sub_ln144_fu_675          |    0    |    0    |    23   |
|          |          sub_ln144_1_fu_719         |    0    |    0    |    39   |
|    sub   |          sub_ln144_4_fu_755         |    0    |    0    |    12   |
|          |          sub_ln144_2_fu_863         |    0    |    0    |    39   |
|          |          sub_ln144_3_fu_926         |    0    |    0    |    17   |
|----------|-------------------------------------|---------|---------|---------|
|   lshr   |         lshr_ln144_2_fu_765         |    0    |    0    |    9    |
|          |          lshr_ln144_fu_857          |    0    |    0    |    96   |
|----------|-------------------------------------|---------|---------|---------|
|    shl   |           shl_ln144_fu_876          |    0    |    0    |    96   |
|----------|-------------------------------------|---------|---------|---------|
|          |           and_ln137_fu_392          |    0    |    0    |    2    |
|          |          and_ln144_3_fu_771         |    0    |    0    |    16   |
|    and   |           and_ln144_fu_783          |    0    |    0    |    2    |
|          |          and_ln144_1_fu_817         |    0    |    0    |    2    |
|          |          and_ln144_2_fu_987         |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|    mul   |          mul_ln137_1_fu_354         |    1    |    0    |    5    |
|----------|-------------------------------------|---------|---------|---------|
|          |           or_ln139_fu_404           |    0    |    0    |    2    |
|    or    |           or_ln144_fu_823           |    0    |    0    |    2    |
|          |          or_ln144_1_fu_983          |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|    xor   |           xor_ln137_fu_380          |    0    |    0    |    2    |
|          |           xor_ln144_fu_797          |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|  muladd  |              grp_fu_993             |    1    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |     sext_ln137_read_read_fu_192     |    0    |    0    |    0    |
|   read   | output_feature_map_read_read_fu_198 |    0    |    0    |    0    |
|          |       fm_addr_read_read_fu_218      |    0    |    0    |    0    |
|          |      fm_addr_1_read_read_fu_224     |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
| writeresp|         grp_writeresp_fu_204        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|  readreq |          grp_readreq_fu_211         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   write  |       write_ln143_write_fu_229      |    0    |    0    |    0    |
|          |       write_ln145_write_fu_238      |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   dcmp   |              grp_fu_247             |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |        sext_ln137_cast_fu_252       |    0    |    0    |    0    |
|   sext   |          sext_ln143_fu_503          |    0    |    0    |    0    |
|          |          sext_ln144_fu_707          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |            shl_ln1_fu_290           |    0    |    0    |    0    |
|          |          shl_ln143_1_fu_298         |    0    |    0    |    0    |
|          |        shl_ln143_mid1_fu_418        |    0    |    0    |    0    |
|          |       shl_ln143_1_mid1_fu_434       |    0    |    0    |    0    |
|          |          shl_ln143_2_fu_454         |    0    |    0    |    0    |
|bitconcatenate|          shl_ln141_1_fu_564         |    0    |    0    |    0    |
|          |       shl_ln141_1_mid1_fu_578       |    0    |    0    |    0    |
|          |            shl_ln_fu_596            |    0    |    0    |    0    |
|          |        shl_ln141_mid1_fu_610        |    0    |    0    |    0    |
|          |             tmp_2_fu_699            |    0    |    0    |    0    |
|          |             or_ln_fu_829            |    0    |    0    |    0    |
|          |             tmp_6_fu_937            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |          zext_ln137_fu_346          |    0    |    0    |    0    |
|          |         zext_ln137_1_fu_350         |    0    |    0    |    0    |
|          |         zext_ln137_2_fu_360         |    0    |    0    |    0    |
|          |      select_ln139_4_cast_fu_450     |    0    |    0    |    0    |
|          |         zext_ln143_1_fu_462         |    0    |    0    |    0    |
|          |         zext_ln143_2_fu_483         |    0    |    0    |    0    |
|          |          zext_ln143_fu_592          |    0    |    0    |    0    |
|   zext   |          zext_ln141_fu_624          |    0    |    0    |    0    |
|          |           j_cast11_fu_628           |    0    |    0    |    0    |
|          |         zext_ln143_3_fu_631         |    0    |    0    |    0    |
|          |         zext_ln144_5_fu_761         |    0    |    0    |    0    |
|          |          zext_ln144_fu_837          |    0    |    0    |    0    |
|          |         zext_ln144_1_fu_853         |    0    |    0    |    0    |
|          |         zext_ln144_2_fu_873         |    0    |    0    |    0    |
|          |         zext_ln144_3_fu_887         |    0    |    0    |    0    |
|          |         zext_ln144_4_fu_906         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |           trunc_ln7_fu_493          |    0    |    0    |    0    |
|          |             tmp_1_fu_689            |    0    |    0    |    0    |
|partselect|             tmp_4_fu_735            |    0    |    0    |    0    |
|          |         lshr_ln144_1_fu_896         |    0    |    0    |    0    |
|          |         trunc_ln144_3_fu_961        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |              tmp_fu_667             |    0    |    0    |    0    |
| bitselect|             tmp_7_fu_789            |    0    |    0    |    0    |
|          |      bit_select30_i_i_i_fu_809      |    0    |    0    |    0    |
|          |             tmp_8_fu_910            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   cttz   |             tmp_3_fu_711            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |          trunc_ln144_fu_725         |    0    |    0    |    0    |
|   trunc  |         trunc_ln144_1_fu_751        |    0    |    0    |    0    |
|          |         trunc_ln144_2_fu_869        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|  partset |              LD_fu_944              |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    2    |    0    |   1546  |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|       add_ln139_reg_1096       |    7   |
|      add_ln143_5_reg_1138      |   16   |
|       and_ln137_reg_1089       |    1   |
|      and_ln144_2_reg_1197      |    1   |
|     bitcast_ln756_reg_1182     |   64   |
|     fm_addr_1_read_reg_1133    |   16   |
|       fm_addr_1_reg_1122       |   16   |
|      fm_addr_read_reg_1128     |   16   |
|        fm_addr_reg_1109        |   16   |
|          i_1_reg_1047          |    7   |
|           i_reg_1009           |    7   |
|       icmp_ln137_reg_1063      |    1   |
|       icmp_ln139_reg_1067      |    1   |
|      icmp_ln144_3_reg_1162     |    1   |
|      icmp_ln144_4_reg_1187     |    1   |
|      icmp_ln144_5_reg_1192     |    1   |
|       icmp_ln144_reg_1143      |    1   |
| indvar_flatten338_load_reg_1053|   15   |
|   indvar_flatten338_reg_1016   |   15   |
| indvar_flatten371_load_reg_1058|   23   |
|   indvar_flatten371_reg_1030   |   23   |
|           j_reg_1002           |    8   |
|           k_reg_1023           |   10   |
|       lshr_ln144_reg_1167      |   64   |
|         or_ln_reg_1152         |    2   |
|output_feature_map_read_reg_1037|   64   |
|     select_ln137_1_reg_1079    |   10   |
|      select_ln137_reg_1074     |    7   |
|      select_ln139_reg_1103     |    8   |
|    sext_ln137_cast_reg_1042    |   64   |
|      sub_ln144_2_reg_1172      |   32   |
|          tmp_reg_1147          |    1   |
|     trunc_ln144_2_reg_1177     |   11   |
|       zext_ln137_reg_1084      |   23   |
|       zext_ln143_reg_1117      |   23   |
|       zext_ln144_reg_1157      |   64   |
+--------------------------------+--------+
|              Total             |   640  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_204 |  p0  |   3  |   1  |    3   |
|      grp_fu_247      |  p0  |   2  |  64  |   128  ||    9    |
|      grp_fu_993      |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_993      |  p1  |   2  |  14  |   28   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   179  ||  1.757  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |  1546  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   640  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   640  |  1573  |
+-----------+--------+--------+--------+--------+
