*.pyc
*.log
*.out
*.wcfg
/sejits4fpgas/.idea/*
/sejits4fpgas/src/docs/*
/sejits4fpgas/vhdl_sejits.sublime-project
/sejits4fpgas/vhdl_sejits.sublime-workspace
/sejits4fpgas/src/vhdl_ctree/*
/sejits4fpgas/src/vivado/MINIMAL_DMA_1.0/*
/sejits4fpgas/src/vivado/MINIMAL_DMA_CONTROL_1.0/*
/sejits4fpgas/src/vivado/template_project/template_project.cache/*
/sejits4fpgas/src/vivado/template_project/template_project.hw/*
/sejits4fpgas/src/vivado/template_project/template_project.runs/*
/sejits4fpgas/src/vivado/template_project/template_project.sdk/*
/sejits4fpgas/src/vivado/template_project/template_project.sim/*
/sejits4fpgas/src/vivado/template_project/template_project.tmp/*
/sejits4fpgas/src/vivado/template_project/template_project.srcs/constrs_1/*
/sejits4fpgas/src/vivado/template_project/template_project.srcs/sources_1/bd/*
/sejits4fpgas/src/vivado/template_project/template_project.srcs/sources_1/dsp/*
/sejits4fpgas/src/vivado/template_project/template_project.srcs/sources_1/ip/*
/sejits4fpgas/src/vivado/template_project/template_project.srcs/sources_1/ipshared/*
/sejits4fpgas/src/vivado/template_project/template_project.xpr*
/sejits4fpgas/src/vivado/template_project/minimal_dma_control.xml
/sejits4fpgas/src/vivado/template_project/minimal_dma_control_rtl.xml
/sejits4fpgas/src/vivado/template_project/my_data_stream.xml
/sejits4fpgas/src/vivado/template_project/my_data_stream_rtl.xml
/sejits4fpgas/src/vivado/template_project/template_project.sav
/sejits4fpgas/src/vivado/template_project/template_project.xpr
/sejits4fpgas/src/vivado/template_project/template_project_backup.xpr
/sejits4fpgas/src/vivado/template_project/accel_test_behav.wcfg
/sejits4fpgas/src/vivado/template_project/template_project.srcs/sim_1/*
/sejits4fpgas/images/*
/sejits4fpgas/compiled/*
tests/test_data/*
misc/*
tools/*
.cache/*
.idea/*
docs/*
*.xml
*.xpr
*.sav
sejits4fpgas/hw/vivado/MINIMAL_DMA_1.0/*
sejits4fpgas/hw/vivado/MINIMAL_DMA_CONTROL_1.0/*
sejits4fpgas/hw/vivado/template_project/template_project.cache/*
sejits4fpgas/hw/vivado/template_project/template_project.hw/*
sejits4fpgas/hw/vivado/template_project/template_project.runs/*
sejits4fpgas/hw/vivado/template_project/template_project.sdk/*
sejits4fpgas/hw/vivado/template_project/template_project.sim/*
sejits4fpgas/hw/vivado/template_project/template_project.srcs/*
sejits4fpgas/hw/vivado/template_project/template_project.tmp/*
sejits4fpgas/hw/vivado/template_project/template_project.xpr.BACKUP*
sejits4fpgas/parsetab.py
