#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000239edfdba70 .scope module, "counter_tb" "counter_tb" 2 13;
 .timescale -9 -9;
v00000239edfe4120_0 .net "cf", 0 0, L_00000239edff1400;  1 drivers
v00000239edfe4a80_0 .net "cf_ref", 0 0, L_00000239edfe4d00;  1 drivers
v00000239edfe4800_0 .var "clk", 0 0;
v00000239edfe4c60_0 .var "mode", 0 0;
v00000239edfe4bc0_0 .var "reset", 0 0;
v00000239edfe3fe0_0 .var "tr", 0 0;
S_00000239edfdc050 .scope module, "counter_inst" "counter" 2 32, 3 1 0, S_00000239edfdba70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "tr";
    .port_info 3 /OUTPUT 1 "cf";
    .port_info 4 /INPUT 1 "mode";
P_00000239edfd82b0 .param/l "t_value" 0 3 8, +C4<00000000000000000000000000000001>;
L_00000239edff1400 .functor BUFZ 1, v00000239edfe3fe0_0, C4<0>, C4<0>, C4<0>;
v00000239edfb33a0_0 .net "cf", 0 0, L_00000239edff1400;  alias, 1 drivers
v00000239edfdb7e0_0 .net "clk", 0 0, v00000239edfe4800_0;  1 drivers
v00000239edfdbc00_0 .net "mode", 0 0, v00000239edfe4c60_0;  1 drivers
v00000239edfdbca0_0 .net "reset", 0 0, v00000239edfe4bc0_0;  1 drivers
v00000239edfdc1e0_0 .net "tr", 0 0, v00000239edfe3fe0_0;  1 drivers
S_00000239edfecb30 .scope module, "counter_ref_inst" "counter_ref" 2 23, 4 1 0, S_00000239edfdba70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "tr";
    .port_info 3 /OUTPUT 1 "cf";
    .port_info 4 /INPUT 1 "mode";
P_00000239edfdc280 .param/l "COUNTING" 0 4 11, +C4<00000000000000000000000000000000>;
P_00000239edfdc2b8 .param/l "IDLE" 0 4 12, +C4<00000000000000000000000000000001>;
P_00000239edfdc2f0 .param/l "t_value" 0 4 8, +C4<00000000000000000000000000000101>;
L_00000239ee043408 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000239edfeccc0_0 .net/2u *"_ivl_0", 1 0, L_00000239ee043408;  1 drivers
v00000239edfecd60_0 .net *"_ivl_2", 1 0, L_00000239edfe4580;  1 drivers
L_00000239ee043450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000239edfece00_0 .net *"_ivl_5", 0 0, L_00000239ee043450;  1 drivers
v00000239edfecea0_0 .net *"_ivl_6", 1 0, L_00000239edfe4260;  1 drivers
v00000239edfe5840_0 .net "cf", 0 0, L_00000239edfe4d00;  alias, 1 drivers
v00000239edfe58e0_0 .net "clk", 0 0, v00000239edfe4800_0;  alias, 1 drivers
v00000239edfe4e40_0 .var "delay", 15 0;
v00000239edfe4940_0 .var "delay_next", 15 0;
v00000239edfe3f40_0 .net "mode", 0 0, v00000239edfe4c60_0;  alias, 1 drivers
v00000239edfe4080_0 .var "nr_clks", 31 0;
v00000239edfe48a0_0 .var "nr_clks_next", 31 0;
v00000239edfe4620_0 .var "out", 0 0;
v00000239edfe44e0_0 .net "reset", 0 0, v00000239edfe4bc0_0;  alias, 1 drivers
v00000239edfe4760_0 .var "state", 0 0;
v00000239edfe46c0_0 .var "state_next", 0 0;
v00000239edfe4da0_0 .net "tr", 0 0, v00000239edfe3fe0_0;  alias, 1 drivers
E_00000239edfd8a70/0 .event anyedge, v00000239edfe4e40_0, v00000239edfe4080_0, v00000239edfe4760_0, v00000239edfdc1e0_0;
E_00000239edfd8a70/1 .event anyedge, v00000239edfdbc00_0, v00000239edfe4940_0;
E_00000239edfd8a70 .event/or E_00000239edfd8a70/0, E_00000239edfd8a70/1;
E_00000239edfd8970 .event posedge, v00000239edfdb7e0_0;
L_00000239edfe4580 .concat [ 1 1 0 0], v00000239edfe4620_0, L_00000239ee043450;
L_00000239edfe4260 .functor MUXZ 2, L_00000239edfe4580, L_00000239ee043408, v00000239edfe4bc0_0, C4<>;
L_00000239edfe4d00 .part L_00000239edfe4260, 0, 1;
    .scope S_00000239edfecb30;
T_0 ;
    %wait E_00000239edfd8970;
    %load/vec4 v00000239edfe44e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000239edfe4620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000239edfe4760_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000239edfe4e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000239edfe4080_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000239edfe4760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000239edfe4620_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000239edfe4620_0, 0;
T_0.3 ;
    %load/vec4 v00000239edfe46c0_0;
    %assign/vec4 v00000239edfe4760_0, 0;
    %load/vec4 v00000239edfe4940_0;
    %assign/vec4 v00000239edfe4e40_0, 0;
    %load/vec4 v00000239edfe48a0_0;
    %assign/vec4 v00000239edfe4080_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000239edfecb30;
T_1 ;
    %wait E_00000239edfd8a70;
    %load/vec4 v00000239edfe4e40_0;
    %store/vec4 v00000239edfe4940_0, 0, 16;
    %load/vec4 v00000239edfe4080_0;
    %store/vec4 v00000239edfe48a0_0, 0, 32;
    %load/vec4 v00000239edfe4760_0;
    %store/vec4 v00000239edfe46c0_0, 0, 1;
    %load/vec4 v00000239edfe4760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000239edfe4da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000239edfe3f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %pad/s 16;
    %store/vec4 v00000239edfe4940_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000239edfe48a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239edfe46c0_0, 0, 1;
T_1.2 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000239edfe4080_0;
    %load/vec4 v00000239edfe4940_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000239edfe4940_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000239edfe48a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000239edfe46c0_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000239edfe4080_0;
    %add;
    %store/vec4 v00000239edfe48a0_0, 0, 32;
T_1.7 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000239edfdba70;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239edfe4800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239edfe4bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239edfe3fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239edfe4c60_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000239edfdba70;
T_3 ;
    %delay 10, 0;
    %load/vec4 v00000239edfe4800_0;
    %inv;
    %store/vec4 v00000239edfe4800_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000239edfdba70;
T_4 ;
    %vpi_call 2 44 "$dumpfile", "counter_tb.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000239edfdba70 {0 0 0};
    %vpi_call 2 47 "$display", "Test Bench Started!!!!!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000239edfe4bc0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239edfe4bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000239edfe3fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239edfe4c60_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239edfe3fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239edfe4c60_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000239edfe4bc0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239edfe4bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000239edfe3fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000239edfe4c60_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239edfe3fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239edfe4c60_0, 0, 1;
    %delay 360, 0;
    %vpi_call 2 77 "$display", "Test Bench Finished!!!!!" {0 0 0};
    %delay 100, 0;
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "counter_tb.v";
    "./counter.v";
    "./counter_ref.v";
