FALSE,VAR_0
TRUE,VAR_1
_CPU_ISR_Disable,FUNC_0
_CPU_ISR_Restore,FUNC_1
__lwp_thr_libc_reent,VAR_2
_context_switch_want,VAR_3
_cpu_context_switch,FUNC_2
_cpu_context_switch_ex,FUNC_3
_thr_executing,VAR_4
_thr_heir,VAR_5
_thread_dispatch_disable_level,VAR_6
__thread_dispatch,FUNC_4
level,VAR_7
exec,VAR_8
heir,VAR_9
