read_verilog ../top.v
synth -top top
proc
flatten
opt
expose -shared

