

================================================================
== Vitis HLS Report for 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2'
================================================================
* Date:           Fri May 24 13:42:55 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_2  |        ?|        ?|        18|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    577|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    141|    -|
|Register         |        -|    -|     421|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     421|    750|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln29_fu_199_p2                  |         +|   0|  0|   38|          31|           1|
    |add_ln34_1_fu_282_p2                |         +|   0|  0|   71|          64|          64|
    |add_ln34_fu_258_p2                  |         +|   0|  0|   39|          32|           2|
    |add_ln36_fu_243_p2                  |         +|   0|  0|   71|          64|          64|
    |add_ln39_fu_300_p2                  |         +|   0|  0|   39|          32|           1|
    |ap_condition_541                    |       and|   0|  0|    2|           1|           1|
    |ap_condition_545                    |       and|   0|  0|    2|           1|           1|
    |icmp_ln29_fu_193_p2                 |      icmp|   0|  0|   18|          32|          32|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|    2|           1|           1|
    |ap_block_state18_pp0_stage0_iter17  |        or|   0|  0|    2|           1|           1|
    |ap_block_state3_io                  |        or|   0|  0|    2|           1|           1|
    |ap_block_state4_io                  |        or|   0|  0|    2|           1|           1|
    |or_ln34_fu_272_p2                   |        or|   0|  0|   35|          35|           3|
    |a_1_fu_313_p3                       |    select|   0|  0|   32|           1|          32|
    |high_1_fu_211_p3                    |    select|   0|  0|    2|           1|           1|
    |select_ln39_fu_306_p3               |    select|   0|  0|   32|           1|          32|
    |shl_ln34_fu_338_p2                  |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0                       |       xor|   0|  0|    2|           1|           2|
    |xor_ln37_fu_205_p2                  |       xor|   0|  0|    2|           1|           2|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0|  577|         366|         307|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |a_fu_86                        |   9|          2|   32|         64|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_phi_mux_high_phi_fu_164_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load        |   9|          2|   31|         62|
    |gmem0_blk_n_AW                 |   9|          2|    1|          2|
    |gmem0_blk_n_B                  |   9|          2|    1|          2|
    |gmem0_blk_n_W                  |   9|          2|    1|          2|
    |high_reg_161                   |   9|          2|    1|          2|
    |i_fu_90                        |   9|          2|   31|         62|
    |inbuf_blk_n                    |   9|          2|    1|          2|
    |m_axi_gmem0_AWADDR             |  14|          3|   64|        192|
    |m_axi_gmem0_WDATA              |  14|          3|   64|        192|
    |m_axi_gmem0_WSTRB              |  14|          3|    8|         24|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 141|         31|  238|        612|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |a_fu_86                            |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |high_1_reg_393                     |   1|   0|    1|          0|
    |high_reg_161                       |   1|   0|    1|          0|
    |i_fu_90                            |  31|   0|   31|          0|
    |icmp_ln29_reg_389                  |   1|   0|    1|          0|
    |in_val_data_filed_V_reg_399        |  32|   0|   32|          0|
    |shl_ln34_reg_425                   |  64|   0|   64|          0|
    |trunc_ln2_reg_404                  |  61|   0|   61|          0|
    |trunc_ln34_1_reg_409               |  61|   0|   61|          0|
    |zext_ln34_1_cast_reg_384           |   6|   0|   64|         58|
    |zext_ln36_reg_414                  |  32|   0|   64|         32|
    |high_reg_161                       |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 421|  32|  448|         90|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2|  return value|
|inbuf_dout            |   in|   33|     ap_fifo|                                               inbuf|       pointer|
|inbuf_num_data_valid  |   in|    7|     ap_fifo|                                               inbuf|       pointer|
|inbuf_fifo_cap        |   in|    7|     ap_fifo|                                               inbuf|       pointer|
|inbuf_empty_n         |   in|    1|     ap_fifo|                                               inbuf|       pointer|
|inbuf_read            |  out|    1|     ap_fifo|                                               inbuf|       pointer|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   64|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    8|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   64|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                                               gmem0|       pointer|
|tmp                   |   in|   32|     ap_none|                                                 tmp|        scalar|
|even                  |   in|    1|     ap_none|                                                even|        scalar|
|out_memory_assign     |   in|   64|     ap_none|                                   out_memory_assign|        scalar|
|zext_ln34_1           |   in|    6|     ap_none|                                         zext_ln34_1|        scalar|
|shl_ln34_1            |   in|    8|     ap_none|                                          shl_ln34_1|        scalar|
+----------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%a = alloca i32 1"   --->   Operation 21 'alloca' 'a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln34_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %shl_ln34_1"   --->   Operation 23 'read' 'shl_ln34_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln34_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln34_1"   --->   Operation 24 'read' 'zext_ln34_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%out_memory_assign_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_memory_assign"   --->   Operation 25 'read' 'out_memory_assign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%even_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %even"   --->   Operation 26 'read' 'even_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp"   --->   Operation 27 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln34_1_cast = zext i6 %zext_ln34_1_read"   --->   Operation 28 'zext' 'zext_ln34_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_4, i32 0, i32 0, void @empty_3, i32 10, i32 1024, void @empty_2, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 32, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %a"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%high = phi i1 0, void %newFuncRoot, i1 %high_1, void %if.end"   --->   Operation 34 'phi' 'high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [userdma.cpp:29]   --->   Operation 35 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i31 %i_load" [userdma.cpp:29]   --->   Operation 36 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.47ns)   --->   "%icmp_ln29 = icmp_slt  i32 %zext_ln29, i32 %tmp_read" [userdma.cpp:29]   --->   Operation 37 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.52ns)   --->   "%add_ln29 = add i31 %i_load, i31 1" [userdma.cpp:29]   --->   Operation 38 'add' 'add_ln29' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.end.loopexit_ifconv.exitStub, void %for.body.split" [userdma.cpp:29]   --->   Operation 39 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %high, void %if.else, void %if.then" [userdma.cpp:33]   --->   Operation 40 'br' 'br_ln33' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node high_1)   --->   "%xor_ln37 = xor i1 %high, i1 1" [userdma.cpp:37]   --->   Operation 41 'xor' 'xor_ln37' <Predicate = (icmp_ln29 & even_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.99ns) (out node of the LUT)   --->   "%high_1 = select i1 %even_read, i1 %xor_ln37, i1 %high" [userdma.cpp:37]   --->   Operation 42 'select' 'high_1' <Predicate = (icmp_ln29)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln29 = store i31 %add_ln29, i31 %i" [userdma.cpp:29]   --->   Operation 43 'store' 'store_ln29' <Predicate = (icmp_ln29)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.07>
ST_2 : Operation 44 [1/1] (3.56ns)   --->   "%inbuf_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %inbuf" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'read' 'inbuf_read' <Predicate = true> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 64> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%in_val_data_filed_V = trunc i33 %inbuf_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'trunc' 'in_val_data_filed_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%a_load_1 = load i32 %a" [userdma.cpp:34]   --->   Operation 46 'load' 'a_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %a_load_1, i3 0" [userdma.cpp:36]   --->   Operation 47 'bitconcatenate' 'shl_ln2' <Predicate = (!high)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i35 %shl_ln2" [userdma.cpp:36]   --->   Operation 48 'sext' 'sext_ln36' <Predicate = (!high)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.52ns)   --->   "%add_ln36 = add i64 %out_memory_assign_read, i64 %sext_ln36" [userdma.cpp:36]   --->   Operation 49 'add' 'add_ln36' <Predicate = (!high)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln36, i32 3, i32 63" [userdma.cpp:36]   --->   Operation 50 'partselect' 'trunc_ln2' <Predicate = (!high)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.55ns)   --->   "%add_ln34 = add i32 %a_load_1, i32 4294967295" [userdma.cpp:34]   --->   Operation 51 'add' 'add_ln34' <Predicate = (high)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln34_1)   --->   "%shl_ln1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %add_ln34, i3 0" [userdma.cpp:34]   --->   Operation 52 'bitconcatenate' 'shl_ln1' <Predicate = (high)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln34_1)   --->   "%or_ln34 = or i35 %shl_ln1, i35 4" [userdma.cpp:34]   --->   Operation 53 'or' 'or_ln34' <Predicate = (high)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln34_1)   --->   "%sext_ln34 = sext i35 %or_ln34" [userdma.cpp:34]   --->   Operation 54 'sext' 'sext_ln34' <Predicate = (high)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln34_1 = add i64 %sext_ln34, i64 %out_memory_assign_read" [userdma.cpp:34]   --->   Operation 55 'add' 'add_ln34_1' <Predicate = (high)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln34_1, i32 3, i32 63" [userdma.cpp:34]   --->   Operation 56 'partselect' 'trunc_ln34_1' <Predicate = (high)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%a_load = load i32 %a" [userdma.cpp:39]   --->   Operation 57 'load' 'a_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.55ns)   --->   "%add_ln39 = add i32 %a_load, i32 1" [userdma.cpp:39]   --->   Operation 58 'add' 'add_ln39' <Predicate = (icmp_ln29)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node a_1)   --->   "%select_ln39 = select i1 %high_1, i32 %add_ln39, i32 %a_load" [userdma.cpp:39]   --->   Operation 59 'select' 'select_ln39' <Predicate = (icmp_ln29 & even_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.69ns) (out node of the LUT)   --->   "%a_1 = select i1 %even_read, i32 %select_ln39, i32 %add_ln39" [userdma.cpp:39]   --->   Operation 60 'select' 'a_1' <Predicate = (icmp_ln29)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 %a_1, i32 %a" [userdma.cpp:29]   --->   Operation 61 'store' 'store_ln29' <Predicate = (icmp_ln29)> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body" [userdma.cpp:29]   --->   Operation 62 'br' 'br_ln29' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [userdma.cpp:30]   --->   Operation 63 'specpipeline' 'specpipeline_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [userdma.cpp:15]   --->   Operation 64 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i32 %in_val_data_filed_V" [userdma.cpp:36]   --->   Operation 65 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i61 %trunc_ln2" [userdma.cpp:36]   --->   Operation 66 'sext' 'sext_ln36_1' <Predicate = (!high)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i64 %gmem0, i64 %sext_ln36_1" [userdma.cpp:36]   --->   Operation 67 'getelementptr' 'gmem0_addr_1' <Predicate = (!high)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (7.30ns)   --->   "%empty_43 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem0_addr_1, i32 1" [userdma.cpp:36]   --->   Operation 68 'writereq' 'empty_43' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 69 [1/1] (4.42ns)   --->   "%shl_ln34 = shl i64 %zext_ln36, i64 %zext_ln34_1_cast" [userdma.cpp:34]   --->   Operation 69 'shl' 'shl_ln34' <Predicate = (high)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln34_1 = sext i61 %trunc_ln34_1" [userdma.cpp:34]   --->   Operation 70 'sext' 'sext_ln34_1' <Predicate = (high)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln34_1" [userdma.cpp:34]   --->   Operation 71 'getelementptr' 'gmem0_addr' <Predicate = (high)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem0_addr, i32 1" [userdma.cpp:34]   --->   Operation 72 'writereq' 'empty' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 73 [1/1] (7.30ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %gmem0_addr_1, i64 %zext_ln36, i8 15" [userdma.cpp:36]   --->   Operation 73 'write' 'write_ln36' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 74 [1/1] (7.30ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %gmem0_addr, i64 %shl_ln34, i8 %shl_ln34_1_read" [userdma.cpp:34]   --->   Operation 74 'write' 'write_ln34' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 75 [14/14] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1" [userdma.cpp:36]   --->   Operation 75 'writeresp' 'empty_44' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 76 [14/14] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [userdma.cpp:34]   --->   Operation 76 'writeresp' 'empty_42' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 77 [13/14] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1" [userdma.cpp:36]   --->   Operation 77 'writeresp' 'empty_44' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 78 [13/14] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [userdma.cpp:34]   --->   Operation 78 'writeresp' 'empty_42' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 79 [12/14] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1" [userdma.cpp:36]   --->   Operation 79 'writeresp' 'empty_44' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 80 [12/14] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [userdma.cpp:34]   --->   Operation 80 'writeresp' 'empty_42' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 81 [11/14] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1" [userdma.cpp:36]   --->   Operation 81 'writeresp' 'empty_44' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 82 [11/14] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [userdma.cpp:34]   --->   Operation 82 'writeresp' 'empty_42' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 83 [10/14] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1" [userdma.cpp:36]   --->   Operation 83 'writeresp' 'empty_44' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 84 [10/14] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [userdma.cpp:34]   --->   Operation 84 'writeresp' 'empty_42' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 85 [9/14] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1" [userdma.cpp:36]   --->   Operation 85 'writeresp' 'empty_44' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 86 [9/14] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [userdma.cpp:34]   --->   Operation 86 'writeresp' 'empty_42' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 87 [8/14] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1" [userdma.cpp:36]   --->   Operation 87 'writeresp' 'empty_44' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 88 [8/14] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [userdma.cpp:34]   --->   Operation 88 'writeresp' 'empty_42' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 89 [7/14] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1" [userdma.cpp:36]   --->   Operation 89 'writeresp' 'empty_44' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 90 [7/14] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [userdma.cpp:34]   --->   Operation 90 'writeresp' 'empty_42' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 91 [6/14] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1" [userdma.cpp:36]   --->   Operation 91 'writeresp' 'empty_44' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 92 [6/14] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [userdma.cpp:34]   --->   Operation 92 'writeresp' 'empty_42' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 93 [5/14] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1" [userdma.cpp:36]   --->   Operation 93 'writeresp' 'empty_44' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 94 [5/14] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [userdma.cpp:34]   --->   Operation 94 'writeresp' 'empty_42' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 95 [4/14] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1" [userdma.cpp:36]   --->   Operation 95 'writeresp' 'empty_44' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 96 [4/14] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [userdma.cpp:34]   --->   Operation 96 'writeresp' 'empty_42' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 97 [3/14] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1" [userdma.cpp:36]   --->   Operation 97 'writeresp' 'empty_44' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 98 [3/14] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [userdma.cpp:34]   --->   Operation 98 'writeresp' 'empty_42' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 99 [2/14] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1" [userdma.cpp:36]   --->   Operation 99 'writeresp' 'empty_44' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 100 [2/14] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [userdma.cpp:34]   --->   Operation 100 'writeresp' 'empty_42' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 101 [1/14] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1" [userdma.cpp:36]   --->   Operation 101 'writeresp' 'empty_44' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!high)> <Delay = 0.00>
ST_18 : Operation 103 [1/14] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [userdma.cpp:34]   --->   Operation 103 'writeresp' 'empty_42' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln34 = br void %if.end" [userdma.cpp:34]   --->   Operation 104 'br' 'br_ln34' <Predicate = (high)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ even]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_memory_assign]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln34_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ shl_ln34_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a                      (alloca        ) [ 0110000000000000000]
i                      (alloca        ) [ 0100000000000000000]
shl_ln34_1_read        (read          ) [ 0111100000000000000]
zext_ln34_1_read       (read          ) [ 0000000000000000000]
out_memory_assign_read (read          ) [ 0110000000000000000]
even_read              (read          ) [ 0110000000000000000]
tmp_read               (read          ) [ 0000000000000000000]
zext_ln34_1_cast       (zext          ) [ 0111000000000000000]
specinterface_ln0      (specinterface ) [ 0000000000000000000]
specinterface_ln0      (specinterface ) [ 0000000000000000000]
store_ln0              (store         ) [ 0000000000000000000]
store_ln0              (store         ) [ 0000000000000000000]
br_ln0                 (br            ) [ 0000000000000000000]
high                   (phi           ) [ 0111111111111111111]
i_load                 (load          ) [ 0000000000000000000]
zext_ln29              (zext          ) [ 0000000000000000000]
icmp_ln29              (icmp          ) [ 0111111111111111111]
add_ln29               (add           ) [ 0000000000000000000]
br_ln29                (br            ) [ 0000000000000000000]
br_ln33                (br            ) [ 0000000000000000000]
xor_ln37               (xor           ) [ 0000000000000000000]
high_1                 (select        ) [ 0110000000000000000]
store_ln29             (store         ) [ 0000000000000000000]
inbuf_read             (read          ) [ 0000000000000000000]
in_val_data_filed_V    (trunc         ) [ 0101000000000000000]
a_load_1               (load          ) [ 0000000000000000000]
shl_ln2                (bitconcatenate) [ 0000000000000000000]
sext_ln36              (sext          ) [ 0000000000000000000]
add_ln36               (add           ) [ 0000000000000000000]
trunc_ln2              (partselect    ) [ 0101000000000000000]
add_ln34               (add           ) [ 0000000000000000000]
shl_ln1                (bitconcatenate) [ 0000000000000000000]
or_ln34                (or            ) [ 0000000000000000000]
sext_ln34              (sext          ) [ 0000000000000000000]
add_ln34_1             (add           ) [ 0000000000000000000]
trunc_ln34_1           (partselect    ) [ 0101000000000000000]
a_load                 (load          ) [ 0000000000000000000]
add_ln39               (add           ) [ 0000000000000000000]
select_ln39            (select        ) [ 0000000000000000000]
a_1                    (select        ) [ 0000000000000000000]
store_ln29             (store         ) [ 0000000000000000000]
br_ln29                (br            ) [ 0110000000000000000]
specpipeline_ln30      (specpipeline  ) [ 0000000000000000000]
specloopname_ln15      (specloopname  ) [ 0000000000000000000]
zext_ln36              (zext          ) [ 0100100000000000000]
sext_ln36_1            (sext          ) [ 0000000000000000000]
gmem0_addr_1           (getelementptr ) [ 0100111111111111111]
empty_43               (writereq      ) [ 0000000000000000000]
shl_ln34               (shl           ) [ 0100100000000000000]
sext_ln34_1            (sext          ) [ 0000000000000000000]
gmem0_addr             (getelementptr ) [ 0100111111111111111]
empty                  (writereq      ) [ 0000000000000000000]
write_ln36             (write         ) [ 0000000000000000000]
write_ln34             (write         ) [ 0000000000000000000]
empty_44               (writeresp     ) [ 0000000000000000000]
br_ln0                 (br            ) [ 0000000000000000000]
empty_42               (writeresp     ) [ 0000000000000000000]
br_ln34                (br            ) [ 0000000000000000000]
ret_ln0                (ret           ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="even">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="even"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_memory_assign">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_memory_assign"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln34_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shl_ln34_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shl_ln34_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inbuf">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i33P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="a_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="shl_ln34_1_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shl_ln34_1_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln34_1_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="6" slack="0"/>
<pin id="103" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln34_1_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="out_memory_assign_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_memory_assign_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="even_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="even_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="inbuf_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="33" slack="0"/>
<pin id="126" dir="0" index="1" bw="33" slack="0"/>
<pin id="127" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inbuf_read/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_writeresp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_43/3 empty_44/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_writeresp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/3 empty_42/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln36_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="1"/>
<pin id="147" dir="0" index="2" bw="32" slack="1"/>
<pin id="148" dir="0" index="3" bw="5" slack="0"/>
<pin id="149" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln34_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="1"/>
<pin id="155" dir="0" index="2" bw="64" slack="1"/>
<pin id="156" dir="0" index="3" bw="8" slack="3"/>
<pin id="157" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln34/4 "/>
</bind>
</comp>

<comp id="161" class="1005" name="high_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="high (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="high_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="high/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln34_1_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1_cast/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln0_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="31" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln0_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="0"/>
<pin id="188" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln29_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="31" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln29_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln29_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="31" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="xor_ln37_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="high_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="high_1/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln29_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="31" slack="0"/>
<pin id="221" dir="0" index="1" bw="31" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="in_val_data_filed_V_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="33" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_val_data_filed_V/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="a_load_1_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="shl_ln2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="35" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln36_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="35" slack="0"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln36_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="1"/>
<pin id="245" dir="0" index="1" bw="35" slack="0"/>
<pin id="246" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="61" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="0" index="2" bw="3" slack="0"/>
<pin id="252" dir="0" index="3" bw="7" slack="0"/>
<pin id="253" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln34_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="shl_ln1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="35" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="or_ln34_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="35" slack="0"/>
<pin id="274" dir="0" index="1" bw="35" slack="0"/>
<pin id="275" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sext_ln34_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="35" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln34_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="35" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="1"/>
<pin id="285" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln34_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="61" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="0"/>
<pin id="290" dir="0" index="2" bw="3" slack="0"/>
<pin id="291" dir="0" index="3" bw="7" slack="0"/>
<pin id="292" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln34_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="a_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln39_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln39_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="32" slack="0"/>
<pin id="310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="a_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="32" slack="0"/>
<pin id="317" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_1/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln29_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="1"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln36_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sext_ln36_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="61" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_1/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="gmem0_addr_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="0" index="1" bw="64" slack="0"/>
<pin id="334" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_1/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="shl_ln34_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="6" slack="2"/>
<pin id="341" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln34/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sext_ln34_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="61" slack="1"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_1/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="gmem0_addr_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="0"/>
<pin id="349" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/3 "/>
</bind>
</comp>

<comp id="353" class="1005" name="a_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="361" class="1005" name="i_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="31" slack="0"/>
<pin id="363" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="368" class="1005" name="shl_ln34_1_read_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="3"/>
<pin id="370" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="shl_ln34_1_read "/>
</bind>
</comp>

<comp id="373" class="1005" name="out_memory_assign_read_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="1"/>
<pin id="375" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_memory_assign_read "/>
</bind>
</comp>

<comp id="379" class="1005" name="even_read_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="even_read "/>
</bind>
</comp>

<comp id="384" class="1005" name="zext_ln34_1_cast_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="2"/>
<pin id="386" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln34_1_cast "/>
</bind>
</comp>

<comp id="389" class="1005" name="icmp_ln29_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="393" class="1005" name="high_1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="high_1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="in_val_data_filed_V_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_val_data_filed_V "/>
</bind>
</comp>

<comp id="404" class="1005" name="trunc_ln2_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="61" slack="1"/>
<pin id="406" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="409" class="1005" name="trunc_ln34_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="61" slack="1"/>
<pin id="411" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34_1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="zext_ln36_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="1"/>
<pin id="416" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="419" class="1005" name="gmem0_addr_1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="1"/>
<pin id="421" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_1 "/>
</bind>
</comp>

<comp id="425" class="1005" name="shl_ln34_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="1"/>
<pin id="427" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln34 "/>
</bind>
</comp>

<comp id="430" class="1005" name="gmem0_addr_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="1"/>
<pin id="432" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="58" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="78" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="78" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="150"><net_src comp="80" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="82" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="158"><net_src comp="80" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="84" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="160"><net_src comp="84" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="170"><net_src comp="52" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="175"><net_src comp="100" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="186" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="118" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="186" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="164" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="56" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="112" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="205" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="164" pin="4"/><net_sink comp="211" pin=2"/></net>

<net id="223"><net_src comp="199" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="124" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="236"><net_src comp="60" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="228" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="62" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="64" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="243" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="66" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="68" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="262"><net_src comp="228" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="60" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="62" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="70" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="64" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="282" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="66" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="68" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="304"><net_src comp="297" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="14" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="300" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="297" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="306" pin="3"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="300" pin="2"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="313" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="335"><net_src comp="8" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="337"><net_src comp="331" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="342"><net_src comp="325" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="350"><net_src comp="8" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="343" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="346" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="356"><net_src comp="86" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="359"><net_src comp="353" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="360"><net_src comp="353" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="364"><net_src comp="90" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="371"><net_src comp="94" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="152" pin=3"/></net>

<net id="376"><net_src comp="106" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="382"><net_src comp="112" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="387"><net_src comp="172" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="392"><net_src comp="193" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="211" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="402"><net_src comp="224" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="407"><net_src comp="248" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="412"><net_src comp="287" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="417"><net_src comp="325" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="422"><net_src comp="331" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="428"><net_src comp="338" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="433"><net_src comp="346" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="137" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
	Port: inbuf | {}
 - Input state : 
	Port: streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2 : tmp | {1 }
	Port: streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2 : even | {1 }
	Port: streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2 : out_memory_assign | {1 }
	Port: streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2 : zext_ln34_1 | {1 }
	Port: streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2 : gmem0 | {}
	Port: streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2 : shl_ln34_1 | {1 }
	Port: streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2 : inbuf | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		high : 1
		i_load : 1
		zext_ln29 : 2
		icmp_ln29 : 3
		add_ln29 : 2
		br_ln29 : 4
		br_ln33 : 2
		xor_ln37 : 2
		high_1 : 2
		store_ln29 : 3
	State 2
		shl_ln2 : 1
		sext_ln36 : 2
		add_ln36 : 3
		trunc_ln2 : 4
		add_ln34 : 1
		shl_ln1 : 2
		or_ln34 : 3
		sext_ln34 : 3
		add_ln34_1 : 4
		trunc_ln34_1 : 5
		add_ln39 : 1
		select_ln39 : 2
		a_1 : 3
		store_ln29 : 4
	State 3
		gmem0_addr_1 : 1
		empty_43 : 2
		shl_ln34 : 1
		gmem0_addr : 1
		empty : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |           add_ln29_fu_199          |    0    |    38   |
|          |           add_ln36_fu_243          |    0    |    71   |
|    add   |           add_ln34_fu_258          |    0    |    39   |
|          |          add_ln34_1_fu_282         |    0    |    71   |
|          |           add_ln39_fu_300          |    0    |    39   |
|----------|------------------------------------|---------|---------|
|    shl   |           shl_ln34_fu_338          |    0    |   100   |
|----------|------------------------------------|---------|---------|
|          |            high_1_fu_211           |    0    |    2    |
|  select  |         select_ln39_fu_306         |    0    |    32   |
|          |             a_1_fu_313             |    0    |    32   |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln29_fu_193          |    0    |    18   |
|----------|------------------------------------|---------|---------|
|    xor   |           xor_ln37_fu_205          |    0    |    2    |
|----------|------------------------------------|---------|---------|
|          |     shl_ln34_1_read_read_fu_94     |    0    |    0    |
|          |    zext_ln34_1_read_read_fu_100    |    0    |    0    |
|   read   | out_memory_assign_read_read_fu_106 |    0    |    0    |
|          |        even_read_read_fu_112       |    0    |    0    |
|          |        tmp_read_read_fu_118        |    0    |    0    |
|          |       inbuf_read_read_fu_124       |    0    |    0    |
|----------|------------------------------------|---------|---------|
| writeresp|        grp_writeresp_fu_130        |    0    |    0    |
|          |        grp_writeresp_fu_137        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |       write_ln36_write_fu_144      |    0    |    0    |
|          |       write_ln34_write_fu_152      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |       zext_ln34_1_cast_fu_172      |    0    |    0    |
|   zext   |          zext_ln29_fu_189          |    0    |    0    |
|          |          zext_ln36_fu_325          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |     in_val_data_filed_V_fu_224     |    0    |    0    |
|----------|------------------------------------|---------|---------|
|bitconcatenate|           shl_ln2_fu_231           |    0    |    0    |
|          |           shl_ln1_fu_264           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          sext_ln36_fu_239          |    0    |    0    |
|   sext   |          sext_ln34_fu_278          |    0    |    0    |
|          |         sext_ln36_1_fu_328         |    0    |    0    |
|          |         sext_ln34_1_fu_343         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|partselect|          trunc_ln2_fu_248          |    0    |    0    |
|          |         trunc_ln34_1_fu_287        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|    or    |           or_ln34_fu_272           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   444   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|           a_reg_353          |   32   |
|       even_read_reg_379      |    1   |
|     gmem0_addr_1_reg_419     |   64   |
|      gmem0_addr_reg_430      |   64   |
|        high_1_reg_393        |    1   |
|         high_reg_161         |    1   |
|           i_reg_361          |   31   |
|       icmp_ln29_reg_389      |    1   |
|  in_val_data_filed_V_reg_399 |   32   |
|out_memory_assign_read_reg_373|   64   |
|    shl_ln34_1_read_reg_368   |    8   |
|       shl_ln34_reg_425       |   64   |
|       trunc_ln2_reg_404      |   61   |
|     trunc_ln34_1_reg_409     |   61   |
|   zext_ln34_1_cast_reg_384   |   64   |
|       zext_ln36_reg_414      |   64   |
+------------------------------+--------+
|             Total            |   613  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_130 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_130 |  p1  |   2  |  64  |   128  ||    9    |
| grp_writeresp_fu_137 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_137 |  p1  |   2  |  64  |   128  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   260  ||  6.352  ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   444  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   18   |
|  Register |    -   |   613  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   613  |   462  |
+-----------+--------+--------+--------+
