// Seed: 1083658821
module module_0 (
    input wor id_0,
    input wor id_1,
    input supply0 id_2,
    output wor id_3,
    input wor id_4,
    input supply0 id_5,
    output tri1 id_6
    , id_10,
    output wire id_7
    , id_11,
    output tri0 id_8
);
  id_12(
      .id_0(1 ^ 1'h0), .id_1(id_10), .id_2(id_4), .id_3(1), .id_4(id_10), .id_5(id_10)
  );
  wire id_13;
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1
);
  `define pp_3 0
  assign id_1 = 1;
  module_0(
      id_0, id_0, id_0, id_1, id_0, id_0, id_1, id_1, id_1
  );
endmodule
