-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity conv_2_conv_2_weig8j_rom is 
    generic(
             DWIDTH     : integer := 9; 
             AWIDTH     : integer := 8; 
             MEM_SIZE    : integer := 144
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of conv_2_conv_2_weig8j_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "000010100", 1 => "000011101", 2 => "000101100", 3 => "100111100", 
    4 => "111101001", 5 => "000110001", 6 => "000011011", 7 => "110110010", 
    8 => "110111111", 9 => "000101101", 10 => "111011110", 11 => "111001001", 
    12 => "000000100", 13 => "000001111", 14 => "111000011", 15 => "000111110", 
    16 => "000100110", 17 => "111111001", 18 => "111000111", 19 => "100001100", 
    20 => "111001101", 21 => "000111101", 22 => "000011001", 23 => "000010100", 
    24 => "000000101", 25 => "111111110", 26 => "001000001", 27 => "111101111", 
    28 => "111100101", 29 => "000001101", 30 => "001000000", 31 => "001001010", 
    32 => "111110111", 33 => "110101101", 34 => "111000011", 35 => "000110110", 
    36 => "111010010", 37 => "000100001", 38 => "000010001", 39 => "111011110", 
    40 => "111010111", 41 => "111101011", 42 => "000101000", 43 => "110101010", 
    44 => "111110110", 45 => "110110011", 46 => "010000010", 47 => "111111111", 
    48 => "000101100", 49 => "111100111", 50 => "000000111", 51 => "100101000", 
    52 => "001000001", 53 => "000001001", 54 => "110110101", 55 => "111100011", 
    56 => "111001101", 57 => "111110000", 58 => "110111101", 59 => "110100010", 
    60 => "111001101", 61 => "000111101", 62 => "111100011", 63 => "000110100", 
    64 => "001010011", 65 => "000000100", 66 => "110111100", 67 => "111001011", 
    68 => "001111100", 69 => "000110110", 70 => "001001001", 71 => "111100100", 
    72 => "111110000", 73 => "111111000", 74 => "111101011", 75 => "100110101", 
    76 => "111010111", 77 => "111111010", 78 => "110010101", 79 => "000011110", 
    80 => "000000010", 81 => "111011001", 82 => "110000010", 83 => "000100110", 
    84 => "001001111", 85 => "001100100", 86 => "110010100", 87 => "110111011", 
    88 => "111111010", 89 => "110110100", 90 => "111111101", 91 => "101101010", 
    92 => "111011111", 93 => "110111101", 94 => "111100010", 95 => "111001110", 
    96 => "111001001", 97 => "001011101", 98 => "000010001", 99 => "101010111", 
    100 => "111001110", 101 => "111110000", 102 => "000011011", 103 => "000010101", 
    104 => "111011110", 105 => "000010101", 106 => "111101000", 107 => "111011111", 
    108 => "111011001", 109 => "000101000", 110 => "111110100", 111 => "110101111", 
    112 => "000011110", 113 => "000100011", 114 => "111100010", 115 => "110110010", 
    116 => "000010001", 117 => "110001110", 118 => "000001111", 119 => "000011101", 
    120 => "111001011", 121 => "000101101", 122 => "111100000", 123 => "110001100", 
    124 => "111000000", 125 => "111110010", 126 => "111111111", 127 => "101101010", 
    128 => "001011100", 129 => "001011111", 130 => "110011000", 131 => "110110110", 
    132 => "000100111", 133 => "110000011", 134 => "000110100", 135 => "001111011", 
    136 => "110111101", 137 => "000000001", 138 => "110111001", 139 => "110100111", 
    140 => "111001100", 141 => "111011111", 142 => "000100101", 143 => "111101001" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity conv_2_conv_2_weig8j is
    generic (
        DataWidth : INTEGER := 9;
        AddressRange : INTEGER := 144;
        AddressWidth : INTEGER := 8);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of conv_2_conv_2_weig8j is
    component conv_2_conv_2_weig8j_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    conv_2_conv_2_weig8j_rom_U :  component conv_2_conv_2_weig8j_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


