<stg><name>cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop</name>


<trans_list>

<trans id="917" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten18"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %Layer1_Weights_CPU_load2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load2"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer1_Weights_CPU, void @empty_9, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer2_Neurons_CPU, void @empty_8, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %Layer1_Neurons_CPU_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Layer1_Neurons_CPU

]]></Node>
<StgValue><ssdm name="Layer1_Neurons_CPU_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i10 0, i10 %indvar_flatten18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:11 %store_ln28 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i8 0, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:13 %store_ln28 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:14 %store_ln28 = store i4 0, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %convolutionRow

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
convolutionRow:0 %first_iter_1 = phi i1 1, void %newFuncRoot, i1 %or_ln32, void %convolutionRow.split

]]></Node>
<StgValue><ssdm name="first_iter_1"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
convolutionRow:1 %first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %convolutionRow.split

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
convolutionRow:2 %indvar_flatten_load = load i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
convolutionRow:3 %indvar_flatten18_load = load i10 %indvar_flatten18

]]></Node>
<StgValue><ssdm name="indvar_flatten18_load"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
convolutionRow:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow:5 %icmp_ln31 = icmp_eq  i10 %indvar_flatten18_load, i10 1014

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow:6 %add_ln31 = add i10 %indvar_flatten18_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
convolutionRow:7 %br_ln31 = br i1 %icmp_ln31, void %for.inc44, void %kernelRow_Loop.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc44:0 %k_load = load i4 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc44:1 %j_load = load i4 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc44:2 %i_load = load i3 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44:5 %icmp_ln32 = icmp_eq  i8 %indvar_flatten_load, i8 169

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc44:6 %select_ln28 = select i1 %icmp_ln32, i4 0, i4 %j_load

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44:7 %or_ln28 = or i1 %icmp_ln32, i1 %first_iter_0

]]></Node>
<StgValue><ssdm name="or_ln28"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44:8 %xor_ln28 = xor i1 %icmp_ln32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln28"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc44:9 %icmp_ln33 = icmp_eq  i4 %k_load, i4 13

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44:10 %and_ln28 = and i1 %icmp_ln33, i1 %xor_ln28

]]></Node>
<StgValue><ssdm name="and_ln28"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc44:11 %add_ln31_1 = add i3 %i_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc44:12 %select_ln31 = select i1 %icmp_ln32, i3 %add_ln31_1, i3 %i_load

]]></Node>
<StgValue><ssdm name="select_ln31"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc44:13 %add_ln32 = add i4 %select_ln28, i4 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44:14 %or_ln28_1 = or i1 %and_ln28, i1 %or_ln28

]]></Node>
<StgValue><ssdm name="or_ln28_1"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44:15 %or_ln28_2 = or i1 %and_ln28, i1 %icmp_ln32

]]></Node>
<StgValue><ssdm name="or_ln28_2"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc44:16 %select_ln28_1 = select i1 %or_ln28_2, i4 0, i4 %k_load

]]></Node>
<StgValue><ssdm name="select_ln28_1"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44:17 %xor_ln32 = xor i1 %icmp_ln33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln32"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44:18 %and_ln32 = and i1 %first_iter_1, i1 %xor_ln32

]]></Node>
<StgValue><ssdm name="and_ln32"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44:19 %or_ln32 = or i1 %icmp_ln32, i1 %and_ln32

]]></Node>
<StgValue><ssdm name="or_ln32"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc44:20 %select_ln32 = select i1 %and_ln28, i4 %add_ln32, i4 %select_ln28

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc44:25 %br_ln33 = br i1 %or_ln28_1, void %convolutionRow.split, void %new.body.OutputColumn_Loop

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="or_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
new.body.OutputColumn_Loop:0 %br_ln32 = br i1 %or_ln32, void %convolutionRow.split, void %for.first.iter.OutputColumn_Loop

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="3">
<![CDATA[
convolutionRow.split:1 %i_cast8 = zext i3 %select_ln31

]]></Node>
<StgValue><ssdm name="i_cast8"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow.split:3 %empty = mul i10 %i_cast8, i10 169

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="4">
<![CDATA[
convolutionRow.split:80 %zext_ln32_1 = zext i4 %select_ln32

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow.split:81 %empty_230 = mul i10 %zext_ln32_1, i10 58

]]></Node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
convolutionRow.split:296 %add_ln33 = add i4 %select_ln28_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:297 %add_ln32_1 = add i8 %indvar_flatten_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
convolutionRow.split:298 %select_ln32_1 = select i1 %icmp_ln32, i8 1, i8 %add_ln32_1

]]></Node>
<StgValue><ssdm name="select_ln32_1"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
convolutionRow.split:299 %store_ln31 = store i10 %add_ln31, i10 %indvar_flatten18

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
convolutionRow.split:300 %store_ln28 = store i3 %select_ln31, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
convolutionRow.split:301 %store_ln32 = store i8 %select_ln32_1, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
convolutionRow.split:302 %store_ln28 = store i4 %select_ln32, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
convolutionRow.split:303 %store_ln28 = store i4 %add_ln33, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
convolutionRow.split:304 %br_ln33 = br void %convolutionRow

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc44:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1014, i64 1014, i64 1014

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="3">
<![CDATA[
for.inc44:21 %zext_ln31 = zext i3 %select_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44:22 %empty_247 = mul i8 %zext_ln31, i8 26

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
for.inc44:23 %p_cast46 = zext i8 %empty_247

]]></Node>
<StgValue><ssdm name="p_cast46"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:24 %Layer1_Weights_CPU_addr = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast46

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="or_ln28_1" val="1"/>
<literal name="or_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="8">
<![CDATA[
for.first.iter.OutputColumn_Loop:0 %Layer1_Weights_CPU_load = load i8 %Layer1_Weights_CPU_addr

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow.split:3 %empty = mul i10 %i_cast8, i10 169

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:6 %empty_206 = or i8 %empty_247, i8 1

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:7 %p_cast48 = zext i8 %empty_206

]]></Node>
<StgValue><ssdm name="p_cast48"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:54 %Layer1_Weights_CPU_addr_1 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast48

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_1"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="4">
<![CDATA[
convolutionRow.split:79 %zext_ln32 = zext i4 %select_ln32

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:82 %empty_231 = mul i8 %zext_ln32, i8 13

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
convolutionRow.split:86 %tmp_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln28_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="5">
<![CDATA[
convolutionRow.split:87 %p_cast23 = zext i5 %tmp_4

]]></Node>
<StgValue><ssdm name="p_cast23"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow.split:115 %empty_240 = add i10 %p_cast23, i10 %empty_230

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
convolutionRow.split:116 %tmp_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_240, i2 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="12">
<![CDATA[
convolutionRow.split:117 %p_cast228 = zext i12 %tmp_9

]]></Node>
<StgValue><ssdm name="p_cast228"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
convolutionRow.split:118 %empty_241 = add i64 %p_cast228, i64 %Layer1_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:119 %Layer1_Weights_CPU_load_1 = load i8 %Layer1_Weights_CPU_addr_1

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_1"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
convolutionRow.split:121 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_241, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="62">
<![CDATA[
convolutionRow.split:122 %sext_ln40 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
convolutionRow.split:123 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln40

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="207" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="or_ln28_1" val="1"/>
<literal name="or_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="8">
<![CDATA[
for.first.iter.OutputColumn_Loop:0 %Layer1_Weights_CPU_load = load i8 %Layer1_Weights_CPU_addr

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="or_ln28_1" val="1"/>
<literal name="or_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.OutputColumn_Loop:1 %store_ln31 = store i32 %Layer1_Weights_CPU_load, i32 %Layer1_Weights_CPU_load2

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="or_ln28_1" val="1"/>
<literal name="or_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.OutputColumn_Loop:2 %br_ln32 = br void %convolutionRow.split

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow.split:3 %empty = mul i10 %i_cast8, i10 169

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:8 %empty_207 = add i8 %empty_247, i8 2

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:9 %p_cast49 = zext i8 %empty_207

]]></Node>
<StgValue><ssdm name="p_cast49"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:10 %empty_208 = add i8 %empty_247, i8 3

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:11 %p_cast50 = zext i8 %empty_208

]]></Node>
<StgValue><ssdm name="p_cast50"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:55 %Layer1_Weights_CPU_addr_2 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast49

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_2"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:56 %Layer1_Weights_CPU_addr_3 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_3"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:82 %empty_231 = mul i8 %zext_ln32, i8 13

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="4">
<![CDATA[
convolutionRow.split:84 %zext_ln33_1 = zext i4 %select_ln28_1

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:119 %Layer1_Weights_CPU_load_1 = load i8 %Layer1_Weights_CPU_addr_1

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_1"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:124 %empty_242 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:137 %Layer1_Weights_CPU_load_2 = load i8 %Layer1_Weights_CPU_addr_2

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_2"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:141 %Layer1_Weights_CPU_load_3 = load i8 %Layer1_Weights_CPU_addr_3

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_3"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow.split:290 %add_ln43_1 = add i10 %empty, i10 %zext_ln33_1

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="224" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:12 %empty_209 = add i8 %empty_247, i8 4

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:13 %p_cast51 = zext i8 %empty_209

]]></Node>
<StgValue><ssdm name="p_cast51"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:14 %empty_210 = add i8 %empty_247, i8 5

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:15 %p_cast52 = zext i8 %empty_210

]]></Node>
<StgValue><ssdm name="p_cast52"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:57 %Layer1_Weights_CPU_addr_4 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast51

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_4"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:58 %Layer1_Weights_CPU_addr_5 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast52

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_5"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:82 %empty_231 = mul i8 %zext_ln32, i8 13

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="8">
<![CDATA[
convolutionRow.split:83 %zext_ln33 = zext i8 %empty_231

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:124 %empty_242 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:137 %Layer1_Weights_CPU_load_2 = load i8 %Layer1_Weights_CPU_addr_2

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_2"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:141 %Layer1_Weights_CPU_load_3 = load i8 %Layer1_Weights_CPU_addr_3

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_3"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:145 %Layer1_Weights_CPU_load_4 = load i8 %Layer1_Weights_CPU_addr_4

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_4"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:149 %Layer1_Weights_CPU_load_5 = load i8 %Layer1_Weights_CPU_addr_5

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_5"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow.split:290 %add_ln43_1 = add i10 %empty, i10 %zext_ln33_1

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow.split:291 %add_ln43 = add i10 %add_ln43_1, i10 %zext_ln33

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="239" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:16 %empty_211 = add i8 %empty_247, i8 6

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:17 %p_cast53 = zext i8 %empty_211

]]></Node>
<StgValue><ssdm name="p_cast53"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:18 %empty_212 = add i8 %empty_247, i8 7

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:19 %p_cast54 = zext i8 %empty_212

]]></Node>
<StgValue><ssdm name="p_cast54"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:59 %Layer1_Weights_CPU_addr_6 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast53

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_6"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:60 %Layer1_Weights_CPU_addr_7 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast54

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_7"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:124 %empty_242 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:145 %Layer1_Weights_CPU_load_4 = load i8 %Layer1_Weights_CPU_addr_4

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_4"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:149 %Layer1_Weights_CPU_load_5 = load i8 %Layer1_Weights_CPU_addr_5

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_5"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:153 %Layer1_Weights_CPU_load_6 = load i8 %Layer1_Weights_CPU_addr_6

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_6"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:171 %Layer1_Weights_CPU_load_7 = load i8 %Layer1_Weights_CPU_addr_7

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_7"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow.split:291 %add_ln43 = add i10 %add_ln43_1, i10 %zext_ln33

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="251" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:20 %empty_213 = add i8 %empty_247, i8 8

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:21 %p_cast55 = zext i8 %empty_213

]]></Node>
<StgValue><ssdm name="p_cast55"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:22 %empty_214 = add i8 %empty_247, i8 9

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:23 %p_cast56 = zext i8 %empty_214

]]></Node>
<StgValue><ssdm name="p_cast56"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:61 %Layer1_Weights_CPU_addr_8 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast55

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_8"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:62 %Layer1_Weights_CPU_addr_9 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast56

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_9"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:124 %empty_242 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:153 %Layer1_Weights_CPU_load_6 = load i8 %Layer1_Weights_CPU_addr_6

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_6"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:171 %Layer1_Weights_CPU_load_7 = load i8 %Layer1_Weights_CPU_addr_7

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_7"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:175 %Layer1_Weights_CPU_load_8 = load i8 %Layer1_Weights_CPU_addr_8

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_8"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:179 %Layer1_Weights_CPU_load_9 = load i8 %Layer1_Weights_CPU_addr_9

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="262" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:24 %empty_215 = add i8 %empty_247, i8 10

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:25 %p_cast57 = zext i8 %empty_215

]]></Node>
<StgValue><ssdm name="p_cast57"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:26 %empty_216 = add i8 %empty_247, i8 11

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:27 %p_cast58 = zext i8 %empty_216

]]></Node>
<StgValue><ssdm name="p_cast58"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:63 %Layer1_Weights_CPU_addr_10 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast57

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_10"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:64 %Layer1_Weights_CPU_addr_11 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast58

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_11"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="5">
<![CDATA[
convolutionRow.split:88 %p_cast21 = zext i5 %tmp_4

]]></Node>
<StgValue><ssdm name="p_cast21"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
convolutionRow.split:109 %tmp4 = add i6 %p_cast21, i6 29

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="6">
<![CDATA[
convolutionRow.split:110 %tmp4_cast = zext i6 %tmp4

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow.split:111 %empty_238 = add i10 %tmp4_cast, i10 %empty_230

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
convolutionRow.split:112 %tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_238, i2 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="12">
<![CDATA[
convolutionRow.split:113 %p_cast227 = zext i12 %tmp_8

]]></Node>
<StgValue><ssdm name="p_cast227"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
convolutionRow.split:114 %empty_239 = add i64 %p_cast227, i64 %Layer1_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:124 %empty_242 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
convolutionRow.split:155 %trunc_ln40_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_239, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln40_1"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="62">
<![CDATA[
convolutionRow.split:156 %sext_ln40_1 = sext i62 %trunc_ln40_1

]]></Node>
<StgValue><ssdm name="sext_ln40_1"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
convolutionRow.split:157 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln40_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:175 %Layer1_Weights_CPU_load_8 = load i8 %Layer1_Weights_CPU_addr_8

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_8"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:179 %Layer1_Weights_CPU_load_9 = load i8 %Layer1_Weights_CPU_addr_9

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_9"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:183 %Layer1_Weights_CPU_load_10 = load i8 %Layer1_Weights_CPU_addr_10

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_10"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:187 %Layer1_Weights_CPU_load_11 = load i8 %Layer1_Weights_CPU_addr_11

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="283" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:28 %empty_217 = add i8 %empty_247, i8 12

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:29 %p_cast59 = zext i8 %empty_217

]]></Node>
<StgValue><ssdm name="p_cast59"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:30 %empty_218 = add i8 %empty_247, i8 13

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:31 %p_cast60 = zext i8 %empty_218

]]></Node>
<StgValue><ssdm name="p_cast60"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:65 %Layer1_Weights_CPU_addr_12 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast59

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_12"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:66 %Layer1_Weights_CPU_addr_13 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast60

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_13"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:124 %empty_242 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:158 %empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:183 %Layer1_Weights_CPU_load_10 = load i8 %Layer1_Weights_CPU_addr_10

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_10"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:187 %Layer1_Weights_CPU_load_11 = load i8 %Layer1_Weights_CPU_addr_11

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_11"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:205 %Layer1_Weights_CPU_load_12 = load i8 %Layer1_Weights_CPU_addr_12

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_12"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:209 %Layer1_Weights_CPU_load_13 = load i8 %Layer1_Weights_CPU_addr_13

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="295" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:32 %empty_219 = add i8 %empty_247, i8 14

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:33 %p_cast61 = zext i8 %empty_219

]]></Node>
<StgValue><ssdm name="p_cast61"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:34 %empty_220 = add i8 %empty_247, i8 15

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:35 %p_cast62 = zext i8 %empty_220

]]></Node>
<StgValue><ssdm name="p_cast62"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:67 %Layer1_Weights_CPU_addr_14 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast61

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_14"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:68 %Layer1_Weights_CPU_addr_15 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast62

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_15"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:124 %empty_242 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:158 %empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:205 %Layer1_Weights_CPU_load_12 = load i8 %Layer1_Weights_CPU_addr_12

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_12"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:209 %Layer1_Weights_CPU_load_13 = load i8 %Layer1_Weights_CPU_addr_13

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_13"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:213 %Layer1_Weights_CPU_load_14 = load i8 %Layer1_Weights_CPU_addr_14

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_14"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:217 %Layer1_Weights_CPU_load_15 = load i8 %Layer1_Weights_CPU_addr_15

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="307" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:36 %empty_221 = add i8 %empty_247, i8 16

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:37 %p_cast63 = zext i8 %empty_221

]]></Node>
<StgValue><ssdm name="p_cast63"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:38 %empty_222 = add i8 %empty_247, i8 17

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:39 %p_cast64 = zext i8 %empty_222

]]></Node>
<StgValue><ssdm name="p_cast64"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:69 %Layer1_Weights_CPU_addr_16 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast63

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_16"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:70 %Layer1_Weights_CPU_addr_17 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast64

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_17"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:124 %empty_242 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:158 %empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:213 %Layer1_Weights_CPU_load_14 = load i8 %Layer1_Weights_CPU_addr_14

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_14"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:217 %Layer1_Weights_CPU_load_15 = load i8 %Layer1_Weights_CPU_addr_15

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_15"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:221 %Layer1_Weights_CPU_load_16 = load i8 %Layer1_Weights_CPU_addr_16

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_16"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:239 %Layer1_Weights_CPU_load_17 = load i8 %Layer1_Weights_CPU_addr_17

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="319" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:40 %empty_223 = add i8 %empty_247, i8 18

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:41 %p_cast65 = zext i8 %empty_223

]]></Node>
<StgValue><ssdm name="p_cast65"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:42 %empty_224 = add i8 %empty_247, i8 19

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:43 %p_cast66 = zext i8 %empty_224

]]></Node>
<StgValue><ssdm name="p_cast66"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:71 %Layer1_Weights_CPU_addr_18 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast65

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_18"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:72 %Layer1_Weights_CPU_addr_19 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast66

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_19"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:125 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:158 %empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:221 %Layer1_Weights_CPU_load_16 = load i8 %Layer1_Weights_CPU_addr_16

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_16"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:239 %Layer1_Weights_CPU_load_17 = load i8 %Layer1_Weights_CPU_addr_17

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_17"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:243 %Layer1_Weights_CPU_load_18 = load i8 %Layer1_Weights_CPU_addr_18

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_18"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:247 %Layer1_Weights_CPU_load_19 = load i8 %Layer1_Weights_CPU_addr_19

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="331" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:4 %empty_205 = add i8 %empty_247, i8 21

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:5 %p_cast47 = zext i8 %empty_205

]]></Node>
<StgValue><ssdm name="p_cast47"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:44 %empty_225 = add i8 %empty_247, i8 20

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:45 %p_cast67 = zext i8 %empty_225

]]></Node>
<StgValue><ssdm name="p_cast67"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:73 %Layer1_Weights_CPU_addr_20 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast67

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_20"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:74 %Layer1_Weights_CPU_addr_21 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast47

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_21"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="5">
<![CDATA[
convolutionRow.split:89 %p_cast18 = zext i5 %tmp_4

]]></Node>
<StgValue><ssdm name="p_cast18"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="5">
<![CDATA[
convolutionRow.split:90 %p_cast16 = zext i5 %tmp_4

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:91 %tmp1 = add i8 %p_cast16, i8 116

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="8">
<![CDATA[
convolutionRow.split:92 %tmp1_cast = zext i8 %tmp1

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow.split:93 %empty_232 = add i10 %tmp1_cast, i10 %empty_230

]]></Node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
convolutionRow.split:97 %tmp2 = add i7 %p_cast18, i7 87

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="7">
<![CDATA[
convolutionRow.split:98 %tmp2_cast = zext i7 %tmp2

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow.split:99 %empty_234 = add i10 %tmp2_cast, i10 %empty_230

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
convolutionRow.split:103 %tmp3 = add i7 %p_cast18, i7 58

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="7">
<![CDATA[
convolutionRow.split:104 %tmp3_cast = zext i7 %tmp3

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow.split:105 %empty_236 = add i10 %tmp3_cast, i10 %empty_230

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
convolutionRow.split:106 %tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_236, i2 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="12">
<![CDATA[
convolutionRow.split:107 %p_cast226 = zext i12 %tmp_7

]]></Node>
<StgValue><ssdm name="p_cast226"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
convolutionRow.split:108 %empty_237 = add i64 %p_cast226, i64 %Layer1_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:120 %bitcast_ln39 = bitcast i32 %Layer1_Weights_CPU_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln39"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:126 %bitcast_ln40 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln40"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:127 %gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_1"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:135 %mul1 = fmul i32 %bitcast_ln39, i32 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:158 %empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
convolutionRow.split:189 %trunc_ln40_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_237, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln40_2"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="62">
<![CDATA[
convolutionRow.split:190 %sext_ln40_2 = sext i62 %trunc_ln40_2

]]></Node>
<StgValue><ssdm name="sext_ln40_2"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
convolutionRow.split:191 %gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln40_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:243 %Layer1_Weights_CPU_load_18 = load i8 %Layer1_Weights_CPU_addr_18

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_18"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:247 %Layer1_Weights_CPU_load_19 = load i8 %Layer1_Weights_CPU_addr_19

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_19"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:251 %Layer1_Weights_CPU_load_20 = load i8 %Layer1_Weights_CPU_addr_20

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_20"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:255 %Layer1_Weights_CPU_load_21 = load i8 %Layer1_Weights_CPU_addr_21

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_21"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="363" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:46 %empty_226 = add i8 %empty_247, i8 22

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:47 %p_cast68 = zext i8 %empty_226

]]></Node>
<StgValue><ssdm name="p_cast68"/></StgValue>
</operation>

<operation id="365" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:48 %empty_227 = add i8 %empty_247, i8 23

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:49 %p_cast69 = zext i8 %empty_227

]]></Node>
<StgValue><ssdm name="p_cast69"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:75 %Layer1_Weights_CPU_addr_22 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast68

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_22"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:76 %Layer1_Weights_CPU_addr_23 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast69

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_23"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:128 %bitcast_ln40_1 = bitcast i32 %gmem_addr_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln40_1"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:129 %gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_2"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:135 %mul1 = fmul i32 %bitcast_ln39, i32 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:138 %bitcast_ln39_1 = bitcast i32 %Layer1_Weights_CPU_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln39_1"/></StgValue>
</operation>

<operation id="373" st_id="13" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:139 %mul27_s = fmul i32 %bitcast_ln39_1, i32 %bitcast_ln40_1

]]></Node>
<StgValue><ssdm name="mul27_s"/></StgValue>
</operation>

<operation id="374" st_id="13" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:158 %empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="375" st_id="13" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:192 %empty_244 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="376" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:251 %Layer1_Weights_CPU_load_20 = load i8 %Layer1_Weights_CPU_addr_20

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_20"/></StgValue>
</operation>

<operation id="377" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:255 %Layer1_Weights_CPU_load_21 = load i8 %Layer1_Weights_CPU_addr_21

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_21"/></StgValue>
</operation>

<operation id="378" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:273 %Layer1_Weights_CPU_load_22 = load i8 %Layer1_Weights_CPU_addr_22

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_22"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:277 %Layer1_Weights_CPU_load_23 = load i8 %Layer1_Weights_CPU_addr_23

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_23"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="380" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
convolutionRow.split:0 %Layer1_Weights_CPU_load_26 = load i32 %Layer1_Weights_CPU_load2

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_26"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:2 %somme_26 = bitcast i32 %Layer1_Weights_CPU_load_26

]]></Node>
<StgValue><ssdm name="somme_26"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:50 %empty_228 = add i8 %empty_247, i8 24

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:51 %p_cast70 = zext i8 %empty_228

]]></Node>
<StgValue><ssdm name="p_cast70"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:52 %empty_229 = add i8 %empty_247, i8 25

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:53 %zext_ln39 = zext i8 %empty_229

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:77 %Layer1_Weights_CPU_addr_24 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast70

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_24"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:78 %Layer1_Weights_CPU_addr_25 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_25"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:130 %bitcast_ln40_2 = bitcast i32 %gmem_addr_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln40_2"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:131 %gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_3"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:136 %somme = fadd i32 %somme_26, i32 %mul1

]]></Node>
<StgValue><ssdm name="somme"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:139 %mul27_s = fmul i32 %bitcast_ln39_1, i32 %bitcast_ln40_1

]]></Node>
<StgValue><ssdm name="mul27_s"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:142 %bitcast_ln39_2 = bitcast i32 %Layer1_Weights_CPU_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln39_2"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:143 %mul27_5 = fmul i32 %bitcast_ln39_2, i32 %bitcast_ln40_2

]]></Node>
<StgValue><ssdm name="mul27_5"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:158 %empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:192 %empty_244 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:273 %Layer1_Weights_CPU_load_22 = load i8 %Layer1_Weights_CPU_addr_22

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_22"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:277 %Layer1_Weights_CPU_load_23 = load i8 %Layer1_Weights_CPU_addr_23

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_23"/></StgValue>
</operation>

<operation id="398" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:281 %Layer1_Weights_CPU_load_24 = load i8 %Layer1_Weights_CPU_addr_24

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_24"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:285 %Layer1_Weights_CPU_load_25 = load i8 %Layer1_Weights_CPU_addr_25

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_25"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="400" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:132 %bitcast_ln40_3 = bitcast i32 %gmem_addr_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln40_3"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:133 %gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_4"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:136 %somme = fadd i32 %somme_26, i32 %mul1

]]></Node>
<StgValue><ssdm name="somme"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:143 %mul27_5 = fmul i32 %bitcast_ln39_2, i32 %bitcast_ln40_2

]]></Node>
<StgValue><ssdm name="mul27_5"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:146 %bitcast_ln39_3 = bitcast i32 %Layer1_Weights_CPU_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln39_3"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:147 %mul27_6 = fmul i32 %bitcast_ln39_3, i32 %bitcast_ln40_3

]]></Node>
<StgValue><ssdm name="mul27_6"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:158 %empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:192 %empty_244 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="408" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:281 %Layer1_Weights_CPU_load_24 = load i8 %Layer1_Weights_CPU_addr_24

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_24"/></StgValue>
</operation>

<operation id="409" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:285 %Layer1_Weights_CPU_load_25 = load i8 %Layer1_Weights_CPU_addr_25

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_25"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="410" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:134 %bitcast_ln40_4 = bitcast i32 %gmem_addr_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln40_4"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:136 %somme = fadd i32 %somme_26, i32 %mul1

]]></Node>
<StgValue><ssdm name="somme"/></StgValue>
</operation>

<operation id="412" st_id="16" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:147 %mul27_6 = fmul i32 %bitcast_ln39_3, i32 %bitcast_ln40_3

]]></Node>
<StgValue><ssdm name="mul27_6"/></StgValue>
</operation>

<operation id="413" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:150 %bitcast_ln39_4 = bitcast i32 %Layer1_Weights_CPU_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln39_4"/></StgValue>
</operation>

<operation id="414" st_id="16" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:151 %mul27_7 = fmul i32 %bitcast_ln39_4, i32 %bitcast_ln40_4

]]></Node>
<StgValue><ssdm name="mul27_7"/></StgValue>
</operation>

<operation id="415" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
convolutionRow.split:159 %gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="416" st_id="16" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:192 %empty_244 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="417" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
convolutionRow.split:100 %tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_234, i2 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="12">
<![CDATA[
convolutionRow.split:101 %p_cast225 = zext i12 %tmp_6

]]></Node>
<StgValue><ssdm name="p_cast225"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
convolutionRow.split:102 %empty_235 = add i64 %p_cast225, i64 %Layer1_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:136 %somme = fadd i32 %somme_26, i32 %mul1

]]></Node>
<StgValue><ssdm name="somme"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:151 %mul27_7 = fmul i32 %bitcast_ln39_4, i32 %bitcast_ln40_4

]]></Node>
<StgValue><ssdm name="mul27_7"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:154 %bitcast_ln39_5 = bitcast i32 %Layer1_Weights_CPU_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln39_5"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:160 %bitcast_ln40_5 = bitcast i32 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln40_5"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:161 %gmem_addr_1_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_1"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:169 %mul27_1 = fmul i32 %bitcast_ln39_5, i32 %bitcast_ln40_5

]]></Node>
<StgValue><ssdm name="mul27_1"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:192 %empty_244 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
convolutionRow.split:223 %trunc_ln40_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_235, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln40_3"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="62">
<![CDATA[
convolutionRow.split:224 %sext_ln40_3 = sext i62 %trunc_ln40_3

]]></Node>
<StgValue><ssdm name="sext_ln40_3"/></StgValue>
</operation>

<operation id="429" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
convolutionRow.split:225 %gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln40_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="430" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:140 %somme_176 = fadd i32 %somme, i32 %mul27_s

]]></Node>
<StgValue><ssdm name="somme_176"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:162 %bitcast_ln40_6 = bitcast i32 %gmem_addr_1_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln40_6"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:163 %gmem_addr_1_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_2"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:169 %mul27_1 = fmul i32 %bitcast_ln39_5, i32 %bitcast_ln40_5

]]></Node>
<StgValue><ssdm name="mul27_1"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:172 %bitcast_ln39_6 = bitcast i32 %Layer1_Weights_CPU_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln39_6"/></StgValue>
</operation>

<operation id="435" st_id="18" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:173 %mul27_1_1 = fmul i32 %bitcast_ln39_6, i32 %bitcast_ln40_6

]]></Node>
<StgValue><ssdm name="mul27_1_1"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:192 %empty_244 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:226 %empty_245 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="438" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:140 %somme_176 = fadd i32 %somme, i32 %mul27_s

]]></Node>
<StgValue><ssdm name="somme_176"/></StgValue>
</operation>

<operation id="439" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:164 %bitcast_ln40_7 = bitcast i32 %gmem_addr_1_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln40_7"/></StgValue>
</operation>

<operation id="440" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:165 %gmem_addr_1_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_3"/></StgValue>
</operation>

<operation id="441" st_id="19" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:173 %mul27_1_1 = fmul i32 %bitcast_ln39_6, i32 %bitcast_ln40_6

]]></Node>
<StgValue><ssdm name="mul27_1_1"/></StgValue>
</operation>

<operation id="442" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:176 %bitcast_ln39_7 = bitcast i32 %Layer1_Weights_CPU_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln39_7"/></StgValue>
</operation>

<operation id="443" st_id="19" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:177 %mul27_1_2 = fmul i32 %bitcast_ln39_7, i32 %bitcast_ln40_7

]]></Node>
<StgValue><ssdm name="mul27_1_2"/></StgValue>
</operation>

<operation id="444" st_id="19" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:192 %empty_244 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="445" st_id="19" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:226 %empty_245 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="446" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:140 %somme_176 = fadd i32 %somme, i32 %mul27_s

]]></Node>
<StgValue><ssdm name="somme_176"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:166 %bitcast_ln40_8 = bitcast i32 %gmem_addr_1_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln40_8"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:167 %gmem_addr_1_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_4"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:177 %mul27_1_2 = fmul i32 %bitcast_ln39_7, i32 %bitcast_ln40_7

]]></Node>
<StgValue><ssdm name="mul27_1_2"/></StgValue>
</operation>

<operation id="450" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:180 %bitcast_ln39_8 = bitcast i32 %Layer1_Weights_CPU_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln39_8"/></StgValue>
</operation>

<operation id="451" st_id="20" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:181 %mul27_1_3 = fmul i32 %bitcast_ln39_8, i32 %bitcast_ln40_8

]]></Node>
<StgValue><ssdm name="mul27_1_3"/></StgValue>
</operation>

<operation id="452" st_id="20" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:192 %empty_244 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="453" st_id="20" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:226 %empty_245 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="454" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:140 %somme_176 = fadd i32 %somme, i32 %mul27_s

]]></Node>
<StgValue><ssdm name="somme_176"/></StgValue>
</operation>

<operation id="455" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:168 %bitcast_ln40_9 = bitcast i32 %gmem_addr_1_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln40_9"/></StgValue>
</operation>

<operation id="456" st_id="21" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:181 %mul27_1_3 = fmul i32 %bitcast_ln39_8, i32 %bitcast_ln40_8

]]></Node>
<StgValue><ssdm name="mul27_1_3"/></StgValue>
</operation>

<operation id="457" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:184 %bitcast_ln39_9 = bitcast i32 %Layer1_Weights_CPU_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln39_9"/></StgValue>
</operation>

<operation id="458" st_id="21" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:185 %mul27_1_4 = fmul i32 %bitcast_ln39_9, i32 %bitcast_ln40_9

]]></Node>
<StgValue><ssdm name="mul27_1_4"/></StgValue>
</operation>

<operation id="459" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
convolutionRow.split:193 %gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="460" st_id="21" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:226 %empty_245 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="461" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
convolutionRow.split:94 %tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_232, i2 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="462" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="12">
<![CDATA[
convolutionRow.split:95 %p_cast224 = zext i12 %tmp_5

]]></Node>
<StgValue><ssdm name="p_cast224"/></StgValue>
</operation>

<operation id="463" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
convolutionRow.split:96 %empty_233 = add i64 %p_cast224, i64 %Layer1_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="464" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:144 %somme_177 = fadd i32 %somme_176, i32 %mul27_5

]]></Node>
<StgValue><ssdm name="somme_177"/></StgValue>
</operation>

<operation id="465" st_id="22" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:185 %mul27_1_4 = fmul i32 %bitcast_ln39_9, i32 %bitcast_ln40_9

]]></Node>
<StgValue><ssdm name="mul27_1_4"/></StgValue>
</operation>

<operation id="466" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:188 %bitcast_ln39_10 = bitcast i32 %Layer1_Weights_CPU_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln39_10"/></StgValue>
</operation>

<operation id="467" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:194 %bitcast_ln40_10 = bitcast i32 %gmem_addr_2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln40_10"/></StgValue>
</operation>

<operation id="468" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:195 %gmem_addr_2_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read_1"/></StgValue>
</operation>

<operation id="469" st_id="22" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:203 %mul27_2 = fmul i32 %bitcast_ln39_10, i32 %bitcast_ln40_10

]]></Node>
<StgValue><ssdm name="mul27_2"/></StgValue>
</operation>

<operation id="470" st_id="22" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:226 %empty_245 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="471" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
convolutionRow.split:257 %trunc_ln40_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_233, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln40_4"/></StgValue>
</operation>

<operation id="472" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="62">
<![CDATA[
convolutionRow.split:258 %sext_ln40_4 = sext i62 %trunc_ln40_4

]]></Node>
<StgValue><ssdm name="sext_ln40_4"/></StgValue>
</operation>

<operation id="473" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
convolutionRow.split:259 %gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln40_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="474" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:144 %somme_177 = fadd i32 %somme_176, i32 %mul27_5

]]></Node>
<StgValue><ssdm name="somme_177"/></StgValue>
</operation>

<operation id="475" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:196 %bitcast_ln40_11 = bitcast i32 %gmem_addr_2_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln40_11"/></StgValue>
</operation>

<operation id="476" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:197 %gmem_addr_2_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read_2"/></StgValue>
</operation>

<operation id="477" st_id="23" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:203 %mul27_2 = fmul i32 %bitcast_ln39_10, i32 %bitcast_ln40_10

]]></Node>
<StgValue><ssdm name="mul27_2"/></StgValue>
</operation>

<operation id="478" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:206 %bitcast_ln39_11 = bitcast i32 %Layer1_Weights_CPU_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln39_11"/></StgValue>
</operation>

<operation id="479" st_id="23" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:207 %mul27_2_1 = fmul i32 %bitcast_ln39_11, i32 %bitcast_ln40_11

]]></Node>
<StgValue><ssdm name="mul27_2_1"/></StgValue>
</operation>

<operation id="480" st_id="23" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:226 %empty_245 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="481" st_id="23" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:260 %empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="482" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:144 %somme_177 = fadd i32 %somme_176, i32 %mul27_5

]]></Node>
<StgValue><ssdm name="somme_177"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:198 %bitcast_ln40_12 = bitcast i32 %gmem_addr_2_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln40_12"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:199 %gmem_addr_2_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read_3"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:207 %mul27_2_1 = fmul i32 %bitcast_ln39_11, i32 %bitcast_ln40_11

]]></Node>
<StgValue><ssdm name="mul27_2_1"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:210 %bitcast_ln39_12 = bitcast i32 %Layer1_Weights_CPU_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln39_12"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:211 %mul27_2_2 = fmul i32 %bitcast_ln39_12, i32 %bitcast_ln40_12

]]></Node>
<StgValue><ssdm name="mul27_2_2"/></StgValue>
</operation>

<operation id="488" st_id="24" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:226 %empty_245 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="489" st_id="24" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:260 %empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="490" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:144 %somme_177 = fadd i32 %somme_176, i32 %mul27_5

]]></Node>
<StgValue><ssdm name="somme_177"/></StgValue>
</operation>

<operation id="491" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:200 %bitcast_ln40_13 = bitcast i32 %gmem_addr_2_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln40_13"/></StgValue>
</operation>

<operation id="492" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:201 %gmem_addr_2_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read_4"/></StgValue>
</operation>

<operation id="493" st_id="25" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:211 %mul27_2_2 = fmul i32 %bitcast_ln39_12, i32 %bitcast_ln40_12

]]></Node>
<StgValue><ssdm name="mul27_2_2"/></StgValue>
</operation>

<operation id="494" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:214 %bitcast_ln39_13 = bitcast i32 %Layer1_Weights_CPU_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln39_13"/></StgValue>
</operation>

<operation id="495" st_id="25" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:215 %mul27_2_3 = fmul i32 %bitcast_ln39_13, i32 %bitcast_ln40_13

]]></Node>
<StgValue><ssdm name="mul27_2_3"/></StgValue>
</operation>

<operation id="496" st_id="25" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:226 %empty_245 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="497" st_id="25" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:260 %empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="498" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:148 %somme_178 = fadd i32 %somme_177, i32 %mul27_6

]]></Node>
<StgValue><ssdm name="somme_178"/></StgValue>
</operation>

<operation id="499" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:202 %bitcast_ln40_14 = bitcast i32 %gmem_addr_2_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln40_14"/></StgValue>
</operation>

<operation id="500" st_id="26" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:215 %mul27_2_3 = fmul i32 %bitcast_ln39_13, i32 %bitcast_ln40_13

]]></Node>
<StgValue><ssdm name="mul27_2_3"/></StgValue>
</operation>

<operation id="501" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:218 %bitcast_ln39_14 = bitcast i32 %Layer1_Weights_CPU_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln39_14"/></StgValue>
</operation>

<operation id="502" st_id="26" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:219 %mul27_2_4 = fmul i32 %bitcast_ln39_14, i32 %bitcast_ln40_14

]]></Node>
<StgValue><ssdm name="mul27_2_4"/></StgValue>
</operation>

<operation id="503" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
convolutionRow.split:227 %gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>

<operation id="504" st_id="26" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:260 %empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="505" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:148 %somme_178 = fadd i32 %somme_177, i32 %mul27_6

]]></Node>
<StgValue><ssdm name="somme_178"/></StgValue>
</operation>

<operation id="506" st_id="27" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:219 %mul27_2_4 = fmul i32 %bitcast_ln39_14, i32 %bitcast_ln40_14

]]></Node>
<StgValue><ssdm name="mul27_2_4"/></StgValue>
</operation>

<operation id="507" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:222 %bitcast_ln39_15 = bitcast i32 %Layer1_Weights_CPU_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln39_15"/></StgValue>
</operation>

<operation id="508" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:228 %bitcast_ln40_15 = bitcast i32 %gmem_addr_3_read

]]></Node>
<StgValue><ssdm name="bitcast_ln40_15"/></StgValue>
</operation>

<operation id="509" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:229 %gmem_addr_3_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read_1"/></StgValue>
</operation>

<operation id="510" st_id="27" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:237 %mul27_3 = fmul i32 %bitcast_ln39_15, i32 %bitcast_ln40_15

]]></Node>
<StgValue><ssdm name="mul27_3"/></StgValue>
</operation>

<operation id="511" st_id="27" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:260 %empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="512" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:148 %somme_178 = fadd i32 %somme_177, i32 %mul27_6

]]></Node>
<StgValue><ssdm name="somme_178"/></StgValue>
</operation>

<operation id="513" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:230 %bitcast_ln40_16 = bitcast i32 %gmem_addr_3_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln40_16"/></StgValue>
</operation>

<operation id="514" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:231 %gmem_addr_3_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read_2"/></StgValue>
</operation>

<operation id="515" st_id="28" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:237 %mul27_3 = fmul i32 %bitcast_ln39_15, i32 %bitcast_ln40_15

]]></Node>
<StgValue><ssdm name="mul27_3"/></StgValue>
</operation>

<operation id="516" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:240 %bitcast_ln39_16 = bitcast i32 %Layer1_Weights_CPU_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln39_16"/></StgValue>
</operation>

<operation id="517" st_id="28" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:241 %mul27_3_1 = fmul i32 %bitcast_ln39_16, i32 %bitcast_ln40_16

]]></Node>
<StgValue><ssdm name="mul27_3_1"/></StgValue>
</operation>

<operation id="518" st_id="28" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:260 %empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="519" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:148 %somme_178 = fadd i32 %somme_177, i32 %mul27_6

]]></Node>
<StgValue><ssdm name="somme_178"/></StgValue>
</operation>

<operation id="520" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:232 %bitcast_ln40_17 = bitcast i32 %gmem_addr_3_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln40_17"/></StgValue>
</operation>

<operation id="521" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:233 %gmem_addr_3_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read_3"/></StgValue>
</operation>

<operation id="522" st_id="29" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:241 %mul27_3_1 = fmul i32 %bitcast_ln39_16, i32 %bitcast_ln40_16

]]></Node>
<StgValue><ssdm name="mul27_3_1"/></StgValue>
</operation>

<operation id="523" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:244 %bitcast_ln39_17 = bitcast i32 %Layer1_Weights_CPU_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln39_17"/></StgValue>
</operation>

<operation id="524" st_id="29" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:245 %mul27_3_2 = fmul i32 %bitcast_ln39_17, i32 %bitcast_ln40_17

]]></Node>
<StgValue><ssdm name="mul27_3_2"/></StgValue>
</operation>

<operation id="525" st_id="29" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:260 %empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="526" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:152 %somme_179 = fadd i32 %somme_178, i32 %mul27_7

]]></Node>
<StgValue><ssdm name="somme_179"/></StgValue>
</operation>

<operation id="527" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:234 %bitcast_ln40_18 = bitcast i32 %gmem_addr_3_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln40_18"/></StgValue>
</operation>

<operation id="528" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:235 %gmem_addr_3_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read_4"/></StgValue>
</operation>

<operation id="529" st_id="30" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:245 %mul27_3_2 = fmul i32 %bitcast_ln39_17, i32 %bitcast_ln40_17

]]></Node>
<StgValue><ssdm name="mul27_3_2"/></StgValue>
</operation>

<operation id="530" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:248 %bitcast_ln39_18 = bitcast i32 %Layer1_Weights_CPU_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln39_18"/></StgValue>
</operation>

<operation id="531" st_id="30" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:249 %mul27_3_3 = fmul i32 %bitcast_ln39_18, i32 %bitcast_ln40_18

]]></Node>
<StgValue><ssdm name="mul27_3_3"/></StgValue>
</operation>

<operation id="532" st_id="30" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:260 %empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="533" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:152 %somme_179 = fadd i32 %somme_178, i32 %mul27_7

]]></Node>
<StgValue><ssdm name="somme_179"/></StgValue>
</operation>

<operation id="534" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:236 %bitcast_ln40_19 = bitcast i32 %gmem_addr_3_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln40_19"/></StgValue>
</operation>

<operation id="535" st_id="31" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:249 %mul27_3_3 = fmul i32 %bitcast_ln39_18, i32 %bitcast_ln40_18

]]></Node>
<StgValue><ssdm name="mul27_3_3"/></StgValue>
</operation>

<operation id="536" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:252 %bitcast_ln39_19 = bitcast i32 %Layer1_Weights_CPU_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln39_19"/></StgValue>
</operation>

<operation id="537" st_id="31" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:253 %mul27_3_4 = fmul i32 %bitcast_ln39_19, i32 %bitcast_ln40_19

]]></Node>
<StgValue><ssdm name="mul27_3_4"/></StgValue>
</operation>

<operation id="538" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
convolutionRow.split:261 %gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="539" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:152 %somme_179 = fadd i32 %somme_178, i32 %mul27_7

]]></Node>
<StgValue><ssdm name="somme_179"/></StgValue>
</operation>

<operation id="540" st_id="32" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:253 %mul27_3_4 = fmul i32 %bitcast_ln39_19, i32 %bitcast_ln40_19

]]></Node>
<StgValue><ssdm name="mul27_3_4"/></StgValue>
</operation>

<operation id="541" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:256 %bitcast_ln39_20 = bitcast i32 %Layer1_Weights_CPU_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln39_20"/></StgValue>
</operation>

<operation id="542" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:262 %bitcast_ln40_20 = bitcast i32 %gmem_addr_4_read

]]></Node>
<StgValue><ssdm name="bitcast_ln40_20"/></StgValue>
</operation>

<operation id="543" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:263 %gmem_addr_4_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read_1"/></StgValue>
</operation>

<operation id="544" st_id="32" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:271 %mul27_4 = fmul i32 %bitcast_ln39_20, i32 %bitcast_ln40_20

]]></Node>
<StgValue><ssdm name="mul27_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="545" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:152 %somme_179 = fadd i32 %somme_178, i32 %mul27_7

]]></Node>
<StgValue><ssdm name="somme_179"/></StgValue>
</operation>

<operation id="546" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:264 %bitcast_ln40_21 = bitcast i32 %gmem_addr_4_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln40_21"/></StgValue>
</operation>

<operation id="547" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:265 %gmem_addr_4_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read_2"/></StgValue>
</operation>

<operation id="548" st_id="33" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:271 %mul27_4 = fmul i32 %bitcast_ln39_20, i32 %bitcast_ln40_20

]]></Node>
<StgValue><ssdm name="mul27_4"/></StgValue>
</operation>

<operation id="549" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:274 %bitcast_ln39_21 = bitcast i32 %Layer1_Weights_CPU_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln39_21"/></StgValue>
</operation>

<operation id="550" st_id="33" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:275 %mul27_4_1 = fmul i32 %bitcast_ln39_21, i32 %bitcast_ln40_21

]]></Node>
<StgValue><ssdm name="mul27_4_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="551" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:170 %somme_180 = fadd i32 %somme_179, i32 %mul27_1

]]></Node>
<StgValue><ssdm name="somme_180"/></StgValue>
</operation>

<operation id="552" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:266 %bitcast_ln40_22 = bitcast i32 %gmem_addr_4_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln40_22"/></StgValue>
</operation>

<operation id="553" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:267 %gmem_addr_4_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read_3"/></StgValue>
</operation>

<operation id="554" st_id="34" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:275 %mul27_4_1 = fmul i32 %bitcast_ln39_21, i32 %bitcast_ln40_21

]]></Node>
<StgValue><ssdm name="mul27_4_1"/></StgValue>
</operation>

<operation id="555" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:278 %bitcast_ln39_22 = bitcast i32 %Layer1_Weights_CPU_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln39_22"/></StgValue>
</operation>

<operation id="556" st_id="34" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:279 %mul27_4_2 = fmul i32 %bitcast_ln39_22, i32 %bitcast_ln40_22

]]></Node>
<StgValue><ssdm name="mul27_4_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="557" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:170 %somme_180 = fadd i32 %somme_179, i32 %mul27_1

]]></Node>
<StgValue><ssdm name="somme_180"/></StgValue>
</operation>

<operation id="558" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:268 %bitcast_ln40_23 = bitcast i32 %gmem_addr_4_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln40_23"/></StgValue>
</operation>

<operation id="559" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:269 %gmem_addr_4_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read_4"/></StgValue>
</operation>

<operation id="560" st_id="35" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:279 %mul27_4_2 = fmul i32 %bitcast_ln39_22, i32 %bitcast_ln40_22

]]></Node>
<StgValue><ssdm name="mul27_4_2"/></StgValue>
</operation>

<operation id="561" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:282 %bitcast_ln39_23 = bitcast i32 %Layer1_Weights_CPU_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln39_23"/></StgValue>
</operation>

<operation id="562" st_id="35" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:283 %mul27_4_3 = fmul i32 %bitcast_ln39_23, i32 %bitcast_ln40_23

]]></Node>
<StgValue><ssdm name="mul27_4_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="563" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:170 %somme_180 = fadd i32 %somme_179, i32 %mul27_1

]]></Node>
<StgValue><ssdm name="somme_180"/></StgValue>
</operation>

<operation id="564" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:270 %bitcast_ln40_24 = bitcast i32 %gmem_addr_4_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln40_24"/></StgValue>
</operation>

<operation id="565" st_id="36" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:283 %mul27_4_3 = fmul i32 %bitcast_ln39_23, i32 %bitcast_ln40_23

]]></Node>
<StgValue><ssdm name="mul27_4_3"/></StgValue>
</operation>

<operation id="566" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:286 %bitcast_ln39_24 = bitcast i32 %Layer1_Weights_CPU_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln39_24"/></StgValue>
</operation>

<operation id="567" st_id="36" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:287 %mul27_4_4 = fmul i32 %bitcast_ln39_24, i32 %bitcast_ln40_24

]]></Node>
<StgValue><ssdm name="mul27_4_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="568" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:170 %somme_180 = fadd i32 %somme_179, i32 %mul27_1

]]></Node>
<StgValue><ssdm name="somme_180"/></StgValue>
</operation>

<operation id="569" st_id="37" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:287 %mul27_4_4 = fmul i32 %bitcast_ln39_24, i32 %bitcast_ln40_24

]]></Node>
<StgValue><ssdm name="mul27_4_4"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="570" st_id="38" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:174 %somme_181 = fadd i32 %somme_180, i32 %mul27_1_1

]]></Node>
<StgValue><ssdm name="somme_181"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="571" st_id="39" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:174 %somme_181 = fadd i32 %somme_180, i32 %mul27_1_1

]]></Node>
<StgValue><ssdm name="somme_181"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="572" st_id="40" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:174 %somme_181 = fadd i32 %somme_180, i32 %mul27_1_1

]]></Node>
<StgValue><ssdm name="somme_181"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="573" st_id="41" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:174 %somme_181 = fadd i32 %somme_180, i32 %mul27_1_1

]]></Node>
<StgValue><ssdm name="somme_181"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="574" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:178 %somme_182 = fadd i32 %somme_181, i32 %mul27_1_2

]]></Node>
<StgValue><ssdm name="somme_182"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="575" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:178 %somme_182 = fadd i32 %somme_181, i32 %mul27_1_2

]]></Node>
<StgValue><ssdm name="somme_182"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="576" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:178 %somme_182 = fadd i32 %somme_181, i32 %mul27_1_2

]]></Node>
<StgValue><ssdm name="somme_182"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="577" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:178 %somme_182 = fadd i32 %somme_181, i32 %mul27_1_2

]]></Node>
<StgValue><ssdm name="somme_182"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="578" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:182 %somme_183 = fadd i32 %somme_182, i32 %mul27_1_3

]]></Node>
<StgValue><ssdm name="somme_183"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="579" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:182 %somme_183 = fadd i32 %somme_182, i32 %mul27_1_3

]]></Node>
<StgValue><ssdm name="somme_183"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="580" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:182 %somme_183 = fadd i32 %somme_182, i32 %mul27_1_3

]]></Node>
<StgValue><ssdm name="somme_183"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="581" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:182 %somme_183 = fadd i32 %somme_182, i32 %mul27_1_3

]]></Node>
<StgValue><ssdm name="somme_183"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="582" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:186 %somme_184 = fadd i32 %somme_183, i32 %mul27_1_4

]]></Node>
<StgValue><ssdm name="somme_184"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="583" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:186 %somme_184 = fadd i32 %somme_183, i32 %mul27_1_4

]]></Node>
<StgValue><ssdm name="somme_184"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="584" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:186 %somme_184 = fadd i32 %somme_183, i32 %mul27_1_4

]]></Node>
<StgValue><ssdm name="somme_184"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="585" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:186 %somme_184 = fadd i32 %somme_183, i32 %mul27_1_4

]]></Node>
<StgValue><ssdm name="somme_184"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="586" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:204 %somme_185 = fadd i32 %somme_184, i32 %mul27_2

]]></Node>
<StgValue><ssdm name="somme_185"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="587" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:204 %somme_185 = fadd i32 %somme_184, i32 %mul27_2

]]></Node>
<StgValue><ssdm name="somme_185"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="588" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:204 %somme_185 = fadd i32 %somme_184, i32 %mul27_2

]]></Node>
<StgValue><ssdm name="somme_185"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="589" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:204 %somme_185 = fadd i32 %somme_184, i32 %mul27_2

]]></Node>
<StgValue><ssdm name="somme_185"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="590" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:208 %somme_186 = fadd i32 %somme_185, i32 %mul27_2_1

]]></Node>
<StgValue><ssdm name="somme_186"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="591" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:208 %somme_186 = fadd i32 %somme_185, i32 %mul27_2_1

]]></Node>
<StgValue><ssdm name="somme_186"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="592" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:208 %somme_186 = fadd i32 %somme_185, i32 %mul27_2_1

]]></Node>
<StgValue><ssdm name="somme_186"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="593" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:208 %somme_186 = fadd i32 %somme_185, i32 %mul27_2_1

]]></Node>
<StgValue><ssdm name="somme_186"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="594" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:212 %somme_187 = fadd i32 %somme_186, i32 %mul27_2_2

]]></Node>
<StgValue><ssdm name="somme_187"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="595" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:212 %somme_187 = fadd i32 %somme_186, i32 %mul27_2_2

]]></Node>
<StgValue><ssdm name="somme_187"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="596" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:212 %somme_187 = fadd i32 %somme_186, i32 %mul27_2_2

]]></Node>
<StgValue><ssdm name="somme_187"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="597" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:212 %somme_187 = fadd i32 %somme_186, i32 %mul27_2_2

]]></Node>
<StgValue><ssdm name="somme_187"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="598" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:216 %somme_188 = fadd i32 %somme_187, i32 %mul27_2_3

]]></Node>
<StgValue><ssdm name="somme_188"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="599" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:216 %somme_188 = fadd i32 %somme_187, i32 %mul27_2_3

]]></Node>
<StgValue><ssdm name="somme_188"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="600" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:216 %somme_188 = fadd i32 %somme_187, i32 %mul27_2_3

]]></Node>
<StgValue><ssdm name="somme_188"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="601" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:216 %somme_188 = fadd i32 %somme_187, i32 %mul27_2_3

]]></Node>
<StgValue><ssdm name="somme_188"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="602" st_id="70" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:220 %somme_189 = fadd i32 %somme_188, i32 %mul27_2_4

]]></Node>
<StgValue><ssdm name="somme_189"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="603" st_id="71" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:220 %somme_189 = fadd i32 %somme_188, i32 %mul27_2_4

]]></Node>
<StgValue><ssdm name="somme_189"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="604" st_id="72" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:220 %somme_189 = fadd i32 %somme_188, i32 %mul27_2_4

]]></Node>
<StgValue><ssdm name="somme_189"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="605" st_id="73" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:220 %somme_189 = fadd i32 %somme_188, i32 %mul27_2_4

]]></Node>
<StgValue><ssdm name="somme_189"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="606" st_id="74" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:238 %somme_190 = fadd i32 %somme_189, i32 %mul27_3

]]></Node>
<StgValue><ssdm name="somme_190"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="607" st_id="75" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:238 %somme_190 = fadd i32 %somme_189, i32 %mul27_3

]]></Node>
<StgValue><ssdm name="somme_190"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="608" st_id="76" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:238 %somme_190 = fadd i32 %somme_189, i32 %mul27_3

]]></Node>
<StgValue><ssdm name="somme_190"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="609" st_id="77" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:238 %somme_190 = fadd i32 %somme_189, i32 %mul27_3

]]></Node>
<StgValue><ssdm name="somme_190"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="610" st_id="78" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:242 %somme_191 = fadd i32 %somme_190, i32 %mul27_3_1

]]></Node>
<StgValue><ssdm name="somme_191"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="611" st_id="79" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:242 %somme_191 = fadd i32 %somme_190, i32 %mul27_3_1

]]></Node>
<StgValue><ssdm name="somme_191"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="612" st_id="80" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:242 %somme_191 = fadd i32 %somme_190, i32 %mul27_3_1

]]></Node>
<StgValue><ssdm name="somme_191"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="613" st_id="81" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:242 %somme_191 = fadd i32 %somme_190, i32 %mul27_3_1

]]></Node>
<StgValue><ssdm name="somme_191"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="614" st_id="82" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:246 %somme_192 = fadd i32 %somme_191, i32 %mul27_3_2

]]></Node>
<StgValue><ssdm name="somme_192"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="615" st_id="83" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:246 %somme_192 = fadd i32 %somme_191, i32 %mul27_3_2

]]></Node>
<StgValue><ssdm name="somme_192"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="616" st_id="84" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:246 %somme_192 = fadd i32 %somme_191, i32 %mul27_3_2

]]></Node>
<StgValue><ssdm name="somme_192"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="617" st_id="85" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:246 %somme_192 = fadd i32 %somme_191, i32 %mul27_3_2

]]></Node>
<StgValue><ssdm name="somme_192"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="618" st_id="86" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:250 %somme_193 = fadd i32 %somme_192, i32 %mul27_3_3

]]></Node>
<StgValue><ssdm name="somme_193"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="619" st_id="87" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:250 %somme_193 = fadd i32 %somme_192, i32 %mul27_3_3

]]></Node>
<StgValue><ssdm name="somme_193"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="620" st_id="88" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:250 %somme_193 = fadd i32 %somme_192, i32 %mul27_3_3

]]></Node>
<StgValue><ssdm name="somme_193"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="621" st_id="89" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:250 %somme_193 = fadd i32 %somme_192, i32 %mul27_3_3

]]></Node>
<StgValue><ssdm name="somme_193"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="622" st_id="90" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:254 %somme_194 = fadd i32 %somme_193, i32 %mul27_3_4

]]></Node>
<StgValue><ssdm name="somme_194"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="623" st_id="91" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:254 %somme_194 = fadd i32 %somme_193, i32 %mul27_3_4

]]></Node>
<StgValue><ssdm name="somme_194"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="624" st_id="92" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:254 %somme_194 = fadd i32 %somme_193, i32 %mul27_3_4

]]></Node>
<StgValue><ssdm name="somme_194"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="625" st_id="93" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:254 %somme_194 = fadd i32 %somme_193, i32 %mul27_3_4

]]></Node>
<StgValue><ssdm name="somme_194"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="626" st_id="94" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:272 %somme_195 = fadd i32 %somme_194, i32 %mul27_4

]]></Node>
<StgValue><ssdm name="somme_195"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="627" st_id="95" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:272 %somme_195 = fadd i32 %somme_194, i32 %mul27_4

]]></Node>
<StgValue><ssdm name="somme_195"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="628" st_id="96" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:272 %somme_195 = fadd i32 %somme_194, i32 %mul27_4

]]></Node>
<StgValue><ssdm name="somme_195"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="629" st_id="97" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:272 %somme_195 = fadd i32 %somme_194, i32 %mul27_4

]]></Node>
<StgValue><ssdm name="somme_195"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="630" st_id="98" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:276 %somme_196 = fadd i32 %somme_195, i32 %mul27_4_1

]]></Node>
<StgValue><ssdm name="somme_196"/></StgValue>
</operation>

<operation id="661" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0">
<![CDATA[
kernelRow_Loop.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="631" st_id="99" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:276 %somme_196 = fadd i32 %somme_195, i32 %mul27_4_1

]]></Node>
<StgValue><ssdm name="somme_196"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="632" st_id="100" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:276 %somme_196 = fadd i32 %somme_195, i32 %mul27_4_1

]]></Node>
<StgValue><ssdm name="somme_196"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="633" st_id="101" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:276 %somme_196 = fadd i32 %somme_195, i32 %mul27_4_1

]]></Node>
<StgValue><ssdm name="somme_196"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="634" st_id="102" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:280 %somme_197 = fadd i32 %somme_196, i32 %mul27_4_2

]]></Node>
<StgValue><ssdm name="somme_197"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="635" st_id="103" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:280 %somme_197 = fadd i32 %somme_196, i32 %mul27_4_2

]]></Node>
<StgValue><ssdm name="somme_197"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="636" st_id="104" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:280 %somme_197 = fadd i32 %somme_196, i32 %mul27_4_2

]]></Node>
<StgValue><ssdm name="somme_197"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="637" st_id="105" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:280 %somme_197 = fadd i32 %somme_196, i32 %mul27_4_2

]]></Node>
<StgValue><ssdm name="somme_197"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="638" st_id="106" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:284 %somme_198 = fadd i32 %somme_197, i32 %mul27_4_3

]]></Node>
<StgValue><ssdm name="somme_198"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="639" st_id="107" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:284 %somme_198 = fadd i32 %somme_197, i32 %mul27_4_3

]]></Node>
<StgValue><ssdm name="somme_198"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="640" st_id="108" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:284 %somme_198 = fadd i32 %somme_197, i32 %mul27_4_3

]]></Node>
<StgValue><ssdm name="somme_198"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="641" st_id="109" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:284 %somme_198 = fadd i32 %somme_197, i32 %mul27_4_3

]]></Node>
<StgValue><ssdm name="somme_198"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="642" st_id="110" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:288 %somme_199 = fadd i32 %somme_198, i32 %mul27_4_4

]]></Node>
<StgValue><ssdm name="somme_199"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="643" st_id="111" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:288 %somme_199 = fadd i32 %somme_198, i32 %mul27_4_4

]]></Node>
<StgValue><ssdm name="somme_199"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="644" st_id="112" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:288 %somme_199 = fadd i32 %somme_198, i32 %mul27_4_4

]]></Node>
<StgValue><ssdm name="somme_199"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="645" st_id="113" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:288 %somme_199 = fadd i32 %somme_198, i32 %mul27_4_4

]]></Node>
<StgValue><ssdm name="somme_199"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="646" st_id="114" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:289 %tmp_1 = call i32 @SIGMOID, i32 %somme_199, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="647" st_id="115" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:289 %tmp_1 = call i32 @SIGMOID, i32 %somme_199, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="648" st_id="116" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:289 %tmp_1 = call i32 @SIGMOID, i32 %somme_199, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="649" st_id="117" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:289 %tmp_1 = call i32 @SIGMOID, i32 %somme_199, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="650" st_id="118" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:289 %tmp_1 = call i32 @SIGMOID, i32 %somme_199, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="651" st_id="119" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:289 %tmp_1 = call i32 @SIGMOID, i32 %somme_199, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="652" st_id="120" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:289 %tmp_1 = call i32 @SIGMOID, i32 %somme_199, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="653" st_id="121" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:289 %tmp_1 = call i32 @SIGMOID, i32 %somme_199, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="654" st_id="122" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:289 %tmp_1 = call i32 @SIGMOID, i32 %somme_199, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="655" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
convolutionRow.split:85 %specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 25, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln34"/></StgValue>
</operation>

<operation id="656" st_id="123" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:289 %tmp_1 = call i32 @SIGMOID, i32 %somme_199, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="657" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="10">
<![CDATA[
convolutionRow.split:292 %zext_ln43 = zext i10 %add_ln43

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="658" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:293 %bitcast_ln43 = bitcast i32 %tmp_1

]]></Node>
<StgValue><ssdm name="bitcast_ln43"/></StgValue>
</operation>

<operation id="659" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:294 %Layer2_Neurons_CPU_addr = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr"/></StgValue>
</operation>

<operation id="660" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
convolutionRow.split:295 %store_ln43 = store i32 %bitcast_ln43, i10 %Layer2_Neurons_CPU_addr

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
