{
    "CPU" : {
        "moduleType": "CPU",
        "verilogName": "picorv32_axi",
        "addrBits": 0,
        "parameters": {
            "Verilog Instance Name": {
                "paramName": "Verilog Instance Name",
                "paramType": "Symbol",
                "important": false
            },
            "PC Start Address": {
                "paramName": "PC Start Address",
                "verilogName": "PROGADDR_RESET",
                "paramType": "Hexadecimal",
                "important": true
            },
            "Stack Address": {
                "paramName": "Stack Address",
                "verilogName": "STACKADDR",
                "paramType": "Hexadecimal",
                "important": true
            }
        },
        "interfaces": [
            {
                "type": "AXI5_Lite_IF",
                "port": "AXI_IF",
                "pinmap": []
            }
        ]
    },
    "Memory" : {
        "moduleType": "Memory",
        "verilogName": "mem_m10k",
        "addrBits": 0,
        "parameters": {
            "Verilog Instance Name": {
                "paramName": "Verilog Instance Name",
                "paramType": "Symbol",
                "important": false
            },
            "Base Address": {
                "paramName": "Base Address",
                "verilogName": "ADDR",
                "paramType": "Hexadecimal",
                "important": true
            },
            "Address Width": {
                "paramName": "Address Width",
                "verilogName": "N_ADDR_BITS",
                "paramType": "Int",
                "important": true
            }
        },
        "interfaces": [
            {
                "type": "Simple_Mem_IF",
                "port": "Bus",
                "pinmap": []
            }
        ]
    },
    "GPIO" : {
        "moduleType": "GPIO",
        "verilogName": "IP_GPIO_Main",
        "addrBits": 4,
        "parameters":{
            "Verilog Instance Name": {
                "paramName": "Verilog Instance Name",
                "paramType": "Symbol",
                "important": false
            },
            "Base Address": {
                "paramName": "Base Address",
                "verilogName": "ADDR",
                "paramType": "Hexadecimal",
                "important": true
            },
            "Width": {
                "paramName": "Width",
                "verilogName": "PINS",
                "paramType": "Int",
                "max": 32,
                "min": 1,
                "default": "8",
                "important": true
            }
        },
        "interfaces": [
            {
                "type": "Simple_Mem_IF",
                "port": "Bus",
                "pinmap": []
            },
            {
                "type": "IP_GPIO_IF",
                "port": "Pins",
                "pinmap": [
                    ["pins[0]", "GPIO", "inout"]
                ]
            }
        ]
    },
    "SPI_MANAGER" : {
        "moduleType": "SPI_MANAGER",
        "verilogName": "IP_SPI_M_Main",
        "addrBits": 5,
        "parameters": {
            "Verilog Instance Name": {
                "paramName": "Verilog Instance Name",
                "paramType": "Symbol",
                "important": false
            },
            "Base Address": {
                "paramName": "Base Address",
                "verilogName": "ADDR",
                "paramType": "Hexadecimal",
                "important": true
            }
        },
        "interfaces": [
            {
                "type": "Simple_Mem_IF",
                "port": "Bus",
                "pinmap": []
            },
            {
                "type": "IP_SPI_M_IF",
                "port": "SPI_IF",
                "pinmap": [
                    ["CS", "GPIO", "output"],
                    ["SCK", "GPIO", "output"],
                    ["DOUT", "GPIO", "output"],
                    ["DIN", "GPIO", "input"]
                ]
            }
        ]
    },
    "I2C_MANAGER": {
        "moduleType": "I2C_MANAGER",
        "verilogName": "IP_I2C_M_Main",
        "addrBits": 5,
        "parameters": {
            "Verilog Instance Name": {
                "paramName": "Verilog Instance Name",
                "paramType": "Symbol",
                "important": false
            },
            "Base Address": {
                "paramName": "Base Address",
                "verilogName": "ADDR",
                "paramType": "Hexadecimal",
                "important": true
            },
            "Bus Frequency (Hz)": {
                "paramName": "System Bus Frequency (Hz)",
                "verilogName": "BUS_CLK_HZ",
                "paramType": "Int",
                "source": "SystemClkFreq",
                "important": false
            }
        },
        "interfaces": [
            {
                "type": "Simple_Mem_IF",
                "port": "Bus",
                "pinmap": []
            },
            {
                "type": "IP_I2C_M_IF",
                "port": "I2C_IF",
                "pinmap": [
                    ["SCL", "FPGA_I2C_SCLK", "output"],
                    ["SDA", "FPGA_I2C_SDAT", "inout"]
                ]
            }
        ]
    }
}
