---
title: Implement basic SIMD loads/stores
status: closed
priority: 2
issue-type: task
created-at: "2026-01-05T21:59:34.850875+02:00"
closed-at: "2026-01-06T21:29:55.710941+02:00"
---

File: src/codegen/lower_aarch64.zig. Lower vector load/store IR opcodes to LDR/STR with Q-register variants. Handle 64-bit (D) and 128-bit (Q) vectors. Support immediate offset addressing. Reference: Cranelift lower.isle vector load/store patterns. Part of Phase 3 SIMD. Estimate: 1 day.
