
*** Running vivado
    with args -log design_1_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cnn_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_cnn_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W14_6_opt'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2019/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.cache/ip 
Command: synth_design -top design_1_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 832.836 ; gain = 176.918
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_cnn_0_0' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/synth/design_1_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:12]
	Parameter ap_ST_fsm_state1 bound to: 26'b00000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 26'b00000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 26'b00000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 26'b00000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 26'b00000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 26'b00000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 26'b00000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 26'b00000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 26'b00000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 26'b00000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 26'b00000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 26'b00000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 26'b00000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 26'b00000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 26'b00000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 26'b00000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 26'b00000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 26'b00000000100000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 26'b00000001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 26'b00000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 26'b00000100000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 26'b00001000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 26'b00010000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 26'b00100000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 26'b01000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 26'b10000000000000000000000000 
	Parameter C_S_AXI_CRTL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:125]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_bias_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_1_bias_V.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_bias_V_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_1_bias_V.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 50 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_1_bias_V.v:18]
INFO: [Synth 8-3876] $readmem data file './cnn_dense_1_bias_V_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_1_bias_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_bias_V_rom' (1#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_1_bias_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_bias_V' (2#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_1_bias_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_weighpcA' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_1_weighpcA.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 20000 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_weighpcA_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_1_weighpcA.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 20000 - type: integer 
INFO: [Synth 8-3876] $readmem data file './cnn_dense_1_weighpcA_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_1_weighpcA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_weighpcA_rom' (3#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_1_weighpcA.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_weighpcA' (4#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_1_weighpcA.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_bias_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_2_bias_V.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_bias_V_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_2_bias_V.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_2_bias_V.v:18]
INFO: [Synth 8-3876] $readmem data file './cnn_dense_2_bias_V_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_2_bias_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_bias_V_rom' (5#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_2_bias_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_bias_V' (6#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_2_bias_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_weighqcK' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_2_weighqcK.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 1500 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_weighqcK_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_2_weighqcK.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1500 - type: integer 
INFO: [Synth 8-3876] $readmem data file './cnn_dense_2_weighqcK_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_2_weighqcK.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_weighqcK_rom' (7#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_2_weighqcK.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_weighqcK' (8#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_2_weighqcK.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_out_biarcU' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_out_biarcU.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_out_biarcU_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_out_biarcU.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_out_biarcU.v:18]
INFO: [Synth 8-3876] $readmem data file './cnn_dense_out_biarcU_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_out_biarcU.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_out_biarcU_rom' (9#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_out_biarcU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_out_biarcU' (10#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_out_biarcU.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_out_weisc4' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_out_weisc4.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 300 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_out_weisc4_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_out_weisc4.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 300 - type: integer 
INFO: [Synth 8-3876] $readmem data file './cnn_dense_out_weisc4_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_out_weisc4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_out_weisc4_rom' (11#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_out_weisc4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_out_weisc4' (12#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_out_weisc4.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_CRTL_BUS_s_axi' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_CRTL_BUS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_CRTL_BUS_s_axi.v:184]
INFO: [Synth 8-6155] done synthesizing module 'cnn_CRTL_BUS_s_axi' (13#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_CRTL_BUS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_array_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_array_V.v:58]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_array_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_array_V.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_array_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_array_V_ram' (14#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_array_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_array_V' (15#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_array_V.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_input_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_conv_1_input_V.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_input_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_conv_1_input_V.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_conv_1_input_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_input_V_ram' (16#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_conv_1_input_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_input_V' (17#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_conv_1_input_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_out_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_conv_1_out_V.v:52]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 4056 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_out_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_conv_1_out_V.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4056 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_conv_1_out_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_out_V_ram' (18#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_conv_1_out_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_out_V' (19#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_conv_1_out_V.v:52]
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_1_outde' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_max_pool_1_outde.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 1014 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_1_outde_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_max_pool_1_outde.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1014 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_max_pool_1_outde.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_1_outde_ram' (20#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_max_pool_1_outde.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_1_outde' (21#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_max_pool_1_outde.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_2_out_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_conv_2_out_V.v:52]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 1936 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_2_out_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_conv_2_out_V.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1936 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_conv_2_out_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_2_out_V_ram' (22#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_conv_2_out_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_2_out_V' (23#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_conv_2_out_V.v:52]
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_2_ouudo' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_max_pool_2_ouudo.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_2_ouudo_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_max_pool_2_ouudo.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_max_pool_2_ouudo.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_2_ouudo_ram' (24#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_max_pool_2_ouudo.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_2_ouudo' (25#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_max_pool_2_ouudo.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_out_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_1_out_V.v:40]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_out_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_1_out_V.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 50 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_1_out_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_out_V_ram' (26#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_1_out_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_out_V' (27#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_1_out_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_out_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_2_out_V.v:40]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_out_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_2_out_V.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_2_out_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_out_V_ram' (28#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_2_out_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_out_V' (29#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dense_2_out_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_prediction_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_prediction_V.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_prediction_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_prediction_V.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_prediction_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_prediction_V_ram' (30#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_prediction_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_prediction_V' (31#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_prediction_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'soft_max' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state4 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state10 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state38 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:69]
INFO: [Synth 8-6157] synthesizing module 'exp_15_7_s' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s.v:36]
INFO: [Synth 8-6157] synthesizing module 'exp_15_7_s_f_x_lslbW' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_f_x_lslbW.v:39]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'exp_15_7_s_f_x_lslbW_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_f_x_lslbW.v:6]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_f_x_lslbW.v:18]
INFO: [Synth 8-3876] $readmem data file './exp_15_7_s_f_x_lslbW_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_f_x_lslbW.v:21]
INFO: [Synth 8-6155] done synthesizing module 'exp_15_7_s_f_x_lslbW_rom' (32#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_f_x_lslbW.v:6]
INFO: [Synth 8-6155] done synthesizing module 'exp_15_7_s_f_x_lslbW' (33#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_f_x_lslbW.v:39]
INFO: [Synth 8-6157] synthesizing module 'exp_15_7_s_exp_x_mb6' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_exp_x_mb6.v:39]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'exp_15_7_s_exp_x_mb6_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_exp_x_mb6.v:6]
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_exp_x_mb6.v:18]
INFO: [Synth 8-3876] $readmem data file './exp_15_7_s_exp_x_mb6_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_exp_x_mb6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'exp_15_7_s_exp_x_mb6_rom' (34#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_exp_x_mb6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'exp_15_7_s_exp_x_mb6' (35#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_exp_x_mb6.v:39]
INFO: [Synth 8-6157] synthesizing module 'exp_15_7_s_exp_x_ncg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_exp_x_ncg.v:39]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'exp_15_7_s_exp_x_ncg_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_exp_x_ncg.v:6]
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_exp_x_ncg.v:18]
INFO: [Synth 8-3876] $readmem data file './exp_15_7_s_exp_x_ncg_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_exp_x_ncg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'exp_15_7_s_exp_x_ncg_rom' (36#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_exp_x_ncg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'exp_15_7_s_exp_x_ncg' (37#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s_exp_x_ncg.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s.v:344]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s.v:414]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s.v:440]
INFO: [Synth 8-6155] done synthesizing module 'exp_15_7_s' (38#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'cnn_sdiv_22ns_14socq' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:152]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 26 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_sdiv_22ns_14socq_div' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:73]
	Parameter in0_WIDTH bound to: 22 - type: integer 
	Parameter in1_WIDTH bound to: 14 - type: integer 
	Parameter out_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_sdiv_22ns_14socq_div_u' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:7]
	Parameter in0_WIDTH bound to: 22 - type: integer 
	Parameter in1_WIDTH bound to: 14 - type: integer 
	Parameter out_WIDTH bound to: 14 - type: integer 
	Parameter cal_WIDTH bound to: 22 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[21].divisor_tmp_reg[22] was removed.  [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:56]
INFO: [Synth 8-6155] done synthesizing module 'cnn_sdiv_22ns_14socq_div_u' (39#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_sdiv_22ns_14socq_div' (40#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:73]
INFO: [Synth 8-6155] done synthesizing module 'cnn_sdiv_22ns_14socq' (41#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:152]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1204]
INFO: [Synth 8-6155] done synthesizing module 'soft_max' (42#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state6 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state8 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state9 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2.v:56]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weihbi' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2_conv_2_weihbi.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 864 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weihbi_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2_conv_2_weihbi.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 864 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weihbi_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2_conv_2_weihbi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weihbi_rom' (43#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2_conv_2_weihbi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weihbi' (44#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2_conv_2_weihbi.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_biaibs' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2_conv_2_biaibs.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_biaibs_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2_conv_2_biaibs.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2_conv_2_biaibs.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_biaibs_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2_conv_2_biaibs.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_biaibs_rom' (45#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2_conv_2_biaibs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_biaibs' (46#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2_conv_2_biaibs.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_dcmp_64ns_64ndEe' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dcmp_64ns_64ndEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dcmp_0_no_dsp_64' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dcmp_0_no_dsp_64' (57#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dcmp_64ns_64ndEe' (58#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_dcmp_64ns_64ndEe.v:8]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4njbC' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_4njbC.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4njbC_DSP48_3' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_4njbC.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4njbC_DSP48_3' (59#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_4njbC.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4njbC' (60#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_4njbC.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10s_1kbM' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mul_mul_10s_1kbM.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10s_1kbM_DSP48_4' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mul_mul_10s_1kbM.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10s_1kbM_DSP48_4' (61#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mul_mul_10s_1kbM.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10s_1kbM' (62#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mul_mul_10s_1kbM.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2.v:923]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2.v:973]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2.v:975]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2.v:977]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2.v:979]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2.v:981]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2.v:983]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2.v:985]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2.v:987]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2.v:989]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2.v:991]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2.v:993]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2.v:995]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2.v:997]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2.v:1037]
INFO: [Synth 8-6155] done synthesizing module 'conv_2' (63#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_1' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state5 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1.v:56]
INFO: [Synth 8-6157] synthesizing module 'conv_1_conv_1_weibkb' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1_conv_1_weibkb.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 54 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1_conv_1_weibkb_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1_conv_1_weibkb.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 54 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1_conv_1_weibkb.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_weibkb_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1_conv_1_weibkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_1_conv_1_weibkb_rom' (64#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1_conv_1_weibkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_1_conv_1_weibkb' (65#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1_conv_1_weibkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_1_conv_1_biacud' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1_conv_1_biacud.v:39]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1_conv_1_biacud_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1_conv_1_biacud.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1_conv_1_biacud.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_biacud_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1_conv_1_biacud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_1_conv_1_biacud_rom' (66#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1_conv_1_biacud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_1_conv_1_biacud' (67#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1_conv_1_biacud.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_5neOg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_5neOg.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_5neOg_DSP48_0' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_5neOg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_5neOg_DSP48_0' (68#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_5neOg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_5neOg' (69#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_5neOg.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_9s_14fYi' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mul_mul_9s_14fYi.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_9s_14fYi_DSP48_1' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mul_mul_9s_14fYi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_9s_14fYi_DSP48_1' (70#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mul_mul_9s_14fYi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_9s_14fYi' (71#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mul_mul_9s_14fYi.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1.v:813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1.v:861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1.v:863]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1.v:865]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1.v:867]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1.v:869]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1.v:871]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1.v:873]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1.v:875]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1.v:917]
INFO: [Synth 8-6155] done synthesizing module 'conv_1' (72#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pool_1' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_5ng8j' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_5ng8j.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_5ng8j_DSP48_2' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_5ng8j.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_5ng8j_DSP48_2' (73#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_5ng8j.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_5ng8j' (74#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_5ng8j.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_1.v:596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_1.v:630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_1.v:632]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_1.v:634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_1.v:636]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_1.v:638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_1.v:640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_1.v:642]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_1.v:644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_1.v:646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_1.v:648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_1.v:650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_1.v:652]
INFO: [Synth 8-6155] done synthesizing module 'max_pool_1' (75#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pool_2' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_2.v:61]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_2.v:549]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_2.v:573]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_2.v:575]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_2.v:577]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_2.v:579]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_2.v:581]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_2.v:583]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_2.v:585]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_2.v:587]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_2.v:589]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_2.v:591]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_2.v:593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_2.v:595]
INFO: [Synth 8-6155] done synthesizing module 'max_pool_2' (76#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'flat' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/flat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/flat.v:51]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/flat.v:403]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/flat.v:405]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/flat.v:407]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/flat.v:409]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/flat.v:411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/flat.v:413]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/flat.v:415]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/flat.v:417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/flat.v:419]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/flat.v:421]
INFO: [Synth 8-6155] done synthesizing module 'flat' (77#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/flat.v:10]
INFO: [Synth 8-6157] synthesizing module 'cnn_fpext_32ns_64vdy' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_fpext_32ns_64vdy.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fpext_0_no_dsp_32' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fpext_0_no_dsp_32' (82#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fpext_32ns_64vdy' (83#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_fpext_32ns_64vdy.v:8]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_9nwdI' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_9nwdI.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_9nwdI_DSP48_5' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_9nwdI.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_9nwdI_DSP48_5' (84#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_9nwdI.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_9nwdI' (85#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_9nwdI.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_14xdS' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_14xdS.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_14xdS_DSP48_6' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_14xdS.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_14xdS_DSP48_6' (86#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_14xdS.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_14xdS' (87#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_14xdS.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_9syd2' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_9syd2.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_9syd2_DSP48_7' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_9syd2.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_9syd2_DSP48_7' (88#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_9syd2.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_9syd2' (89#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_9syd2.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_13zec' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_13zec.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_13zec_DSP48_8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_13zec.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_13zec_DSP48_8' (90#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_13zec.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_13zec' (91#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_mac_muladd_13zec.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2568]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2628]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2632]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2636]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2642]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2654]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2658]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2660]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2740]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (92#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cnn_0_0' (93#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/synth/design_1_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_c_tdata[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 995.121 ; gain = 339.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 995.121 ; gain = 339.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 995.121 ; gain = 339.203
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1084.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1096.289 ; gain = 12.074
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1096.289 ; gain = 440.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1096.289 ; gain = 440.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1096.289 ; gain = 440.371
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'cnn_CRTL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'cnn_CRTL_BUS_s_axi'
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s.v:424]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/exp_15_7_s.v:434]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '22' to '14' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].dividend_tmp_reg[22]' and it is trimmed from '22' to '14' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn_sdiv_22ns_14socq.v:55]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter1_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1218]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter2_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1219]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter3_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1220]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter4_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1221]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter5_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1222]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter6_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1223]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter7_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1224]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter8_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1225]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter9_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1226]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter10_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1227]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter11_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1228]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter12_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1229]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter13_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1230]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter14_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1231]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter15_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1232]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter16_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1233]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter17_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1234]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter18_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1235]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter19_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1236]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter20_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1237]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter21_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1238]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter22_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1239]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter23_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1240]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter24_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1241]
INFO: [Synth 8-4471] merging register 'zext_ln29_reg_340_pp2_iter25_reg_reg[63:4]' into 'zext_ln29_reg_340_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/soft_max.v:1198]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'zext_ln203_10_reg_1237_reg[4:0]' into 'zext_ln26_reg_1232_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_2.v:501]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'zext_ln203_14_reg_1108_reg[2:0]' into 'zext_ln23_reg_1103_reg[2:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/conv_1.v:430]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1494_10_reg_746_reg' and it is trimmed from '13' to '12' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_1.v:311]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1494_14_reg_756_reg' and it is trimmed from '13' to '12' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_1.v:312]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_3_reg_761_reg' and it is trimmed from '11' to '10' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_1.v:313]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_2.v:381]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/max_pool_2.v:395]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln70_reg_2273_reg[63:4]' into 'zext_ln48_reg_2231_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:2624]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_8_reg_2080_reg' and it is trimmed from '11' to '10' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:1334]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln203_reg_2067_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ipshared/6889/hdl/verilog/cnn.v:1421]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'cnn_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'cnn_CRTL_BUS_s_axi'
INFO: [Synth 8-3971] The signal "cnn_dense_array_V_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1096.289 ; gain = 440.371
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/cnn_fpext_32ns_64vdy_U37/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/cnn_fpext_32ns_64vdy_U37/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/cnn_fpext_32ns_64vdy_U37/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/cnn_fpext_32ns_64vdy_U37/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/cnn_fpext_32ns_64vdy_U37/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/cnn_fpext_32ns_64vdy_U37/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal "inst/dense_array_V_U/cnn_dense_array_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/trunc_ln893_reg_1350_reg[0]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[0]' (FDE) to 'inst/grp_conv_2_fu_792/icmp_ln908_reg_1345_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[1]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/zext_ln203_10_reg_1237_reg[10]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[2]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[3]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[4]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[5]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[6]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[7]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[8]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[9]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[10]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[11]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[12]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[13]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[14]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[15]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[16]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[17]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[18]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[19]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[20]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[21]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[22]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[23]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[24]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[25]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[26]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[27]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[28]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[29]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[30]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/or_ln_reg_1340_reg[31]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[5]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[6]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[7]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[8]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[9]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[10]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[11]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[12]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[13]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[14]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[15]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[16]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[17]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[18]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[19]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[20]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[21]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[22]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[23]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[24]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[25]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[26]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[27]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[28]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[29]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[30]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[31]' (FDE) to 'inst/grp_conv_2_fu_792/sub_ln894_reg_1334_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv_2_fu_792/\icmp_ln908_reg_1345_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv_2_fu_792/\icmp_ln924_reg_1360_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[63]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din0_buf1_reg[57]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din0_buf1_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din0_buf1_reg[56]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din0_buf1_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din0_buf1_reg[58]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din0_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din0_buf1_reg[59]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din0_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din0_buf1_reg[60]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din0_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[5]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[0]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[1]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[2]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[3]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[4]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[11]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[6]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[7]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[8]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[9]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[10]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[17]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[12]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[13]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[14]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[15]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[16]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[23]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[18]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[19]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[20]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[21]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[22]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[29]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[24]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[25]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[26]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[27]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[28]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[35]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[30]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/din1_buf1_reg[31]' (FD) to 'inst/grp_conv_2_fu_792/cnn_dcmp_64ns_64ndEe_U15/opcode_buf1_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv_2_fu_792/\cnn_dcmp_64ns_64ndEe_U15/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_max_pool_2_fu_818/\zext_ln1494_5_reg_659_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pool_2_fu_818/\zext_ln29_1_reg_625_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pool_2_fu_818/\zext_ln1494_2_reg_649_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_max_pool_2_fu_818/\select_ln13_3_reg_644_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pool_2_fu_818/\zext_ln1494_2_reg_649_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_flat_fu_824/add_ln15_fu_201_p2_inferred/\i_0_reg_106_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_flat_fu_824/add_ln15_fu_201_p2_inferred/\i_0_reg_106_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_flat_fu_824/add_ln15_fu_201_p2_inferred/\i_0_reg_106_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_flat_fu_824/add_ln15_fu_201_p2_inferred/\i_0_reg_106_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\grp_exp_15_7_s_fu_155/f_x_lsb_table_V_U/exp_15_7_s_f_x_lslbW_rom_U/q0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_soft_max_fu_780/\grp_exp_15_7_s_fu_155/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/dividend0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/dividend0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/dividend0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/dividend0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/dividend0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/dividend0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/cnn_fpext_32ns_64vdy_U37/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv_1_fu_802/\icmp_ln908_reg_1191_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pool_1_fu_812/add_ln1494_9_fu_420_p2__3)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_max_pool_1_fu_812/\select_ln13_7_reg_726_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv_1_fu_802/\cnn_dcmp_64ns_64ndEe_U1/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv_1_fu_802/\cnn_dcmp_64ns_64ndEe_U1/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv_1_fu_802/\icmp_ln924_reg_1206_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pool_1_fu_812/\mul_ln1494_reg_720_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pool_1_fu_812/\mul_ln1494_reg_720_reg[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv_2_fu_792/\zext_ln203_10_reg_1237_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/cnn_CRTL_BUS_s_axi_U/\rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\icmp_ln958_reg_2309_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln48_reg_2231_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/dividend_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/dividend_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/dividend_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/dividend_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/dividend_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/dividend_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/dividend_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[0].remd_tmp_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[0].remd_tmp_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[0].remd_tmp_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[0].remd_tmp_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[0].remd_tmp_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[0].remd_tmp_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[0].remd_tmp_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/cnn_fpext_32ns_64vdy_U37/\dout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[0].dividend_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[0].dividend_tmp_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[0].dividend_tmp_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[0].dividend_tmp_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[0].dividend_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[0].dividend_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[0].dividend_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[1].remd_tmp_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[1].remd_tmp_reg[2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[1].remd_tmp_reg[2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[1].remd_tmp_reg[2][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[1].remd_tmp_reg[2][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[1].remd_tmp_reg[2][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[1].dividend_tmp_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[1].dividend_tmp_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[1].dividend_tmp_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[1].dividend_tmp_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[1].dividend_tmp_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[1].dividend_tmp_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[1].dividend_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[2].remd_tmp_reg[3][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[2].remd_tmp_reg[3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[2].remd_tmp_reg[3][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[2].remd_tmp_reg[3][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[2].remd_tmp_reg[3][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[2].dividend_tmp_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[2].dividend_tmp_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[2].dividend_tmp_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_780/\cnn_sdiv_22ns_14socq_U33/cnn_sdiv_22ns_14socq_div_U/cnn_sdiv_22ns_14socq_div_u_0/loop[2].dividend_tmp_reg[3][7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module cnn_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module cnn_CRTL_BUS_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:23 ; elapsed = 00:03:28 . Memory (MB): peak = 1837.184 ; gain = 1181.266
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_4_1/dense_array_V_U/cnn_dense_array_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_1/dense_array_V_U/cnn_dense_array_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_2/conv_1_input_V_U/cnn_conv_1_input_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_4/conv_1_out_V_U/cnn_conv_1_out_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_4/conv_1_out_V_U/cnn_conv_1_out_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_4/conv_1_out_V_U/cnn_conv_1_out_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_4/conv_1_out_V_U/cnn_conv_1_out_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_5/max_pool_1_out_V_U/cnn_max_pool_1_outde_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_7/conv_2_out_V_U/cnn_conv_2_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_7/conv_2_out_V_U/cnn_conv_2_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_8/max_pool_2_out_V_U/cnn_max_pool_2_ouudo_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_9/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:30 ; elapsed = 00:03:36 . Memory (MB): peak = 1837.184 ; gain = 1181.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:32 ; elapsed = 00:03:38 . Memory (MB): peak = 1837.184 ; gain = 1181.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/dense_array_V_U/cnn_dense_array_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_1_input_V_U/cnn_conv_1_input_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_1_out_V_U/cnn_conv_1_out_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_1_out_V_U/cnn_conv_1_out_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_1_out_V_U/cnn_conv_1_out_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_1_out_V_U/cnn_conv_1_out_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/max_pool_1_out_V_U/cnn_max_pool_1_outde_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_2_out_V_U/cnn_conv_2_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_2_out_V_U/cnn_conv_2_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/max_pool_2_out_V_U/cnn_max_pool_2_ouudo_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:36 ; elapsed = 00:03:42 . Memory (MB): peak = 1837.184 ; gain = 1181.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop grp_conv_2_fu_792/sub_ln894_reg_1334_reg[3] is being inverted and renamed to grp_conv_2_fu_792/sub_ln894_reg_1334_reg[3]_inv.
INFO: [Synth 8-5365] Flop grp_conv_1_fu_802/sub_ln894_reg_1180_reg[3] is being inverted and renamed to grp_conv_1_fu_802/sub_ln894_reg_1180_reg[3]_inv.
INFO: [Synth 8-5365] Flop sub_ln944_reg_2298_reg[2] is being inverted and renamed to sub_ln944_reg_2298_reg[2]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:38 ; elapsed = 00:03:44 . Memory (MB): peak = 1837.184 ; gain = 1181.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:38 ; elapsed = 00:03:44 . Memory (MB): peak = 1837.184 ; gain = 1181.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:38 ; elapsed = 00:03:44 . Memory (MB): peak = 1837.184 ; gain = 1181.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:38 ; elapsed = 00:03:44 . Memory (MB): peak = 1837.184 ; gain = 1181.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:38 ; elapsed = 00:03:45 . Memory (MB): peak = 1837.184 ; gain = 1181.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:38 ; elapsed = 00:03:45 . Memory (MB): peak = 1837.184 ; gain = 1181.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   305|
|2     |DSP48E1    |     4|
|3     |DSP48E1_1  |     4|
|4     |DSP48E1_2  |     2|
|5     |DSP48E1_3  |     3|
|6     |DSP48E1_4  |     1|
|7     |DSP48E1_5  |     2|
|8     |LUT1       |   324|
|9     |LUT2       |   881|
|10    |LUT3       |   744|
|11    |LUT4       |   424|
|12    |LUT5       |   549|
|13    |LUT6       |  4109|
|14    |MUXCY      |   120|
|15    |MUXF7      |  1607|
|16    |MUXF8      |   732|
|17    |RAM16X1S   |    66|
|18    |RAM32X1S   |    13|
|19    |RAMB18E1_1 |     4|
|20    |RAMB18E1_2 |     1|
|21    |RAMB36E1   |     2|
|22    |RAMB36E1_1 |     1|
|23    |SRL16E     |    24|
|24    |SRLC32E    |     6|
|25    |FDRE       |  2085|
|26    |FDSE       |    36|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:38 ; elapsed = 00:03:45 . Memory (MB): peak = 1837.184 ; gain = 1181.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 346 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:27 ; elapsed = 00:03:42 . Memory (MB): peak = 1837.184 ; gain = 1080.098
Synthesis Optimization Complete : Time (s): cpu = 00:03:39 ; elapsed = 00:03:45 . Memory (MB): peak = 1837.184 ; gain = 1181.266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2867 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1837.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 110 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 31 instances
  RAM16X1S => RAM32X1S (RAMS32): 66 instances
  RAM32X1S => RAM32X1S (RAMS32): 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
518 Infos, 219 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:45 ; elapsed = 00:03:52 . Memory (MB): peak = 1837.184 ; gain = 1450.871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1837.184 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.runs/design_1_cnn_0_0_synth_1/design_1_cnn_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_cnn_0_0, cache-ID = 86b52c1568ebb3b0
INFO: [Coretcl 2-1174] Renamed 107 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1837.184 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.runs/design_1_cnn_0_0_synth_1/design_1_cnn_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_cnn_0_0_utilization_synth.rpt -pb design_1_cnn_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  2 17:47:13 2024...
