#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x123e0ece0 .scope module, "tb_ID_pipe_stage" "tb_ID_pipe_stage" 2 3;
 .timescale -9 -12;
v0x60000223d3b0_0 .var "Control_Hazard", 0 0;
v0x60000223d440_0 .var "Data_Hazard", 0 0;
v0x60000223d4d0_0 .net "alu_op", 1 0, L_0x600002138c80;  1 drivers
v0x60000223d560_0 .net "alu_src", 0 0, L_0x600002138f00;  1 drivers
v0x60000223d5f0_0 .net "branch_address", 9 0, L_0x600002138960;  1 drivers
v0x60000223d680_0 .net "branch_taken", 0 0, L_0x600003b3c1c0;  1 drivers
v0x60000223d710_0 .var "clk", 0 0;
v0x60000223d7a0_0 .net "destination_reg", 4 0, L_0x600002138e60;  1 drivers
v0x60000223d830_0 .net "imm_value", 31 0, L_0x600003b3c2a0;  1 drivers
v0x60000223d8c0_0 .var "instr", 31 0;
v0x60000223d950_0 .net "jump", 0 0, v0x60000223a490_0;  1 drivers
v0x60000223d9e0_0 .net "jump_address", 9 0, L_0x6000021383c0;  1 drivers
v0x60000223da70_0 .net "mem_read", 0 0, L_0x600002138d20;  1 drivers
v0x60000223db00_0 .net "mem_to_reg", 0 0, L_0x600002138be0;  1 drivers
v0x60000223db90_0 .var "mem_wb_reg_write", 0 0;
v0x60000223dc20_0 .var "mem_wb_write_back_data", 31 0;
v0x60000223dcb0_0 .var "mem_wb_write_reg_addr", 4 0;
v0x60000223dd40_0 .net "mem_write", 0 0, L_0x600002138dc0;  1 drivers
v0x60000223ddd0_0 .var "pc_plus4", 9 0;
v0x60000223de60_0 .net "reg1", 31 0, L_0x600002139400;  1 drivers
v0x60000223def0_0 .net "reg2", 31 0, L_0x600002139720;  1 drivers
v0x60000223df80_0 .net "reg_write", 0 0, L_0x600002138fa0;  1 drivers
v0x60000223e010_0 .var "reset", 0 0;
S_0x123e06fb0 .scope module, "uut" "ID_pipe_stage" 2 23, 3 4 0, S_0x123e0ece0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "pc_plus4";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /INPUT 1 "mem_wb_reg_write";
    .port_info 5 /INPUT 5 "mem_wb_write_reg_addr";
    .port_info 6 /INPUT 32 "mem_wb_write_back_data";
    .port_info 7 /INPUT 1 "Data_Hazard";
    .port_info 8 /INPUT 1 "Control_Hazard";
    .port_info 9 /OUTPUT 32 "reg1";
    .port_info 10 /OUTPUT 32 "reg2";
    .port_info 11 /OUTPUT 32 "imm_value";
    .port_info 12 /OUTPUT 10 "branch_address";
    .port_info 13 /OUTPUT 10 "jump_address";
    .port_info 14 /OUTPUT 1 "branch_taken";
    .port_info 15 /OUTPUT 5 "destination_reg";
    .port_info 16 /OUTPUT 1 "mem_to_reg";
    .port_info 17 /OUTPUT 2 "alu_op";
    .port_info 18 /OUTPUT 1 "mem_read";
    .port_info 19 /OUTPUT 1 "mem_write";
    .port_info 20 /OUTPUT 1 "alu_src";
    .port_info 21 /OUTPUT 1 "reg_write";
    .port_info 22 /OUTPUT 1 "jump";
L_0x600003b3c1c0 .functor AND 1, v0x60000223a400_0, L_0x600002138460, C4<1>, C4<1>;
L_0x600003b3c2a0 .functor BUFZ 32, L_0x6000021386e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600003b3c230 .functor NOT 1, v0x60000223d440_0, C4<0>, C4<0>, C4<0>;
L_0x600003b3c310 .functor OR 1, v0x60000223d3b0_0, L_0x600003b3c230, C4<0>, C4<0>;
v0x60000223bc30_0 .net "Control_Hazard", 0 0, v0x60000223d3b0_0;  1 drivers
v0x60000223bcc0_0 .net "Data_Hazard", 0 0, v0x60000223d440_0;  1 drivers
v0x60000223bd50_0 .net *"_ivl_1", 25 0, L_0x6000021381e0;  1 drivers
v0x60000223bde0_0 .net *"_ivl_10", 0 0, L_0x600002138460;  1 drivers
v0x60000223be70_0 .net *"_ivl_15", 0 0, L_0x600002138500;  1 drivers
v0x60000223bf00_0 .net *"_ivl_16", 15 0, L_0x6000021385a0;  1 drivers
v0x60000223c000_0 .net *"_ivl_19", 15 0, L_0x600002138640;  1 drivers
v0x60000223c090_0 .net *"_ivl_2", 25 0, L_0x600002138320;  1 drivers
v0x60000223c120_0 .net *"_ivl_23", 9 0, L_0x600002138780;  1 drivers
v0x60000223c1b0_0 .net *"_ivl_24", 9 0, L_0x6000021388c0;  1 drivers
v0x60000223c240_0 .net *"_ivl_26", 7 0, L_0x600002138820;  1 drivers
L_0x128078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000223c2d0_0 .net *"_ivl_28", 1 0, L_0x128078058;  1 drivers
v0x60000223c360_0 .net *"_ivl_4", 23 0, L_0x600002138280;  1 drivers
v0x60000223c3f0_0 .net *"_ivl_51", 0 0, L_0x600003b3c230;  1 drivers
L_0x128078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000223c480_0 .net *"_ivl_6", 1 0, L_0x128078010;  1 drivers
v0x60000223c510_0 .net "alu_op", 1 0, L_0x600002138c80;  alias, 1 drivers
v0x60000223c5a0_0 .net "alu_src", 0 0, L_0x600002138f00;  alias, 1 drivers
v0x60000223c630_0 .net "branch_address", 9 0, L_0x600002138960;  alias, 1 drivers
v0x60000223c6c0_0 .net "branch_taken", 0 0, L_0x600003b3c1c0;  alias, 1 drivers
v0x60000223c750_0 .net "clk", 0 0, v0x60000223d710_0;  1 drivers
v0x60000223c7e0_0 .net "ctrl_branch", 0 0, v0x60000223a400_0;  1 drivers
v0x60000223c870_0 .net "ctrl_out", 6 0, L_0x600002138aa0;  1 drivers
v0x60000223c900_0 .net "destination_reg", 4 0, L_0x600002138e60;  alias, 1 drivers
v0x60000223c990_0 .net "imm_value", 31 0, L_0x600003b3c2a0;  alias, 1 drivers
v0x60000223ca20_0 .net "instr", 31 0, v0x60000223d8c0_0;  1 drivers
v0x60000223cab0_0 .net "jump", 0 0, v0x60000223a490_0;  alias, 1 drivers
v0x60000223cb40_0 .net "jump_address", 9 0, L_0x6000021383c0;  alias, 1 drivers
v0x60000223cbd0_0 .net "m1_out", 6 0, L_0x600002138b40;  1 drivers
v0x60000223cc60_0 .net "mem_read", 0 0, L_0x600002138d20;  alias, 1 drivers
v0x60000223ccf0_0 .net "mem_to_reg", 0 0, L_0x600002138be0;  alias, 1 drivers
v0x60000223cd80_0 .net "mem_wb_reg_write", 0 0, v0x60000223db90_0;  1 drivers
v0x60000223ce10_0 .net "mem_wb_write_back_data", 31 0, v0x60000223dc20_0;  1 drivers
v0x60000223cea0_0 .net "mem_wb_write_reg_addr", 4 0, v0x60000223dcb0_0;  1 drivers
v0x60000223cf30_0 .net "mem_write", 0 0, L_0x600002138dc0;  alias, 1 drivers
v0x60000223cfc0_0 .net "pc_plus4", 9 0, v0x60000223ddd0_0;  1 drivers
v0x60000223d050_0 .net "reg1", 31 0, L_0x600002139400;  alias, 1 drivers
v0x60000223d0e0_0 .net "reg2", 31 0, L_0x600002139720;  alias, 1 drivers
v0x60000223d170_0 .net "reg_dst", 0 0, v0x60000223a760_0;  1 drivers
v0x60000223d200_0 .net "reg_write", 0 0, L_0x600002138fa0;  alias, 1 drivers
v0x60000223d290_0 .net "reset", 0 0, v0x60000223e010_0;  1 drivers
v0x60000223d320_0 .net "sign_extended", 31 0, L_0x6000021386e0;  1 drivers
L_0x6000021381e0 .part v0x60000223d8c0_0, 0, 26;
L_0x600002138280 .part L_0x6000021381e0, 0, 24;
L_0x600002138320 .concat [ 2 24 0 0], L_0x128078010, L_0x600002138280;
L_0x6000021383c0 .part L_0x600002138320, 0, 10;
L_0x600002138460 .cmp/eq 32, L_0x600002139400, L_0x600002139720;
L_0x600002138500 .part v0x60000223d8c0_0, 15, 1;
LS_0x6000021385a0_0_0 .concat [ 1 1 1 1], L_0x600002138500, L_0x600002138500, L_0x600002138500, L_0x600002138500;
LS_0x6000021385a0_0_4 .concat [ 1 1 1 1], L_0x600002138500, L_0x600002138500, L_0x600002138500, L_0x600002138500;
LS_0x6000021385a0_0_8 .concat [ 1 1 1 1], L_0x600002138500, L_0x600002138500, L_0x600002138500, L_0x600002138500;
LS_0x6000021385a0_0_12 .concat [ 1 1 1 1], L_0x600002138500, L_0x600002138500, L_0x600002138500, L_0x600002138500;
L_0x6000021385a0 .concat [ 4 4 4 4], LS_0x6000021385a0_0_0, LS_0x6000021385a0_0_4, LS_0x6000021385a0_0_8, LS_0x6000021385a0_0_12;
L_0x600002138640 .part v0x60000223d8c0_0, 0, 16;
L_0x6000021386e0 .concat [ 16 16 0 0], L_0x600002138640, L_0x6000021385a0;
L_0x600002138780 .part L_0x6000021386e0, 0, 10;
L_0x600002138820 .part L_0x600002138780, 0, 8;
L_0x6000021388c0 .concat [ 2 8 0 0], L_0x128078058, L_0x600002138820;
L_0x600002138960 .arith/sum 10, v0x60000223ddd0_0, L_0x6000021388c0;
L_0x600002138a00 .part v0x60000223d8c0_0, 26, 6;
LS_0x600002138aa0_0_0 .concat8 [ 1 1 1 1], v0x60000223a7f0_0, v0x60000223a370_0, v0x60000223a640_0, v0x60000223a520_0;
LS_0x600002138aa0_0_4 .concat8 [ 2 1 0 0], v0x60000223a250_0, v0x60000223a5b0_0;
L_0x600002138aa0 .concat8 [ 4 3 0 0], LS_0x600002138aa0_0_0, LS_0x600002138aa0_0_4;
L_0x600002138be0 .part L_0x600002138b40, 6, 1;
L_0x600002138c80 .part L_0x600002138b40, 4, 2;
L_0x600002138d20 .part L_0x600002138b40, 3, 1;
L_0x600002138dc0 .part L_0x600002138b40, 2, 1;
L_0x600002138f00 .part L_0x600002138b40, 1, 1;
L_0x600002138fa0 .part L_0x600002138b40, 0, 1;
L_0x600002139040 .part v0x60000223d8c0_0, 16, 5;
L_0x6000021390e0 .part v0x60000223d8c0_0, 11, 5;
L_0x6000021397c0 .part v0x60000223d8c0_0, 21, 5;
L_0x600002139860 .part v0x60000223d8c0_0, 16, 5;
S_0x123e07120 .scope module, "ctrl" "control" 3 40, 4 4 0, S_0x123e06fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /OUTPUT 1 "reg_dst";
    .port_info 3 /OUTPUT 1 "mem_to_reg";
    .port_info 4 /OUTPUT 2 "alu_op";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jump";
v0x60000223a250_0 .var "alu_op", 1 0;
v0x60000223a370_0 .var "alu_src", 0 0;
v0x60000223a400_0 .var "branch", 0 0;
v0x60000223a490_0 .var "jump", 0 0;
v0x60000223a520_0 .var "mem_read", 0 0;
v0x60000223a5b0_0 .var "mem_to_reg", 0 0;
v0x60000223a640_0 .var "mem_write", 0 0;
v0x60000223a6d0_0 .net "opcode", 5 0, L_0x600002138a00;  1 drivers
v0x60000223a760_0 .var "reg_dst", 0 0;
v0x60000223a7f0_0 .var "reg_write", 0 0;
v0x60000223a880_0 .net "reset", 0 0, v0x60000223e010_0;  alias, 1 drivers
E_0x600001e34750 .event edge, v0x60000223a880_0, v0x60000223a6d0_0;
S_0x123e11980 .scope module, "m1" "mux2" 3 54, 5 3 0, S_0x123e06fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 7 "y";
P_0x6000005304c0 .param/l "mux_width" 0 5 3, +C4<00000000000000000000000000000111>;
v0x60000223a910_0 .net "a", 6 0, L_0x600002138aa0;  alias, 1 drivers
L_0x1280780a0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x60000223a9a0_0 .net "b", 6 0, L_0x1280780a0;  1 drivers
v0x60000223aa30_0 .net "sel", 0 0, L_0x600003b3c310;  1 drivers
v0x60000223aac0_0 .net "y", 6 0, L_0x600002138b40;  alias, 1 drivers
L_0x600002138b40 .functor MUXZ 7, L_0x600002138aa0, L_0x1280780a0, L_0x600003b3c310, C4<>;
S_0x123e11af0 .scope module, "m2" "mux2" 3 68, 5 3 0, S_0x123e06fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "y";
P_0x600000530540 .param/l "mux_width" 0 5 3, +C4<00000000000000000000000000000101>;
v0x60000223ab50_0 .net "a", 4 0, L_0x600002139040;  1 drivers
v0x60000223abe0_0 .net "b", 4 0, L_0x6000021390e0;  1 drivers
v0x60000223ac70_0 .net "sel", 0 0, v0x60000223a760_0;  alias, 1 drivers
v0x60000223ad00_0 .net "y", 4 0, L_0x600002138e60;  alias, 1 drivers
L_0x600002138e60 .functor MUXZ 5, L_0x600002139040, L_0x6000021390e0, v0x60000223a760_0, C4<>;
S_0x123e0fab0 .scope module, "registers" "register_file" 3 75, 6 4 0, S_0x123e06fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 5 "reg_write_dest";
    .port_info 4 /INPUT 32 "reg_write_data";
    .port_info 5 /INPUT 5 "reg_read_addr_1";
    .port_info 6 /INPUT 5 "reg_read_addr_2";
    .port_info 7 /OUTPUT 32 "reg_read_data_1";
    .port_info 8 /OUTPUT 32 "reg_read_data_2";
v0x60000223ad90_0 .net *"_ivl_0", 31 0, L_0x600002139180;  1 drivers
v0x60000223ae20_0 .net *"_ivl_10", 31 0, L_0x6000021392c0;  1 drivers
v0x60000223aeb0_0 .net *"_ivl_12", 6 0, L_0x600002139360;  1 drivers
L_0x1280781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000223af40_0 .net *"_ivl_15", 1 0, L_0x1280781c0;  1 drivers
v0x60000223afd0_0 .net *"_ivl_18", 31 0, L_0x6000021394a0;  1 drivers
L_0x128078208 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000223b060_0 .net *"_ivl_21", 26 0, L_0x128078208;  1 drivers
L_0x128078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000223b0f0_0 .net/2u *"_ivl_22", 31 0, L_0x128078250;  1 drivers
v0x60000223b180_0 .net *"_ivl_24", 0 0, L_0x600002139540;  1 drivers
L_0x128078298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000223b210_0 .net/2u *"_ivl_26", 31 0, L_0x128078298;  1 drivers
v0x60000223b2a0_0 .net *"_ivl_28", 31 0, L_0x6000021395e0;  1 drivers
L_0x1280780e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000223b330_0 .net *"_ivl_3", 26 0, L_0x1280780e8;  1 drivers
v0x60000223b3c0_0 .net *"_ivl_30", 6 0, L_0x600002139680;  1 drivers
L_0x1280782e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000223b450_0 .net *"_ivl_33", 1 0, L_0x1280782e0;  1 drivers
L_0x128078130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000223b4e0_0 .net/2u *"_ivl_4", 31 0, L_0x128078130;  1 drivers
v0x60000223b570_0 .net *"_ivl_6", 0 0, L_0x600002139220;  1 drivers
L_0x128078178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000223b600_0 .net/2u *"_ivl_8", 31 0, L_0x128078178;  1 drivers
v0x60000223b690_0 .net "clk", 0 0, v0x60000223d710_0;  alias, 1 drivers
v0x60000223b720 .array "reg_array", 0 31, 31 0;
v0x60000223b7b0_0 .net "reg_read_addr_1", 4 0, L_0x6000021397c0;  1 drivers
v0x60000223b840_0 .net "reg_read_addr_2", 4 0, L_0x600002139860;  1 drivers
v0x60000223b8d0_0 .net "reg_read_data_1", 31 0, L_0x600002139400;  alias, 1 drivers
v0x60000223b960_0 .net "reg_read_data_2", 31 0, L_0x600002139720;  alias, 1 drivers
v0x60000223b9f0_0 .net "reg_write_data", 31 0, v0x60000223dc20_0;  alias, 1 drivers
v0x60000223ba80_0 .net "reg_write_dest", 4 0, v0x60000223dcb0_0;  alias, 1 drivers
v0x60000223bb10_0 .net "reg_write_en", 0 0, v0x60000223db90_0;  alias, 1 drivers
v0x60000223bba0_0 .net "reset", 0 0, v0x60000223e010_0;  alias, 1 drivers
E_0x600001e34720 .event negedge, v0x60000223b690_0;
L_0x600002139180 .concat [ 5 27 0 0], L_0x6000021397c0, L_0x1280780e8;
L_0x600002139220 .cmp/eq 32, L_0x600002139180, L_0x128078130;
L_0x6000021392c0 .array/port v0x60000223b720, L_0x600002139360;
L_0x600002139360 .concat [ 5 2 0 0], L_0x6000021397c0, L_0x1280781c0;
L_0x600002139400 .functor MUXZ 32, L_0x6000021392c0, L_0x128078178, L_0x600002139220, C4<>;
L_0x6000021394a0 .concat [ 5 27 0 0], L_0x600002139860, L_0x128078208;
L_0x600002139540 .cmp/eq 32, L_0x6000021394a0, L_0x128078250;
L_0x6000021395e0 .array/port v0x60000223b720, L_0x600002139680;
L_0x600002139680 .concat [ 5 2 0 0], L_0x600002139860, L_0x1280782e0;
L_0x600002139720 .functor MUXZ 32, L_0x6000021395e0, L_0x128078298, L_0x600002139540, C4<>;
    .scope S_0x123e07120;
T_0 ;
    %wait E_0x600001e34750;
    %load/vec4 v0x60000223a880_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a5b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000223a250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a490_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x60000223a6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/x;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_0.4, 4;
    %dup/vec4;
    %pushi/vec4 15, 7, 6;
    %cmp/x;
    %jmp/1 T_0.5, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/x;
    %jmp/1 T_0.6, 4;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/x;
    %jmp/1 T_0.7, 4;
    %dup/vec4;
    %pushi/vec4 5, 1, 6;
    %cmp/x;
    %jmp/1 T_0.8, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/x;
    %jmp/1 T_0.9, 4;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000223a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a5b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000223a250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000223a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a490_0, 0, 1;
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000223a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a5b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000223a250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000223a370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000223a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a490_0, 0, 1;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a5b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000223a250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000223a370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000223a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a490_0, 0, 1;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a5b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60000223a250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000223a370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000223a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a490_0, 0, 1;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000223a5b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000223a250_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000223a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000223a370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000223a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a490_0, 0, 1;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a5b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000223a250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000223a640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000223a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a490_0, 0, 1;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a5b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000223a250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000223a400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a490_0, 0, 1;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a5b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000223a250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223a400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000223a490_0, 0, 1;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x123e0fab0;
T_1 ;
    %wait E_0x600001e34720;
    %load/vec4 v0x60000223bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x60000223bb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x60000223b9f0_0;
    %load/vec4 v0x60000223ba80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000223b720, 0, 4;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x123e0ece0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x60000223d710_0;
    %inv;
    %store/vec4 v0x60000223d710_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x123e0ece0;
T_3 ;
    %vpi_call 2 54 "$dumpfile", "Bin/tb_ID_pipe_stage.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x123e0ece0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223d710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000223e010_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x60000223ddd0_0, 0, 10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000223d8c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223db90_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x60000223dcb0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000223dc20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223d440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223d3b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000223e010_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x60000223d8c0_0, 0, 32;
    %delay 10000, 0;
    %delay 100000, 0;
    %vpi_call 2 82 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x123e0ece0;
T_4 ;
    %vpi_call 2 87 "$monitor", "Time=%t, pc_plus4=%d, instr=%h, reg1=%d, reg2=%d, imm_value=%d, branch_address=%d, jump_address=%d, branch_taken=%b, destination_reg=%d, mem_to_reg=%b, alu_op=%b, mem_read=%b, mem_write=%b, alu_src=%b, reg_write=%b, jump=%b", $time, v0x60000223ddd0_0, v0x60000223d8c0_0, v0x60000223de60_0, v0x60000223def0_0, v0x60000223d830_0, v0x60000223d5f0_0, v0x60000223d9e0_0, v0x60000223d680_0, v0x60000223d7a0_0, v0x60000223db00_0, v0x60000223d4d0_0, v0x60000223da70_0, v0x60000223dd40_0, v0x60000223d560_0, v0x60000223df80_0, v0x60000223d950_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "Testbench/tb_ID_pipe_stage.v";
    "ID_pipe_stage.v";
    "control.v";
    "mux.v";
    "register_file.v";
