0.6
2018.3
Dec  7 2018
00:33:28
D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/device.sv,1648018256,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/dist_ram_wrapper.sv,D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/device.svh,device,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/device.svh,1648018256,verilog,,,,,,,,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/dist_ram_wrapper.sv,1648018256,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/execute/execute.sv,,dist_ram_wrapper,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/simtop_nodelay.sv,1648018256,systemVerilog,,,,simtop_nodelay,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/soc_top_nodelay.sv,1648018256,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/writeback/writeback.sv,,soc_top_nodelay,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/project/project_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/src/ip/clk_wiz_0/clk_wiz_0.v,1648617764,verilog,,,,clk_wiz_0,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/src/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1648617764,verilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/src/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/include/common.sv,1648018256,systemVerilog,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/include/pipes.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/mycpu_top_nodelay.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/core.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/dataconfirm.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/decode.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/decoder.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/extend.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/execute/alu.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/execute/execute.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/fetch/fetch.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/fetch/pcselect.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/controller.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/forward.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/hazard.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/memory/memory.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/regfile/regfile.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/decode_execute.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/execute_memory.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/fetch_decode.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/memory_writeback.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/writeback/writeback.sv,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/include/pipes.sv,,common,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/include/config.sv,1648018256,systemVerilog,D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/device.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/dist_ram_wrapper.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/simtop_nodelay.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/soc_top_nodelay.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/include/common.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/mycpu_top_nodelay.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/core.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/dataconfirm.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/decode.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/decoder.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/extend.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/execute/alu.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/execute/execute.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/fetch/fetch.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/fetch/pcselect.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/controller.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/forward.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/hazard.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/memory/memory.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/regfile/regfile.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/decode_execute.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/execute_memory.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/fetch_decode.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/memory_writeback.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/writeback/writeback.sv,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/include/common.sv,,$unit_config_sv;config_pkg,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/include/pipes.sv,1648644939,systemVerilog,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/core.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/dataconfirm.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/decode.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/decoder.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/extend.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/execute/alu.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/execute/execute.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/fetch/fetch.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/controller.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/forward.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/hazard.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/memory/memory.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/decode_execute.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/execute_memory.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/fetch_decode.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/memory_writeback.sv;D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/writeback/writeback.sv,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/execute/alu.sv,,pipes,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/mycpu_top_nodelay.sv,1648018256,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/fetch/pcselect.sv,,mycpu_top_nodelay,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/core.sv,1648645979,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/dataconfirm.sv,,core,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/dataconfirm.sv,1648114940,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/decode.sv,,dataconfirm,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/decode.sv,1648605908,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/decode_execute.sv,,decode,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/decoder.sv,1648548997,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/device.sv,,decoder,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/extend.sv,1648613356,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/fetch/fetch.sv,,extend,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/execute/alu.sv,1648113301,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/controller.sv,,alu,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/execute/execute.sv,1648605861,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/execute_memory.sv,,execute,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/fetch/fetch.sv,1648018256,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/fetch_decode.sv,,fetch,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/fetch/pcselect.sv,1648381872,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/regfile/regfile.sv,,pcselect,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/controller.sv,1648609811,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/core.sv,,controller,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/forward.sv,1648546916,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/hazard.sv,,forward,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/hazard.sv,1648615152,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/memory/memory.sv,,hazard,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/memory/memory.sv,1648612616,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/memory_writeback.sv,,memory,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/regfile/regfile.sv,1648018256,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/soc_top_nodelay.sv,,regfile,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/decode_execute.sv,1648532255,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/decoder.sv,,decode_execute,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/execute_memory.sv,1648388362,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/extend.sv,,execute_memory,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/fetch_decode.sv,1648532179,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/forward.sv,,fetch_decode,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/memory_writeback.sv,1648606433,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/mycpu_top_nodelay.sv,,memory_writeback,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/writeback/writeback.sv,1648612588,systemVerilog,,D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/simtop_nodelay.sv,,writeback,,,../../../../../../src;../../../../../src/ip/clk_wiz_0,,,,,
