Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Nov 22 18:33:26 2018
| Host         : shelly running 64-bit unknown
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      8 |            6 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             118 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+------------------------------+------------------+------------------+----------------+
|              Clock Signal             |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------------+------------------------------+------------------+------------------+----------------+
|  ckt/fsm/CLR_reg_i_2_n_0              |                              |                  |                1 |              2 |
|  ckt/fsm/led_reg_i_2_n_0              |                              |                  |                1 |              2 |
|  ckt/fsmControlled/REG_2/PS_reg[0][0] |                              |                  |                1 |              8 |
|  ckt/slowerCLK/CLK                    |                              |                  |                1 |              8 |
|  ckt/slowerCLK/CLK                    | ckt/fsm/E[0]                 | ckt/fsm/AR[0]    |                3 |              8 |
|  ckt/slowerCLK/CLK                    | ckt/fsm/data_out_reg[0][0]   | ckt/fsm/AR[0]    |                1 |              8 |
|  ckt/slowerCLK/CLK                    | ckt/fsm/data_out_reg[0]_1[0] | ckt/fsm/AR[0]    |                2 |              8 |
|  ckt/slowerCLK/CLK                    | ckt/fsm/data_out_reg[0]_2[0] | ckt/fsm/AR[0]    |                1 |              8 |
|  CLK_IBUF_BUFG                        |                              |                  |               13 |             98 |
+---------------------------------------+------------------------------+------------------+------------------+----------------+


