library IEEE;
use IEEE.STD_LOGIC_1164.all;

ENTITY AND_2 is
PORT(A,B: IN bit;
		C: OUT bit);
END AND_2;

architecture Dataflow of AND_2 is
begin
	C <= A and B;
end Dataflow;
