// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "07/04/2020 02:31:32"

// 
// Device: Altera EP3C10F256C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module exp3 (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	T1,
	PUL,
	CLK,
	ON,
	INS,
	RAM_RDDATA,
	T2,
	RAM_ADDR,
	PC_DATA,
	R0_DATA,
	T4,
	T3,
	RA_INPUT,
	RB_INPUT,
	R1_DATA,
	MAR_DATA,
	RAM_WRDATA);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
output 	T1;
input 	PUL;
input 	CLK;
input 	ON;
output 	[31:0] INS;
output 	[7:0] RAM_RDDATA;
output 	T2;
output 	[7:0] RAM_ADDR;
output 	[7:0] PC_DATA;
output 	[7:0] R0_DATA;
output 	T4;
output 	T3;
output 	[7:0] RA_INPUT;
output 	[7:0] RB_INPUT;
output 	[7:0] R1_DATA;
output 	[7:0] MAR_DATA;
output 	[7:0] RAM_WRDATA;

// Design Ports Information
// T1	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[31]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[30]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[29]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[28]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[27]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[26]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[25]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[24]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[23]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[22]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[21]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[20]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[19]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[18]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[17]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[16]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[15]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[14]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[13]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[12]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[11]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[10]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[9]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[8]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[7]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[6]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[5]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[4]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[3]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[2]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[1]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INS[0]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDDATA[7]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDDATA[6]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDDATA[5]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDDATA[4]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDDATA[3]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDDATA[2]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDDATA[1]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_RDDATA[0]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T2	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_ADDR[7]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_ADDR[6]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_ADDR[5]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_ADDR[4]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_ADDR[3]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_ADDR[2]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_ADDR[1]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_ADDR[0]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DATA[7]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DATA[6]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DATA[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DATA[4]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DATA[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DATA[2]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DATA[1]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DATA[0]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0_DATA[7]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0_DATA[6]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0_DATA[5]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0_DATA[4]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0_DATA[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0_DATA[2]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0_DATA[1]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0_DATA[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T4	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T3	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA_INPUT[7]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA_INPUT[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA_INPUT[5]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA_INPUT[4]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA_INPUT[3]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA_INPUT[2]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA_INPUT[1]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA_INPUT[0]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RB_INPUT[7]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RB_INPUT[6]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RB_INPUT[5]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RB_INPUT[4]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RB_INPUT[3]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RB_INPUT[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RB_INPUT[1]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RB_INPUT[0]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1_DATA[7]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1_DATA[6]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1_DATA[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1_DATA[4]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1_DATA[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1_DATA[2]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1_DATA[1]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1_DATA[0]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR_DATA[7]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR_DATA[6]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR_DATA[5]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR_DATA[4]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR_DATA[3]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR_DATA[2]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR_DATA[1]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR_DATA[0]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRDATA[7]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRDATA[6]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRDATA[5]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRDATA[4]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRDATA[3]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRDATA[2]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRDATA[1]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_WRDATA[0]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ON	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PUL	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~2_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~10_combout ;
wire \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2~0 ;
wire \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2~1 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~4_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~7 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~9 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~8_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~11 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~10_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~12_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \exp3_AND2_1~1_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \exp3_uPC_1|uPC_74161_2|sub|97~combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_1|45~0_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_2|79~0_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_2|74~0_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_2|48~0_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_2|45~0_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_2|74~1_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_2|52~0_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_2|51~0_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_2|77~combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~14_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[2]~3_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~19_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~24_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~25_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~31_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[62]~32_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~35_combout ;
wire \exp3_AND2_7~combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_2|82~combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~18_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~22_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_1|80~0_combout ;
wire \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[7]~0_combout ;
wire \exp3_AND2_5~combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10_combout ;
wire \exp3_AND2_4~combout ;
wire \exp3_AND2_3~combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~39_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[1]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \exp3_AND2_4~clkctrl_outclk ;
wire \exp3_AND2_5~clkctrl_outclk ;
wire \exp3_AND2_3~clkctrl_outclk ;
wire \exp3_AND2_7~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \exp3_beatGen_1|beatGen_DFF_2~feeder_combout ;
wire \exp3_starter_1|starter_DFF_1~feeder_combout ;
wire \ON~input_o ;
wire \exp3_starter_1|starter_DFF_1~q ;
wire \CLK~input_o ;
wire \exp3_AND3_1~combout ;
wire \exp3_starter_1|inst5~0_combout ;
wire \exp3_beatGen_1|beatGen_DFF_2~q ;
wire \exp3_beatGen_1|beatGen_DFF_3~q ;
wire \exp3_beatGen_1|beatGen_DFF_4~q ;
wire \exp3_beatGen_1|beatGen_DFF_5~q ;
wire \PUL~input_o ;
wire \exp3_beatGen_1|beatGen_OR_1~combout ;
wire \exp3_beatGen_1|beatGen_NOR_4~0_combout ;
wire \exp3_beatGen_1|beatGen_DFF_1~q ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13 ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15 ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17 ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19 ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21 ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23 ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6 ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10 ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8 ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \exp3_beatGen_1|beatGen_DFF_1~clkctrl_outclk ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \exp3_uPC_1|uPC_74161_1|sub|86~combout ;
wire \exp3_uPC_1|uPC_74161_1|sub|98~combout ;
wire \exp3_uPC_1|uPC_74161_1|sub|99~q ;
wire \exp3_uPC_1|uPC_74161_1|sub|107~combout ;
wire \exp3_uPC_1|uPC_74161_1|sub|108~combout ;
wire \exp3_uPC_1|uPC_74161_1|sub|110~q ;
wire \exp3_uPC_1|uPC_74161_2|sub|89~0_combout ;
wire \exp3_uPC_1|uPC_74161_2|sub|75~0_combout ;
wire \exp3_uPC_1|uPC_74161_2|sub|9~q ;
wire \exp3_uPC_1|uPC_74161_2|sub|92~0_combout ;
wire \exp3_beatGen_1|beatGen_DFF_2~clkctrl_outclk ;
wire \exp3_uPC_1|uPC_74161_2|sub|106~0_combout ;
wire \exp3_uPC_1|uPC_74161_2|sub|109~0_combout ;
wire \exp3_uPC_1|uPC_74161_2|sub|110~q ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \exp3_reg8_MAR|reg8_74273_1|12~q ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~15_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_1|52~0_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_1|77~combout ;
wire \exp3_reg8_MAR|reg8_74273_1|19~q ;
wire \exp3_mux21_4|mux21_OR2_1[0]~7_combout ;
wire \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~1 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~3 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~4_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~0_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~2_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout ;
wire \exp3_mux21_3|mux21_OR2_1[5]~2_combout ;
wire \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|14~_Duplicate_1_q ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[5]~0_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~9_combout ;
wire \exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout ;
wire \exp3_AND2_2~combout ;
wire \exp3_AND2_2~clkctrl_outclk ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~12_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[3]~2_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~16_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~18_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~20_combout ;
wire \exp3_mux21_3|mux21_OR2_1[2]~5_combout ;
wire \exp3_mux21_6|mux21_OR2_1[1]~6_combout ;
wire \exp3_reg8_R1|reg8_74273_1|18~q ;
wire \exp3_mux21_4|mux21_OR2_1[1]~6_combout ;
wire \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|18~q ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[0]~2_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~1 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~2_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_2|44~0_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_2|47~0_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_2|81~combout ;
wire \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|14~0_combout ;
wire \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4 ;
wire \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5 ;
wire \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6 ;
wire \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7 ;
wire \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8 ;
wire \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9 ;
wire \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10 ;
wire \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11 ;
wire \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12 ;
wire \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13 ;
wire \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14 ;
wire \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15 ;
wire \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~0 ;
wire \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~1 ;
wire \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[5]~2_combout ;
wire \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|14~q ;
wire \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[5]~2_combout ;
wire \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|14~q ;
wire \exp3_mux21_6|mux21_OR2_1[5]~2_combout ;
wire \exp3_reg8_R1|reg8_74273_1|14~q ;
wire \exp3_reg8_MAR|reg8_74273_1|14~q ;
wire \exp3_mux21_4|mux21_OR2_1[5]~2_combout ;
wire \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|14~q ;
wire \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3 ;
wire \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[2]~5_combout ;
wire \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|17~q ;
wire \exp3_mux21_6|mux21_OR2_1[2]~5_combout ;
wire \exp3_reg8_R1|reg8_74273_1|17~q ;
wire \exp3_mux21_4|mux21_OR2_1[2]~5_combout ;
wire \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|17~q ;
wire \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~3 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~5 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~6_combout ;
wire \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[4]~3_combout ;
wire \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|15~q ;
wire \exp3_mux21_5|mux21_OR2_1[4]~3_combout ;
wire \exp3_reg8_R0|reg8_74273_1|15~q ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_1|47~0_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_1|44~0_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_1|81~combout ;
wire \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|18~0_combout ;
wire \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[1]~6_combout ;
wire \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|18~q ;
wire \exp3_reg8_MAR|reg8_74273_1|18~q ;
wire \exp3_PC_1|PC_74161_1|sub|92~0_combout ;
wire \exp3_PC_1|PC_74161_1|sub|87~q ;
wire \exp3_PC_1|PC_74161_1|sub|97~combout ;
wire \exp3_PC_1|PC_74161_1|sub|102~0_combout ;
wire \exp3_PC_1|PC_74161_1|sub|99~q ;
wire \exp3_reg8_MAR|reg8_74273_1|17~q ;
wire \exp3_PC_1|PC_74161_1|sub|107~combout ;
wire \exp3_PC_1|PC_74161_1|sub|109~0_combout ;
wire \exp3_PC_1|PC_74161_1|sub|110~q ;
wire \exp3_PC_1|PC_74161_2|sub|75~0_combout ;
wire \exp3_PC_1|PC_74161_2|sub|9~q ;
wire \exp3_PC_1|PC_74161_2|sub|89~0_combout ;
wire \exp3_PC_1|PC_74161_2|sub|89~1_combout ;
wire \exp3_PC_1|PC_74161_2|sub|92~0_combout ;
wire \exp3_PC_1|PC_74161_2|sub|87~q ;
wire \exp3_PC_1|PC_74161_2|sub|106~0_combout ;
wire \exp3_PC_1|PC_74161_2|sub|109~0_combout ;
wire \exp3_PC_1|PC_74161_2|sub|110~q ;
wire \exp3_mux21_6|mux21_OR2_1[3]~4_combout ;
wire \exp3_reg8_R1|reg8_74273_1|16~q ;
wire \exp3_mux21_5|mux21_OR2_1[5]~2_combout ;
wire \exp3_reg8_R0|reg8_74273_1|14~q ;
wire \exp3_mux21_3|mux21_OR2_1[4]~3_combout ;
wire \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~0_combout ;
wire \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[1]~6_combout ;
wire \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[1]~7_combout ;
wire \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|18~q ;
wire \exp3_mux21_5|mux21_OR2_1[1]~6_combout ;
wire \exp3_reg8_R0|reg8_74273_1|18~q ;
wire \exp3_mux21_3|mux21_OR2_1[1]~6_combout ;
wire \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|18~_Duplicate_1_q ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~4_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~30_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~37_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~1 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~3 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~4_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~21_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_1|46~0_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_1|43~0_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_1|79~0_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74182_1|31~0_combout ;
wire \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|17~_Duplicate_1_q ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_1|48~0_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_1|82~combout ;
wire \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|17~0_combout ;
wire \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[2]~5_combout ;
wire \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|17~q ;
wire \exp3_mux21_5|mux21_OR2_1[2]~5_combout ;
wire \exp3_reg8_R0|reg8_74273_1|17~q ;
wire \exp3_AND2_1~0_combout ;
wire \exp3_or2_1~combout ;
wire \exp3_PC_1|PC_74161_1|sub|75~0_combout ;
wire \exp3_PC_1|PC_74161_1|sub|9~q ;
wire \exp3_mux21_3|mux21_OR2_1[0]~7_combout ;
wire \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~dataout ;
wire \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[6]~1_combout ;
wire \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|13~q ;
wire \exp3_mux21_5|mux21_OR2_1[6]~1_combout ;
wire \exp3_reg8_R0|reg8_74273_1|13~q ;
wire \exp3_mux21_3|mux21_OR2_1[6]~1_combout ;
wire \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|13~_Duplicate_1_q ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~8_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~10_combout ;
wire \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|15~_Duplicate_1_q ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~1_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~11_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~15_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~9 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~11 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~23_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~28_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~40_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~29_combout ;
wire \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|19~_Duplicate_1_q ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[0]~5_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~38_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~13_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~17_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~21_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~26_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[61]~33_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~22_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~27_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~34_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~7 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~9 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~11 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~12_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~17_combout ;
wire \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|13~0_combout ;
wire \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[6]~1_combout ;
wire \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|13~q ;
wire \exp3_reg8_MAR|reg8_74273_1|13~q ;
wire \exp3_mux21_6|mux21_OR2_1[6]~1_combout ;
wire \exp3_reg8_R1|reg8_74273_1|13~q ;
wire \exp3_mux21_4|mux21_OR2_1[6]~1_combout ;
wire \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|13~q ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~10_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~36_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~5 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~6_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~20_combout ;
wire \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|16~0_combout ;
wire \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[3]~4_combout ;
wire \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|16~q ;
wire \exp3_reg8_MAR|reg8_74273_1|16~q ;
wire \exp3_mux21_4|mux21_OR2_1[3]~4_combout ;
wire \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|16~q ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~5 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~7 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~8_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ;
wire \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[3]~4_combout ;
wire \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|16~q ;
wire \exp3_mux21_5|mux21_OR2_1[3]~4_combout ;
wire \exp3_reg8_R0|reg8_74273_1|16~q ;
wire \exp3_mux21_3|mux21_OR2_1[3]~4_combout ;
wire \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|16~_Duplicate_1_q ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_1|51~0_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74182_1|31~1_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74182_1|31~2_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_2|43~0_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_2|46~0_combout ;
wire \exp3_ALU_1|ALU_adder_1|adder_74181_2|80~combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~8_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~19_combout ;
wire \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|15~0_combout ;
wire \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[4]~3_combout ;
wire \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|15~q ;
wire \exp3_reg8_MAR|reg8_74273_1|15~q ;
wire \exp3_mux21_4|mux21_OR2_1[4]~3_combout ;
wire \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|15~q ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~6_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~3_combout ;
wire \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|12~q ;
wire \exp3_mux21_6|mux21_OR2_1[7]~0_combout ;
wire \exp3_reg8_R1|reg8_74273_1|12~q ;
wire \exp3_mux21_4|mux21_OR2_1[7]~0_combout ;
wire \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~13 ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~14_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~16_combout ;
wire \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|12~0_combout ;
wire \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[7]~0_combout ;
wire \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|12~q ;
wire \exp3_mux21_5|mux21_OR2_1[7]~0_combout ;
wire \exp3_reg8_R0|reg8_74273_1|12~q ;
wire \exp3_mux21_3|mux21_OR2_1[7]~0_combout ;
wire \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~41_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~0_combout ;
wire \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~23_combout ;
wire \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|19~0_combout ;
wire \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[0]~7_combout ;
wire \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|19~q ;
wire \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|19~q ;
wire \exp3_mux21_5|mux21_OR2_1[0]~7_combout ;
wire \exp3_reg8_R0|reg8_74273_1|19~q ;
wire \exp3_uPC_1|uPC_74161_2|sub|102~0_combout ;
wire \exp3_uPC_1|uPC_74161_2|sub|99~q ;
wire \exp3_uPC_1|uPC_74161_2|sub|92~1_combout ;
wire \exp3_uPC_1|uPC_74161_2|sub|87~q ;
wire \exp3_uPC_1|uPC_74161_1|sub|87~q ;
wire \exp3_uPC_1|uPC_74161_1|sub|77~combout ;
wire \exp3_uPC_1|uPC_74161_1|sub|9~q ;
wire \exp3_AND2_8~combout ;
wire \exp3_AND2_8~clkctrl_outclk ;
wire \exp3_PC_1|PC_74161_2|sub|97~combout ;
wire \exp3_PC_1|PC_74161_2|sub|102~0_combout ;
wire \exp3_PC_1|PC_74161_2|sub|99~q ;
wire \exp3_AND2_6~combout ;
wire \exp3_AND2_6~clkctrl_outclk ;
wire \exp3_mux21_6|mux21_OR2_1[4]~3_combout ;
wire \exp3_reg8_R1|reg8_74273_1|15~q ;
wire \exp3_mux21_6|mux21_OR2_1[0]~7_combout ;
wire \exp3_reg8_R1|reg8_74273_1|19~q ;
wire \altera_reserved_tms~input_o ;
wire \altera_internal_jtag~TDO ;
wire [7:0] \exp3_mux21_2|mux21_OR2_1 ;
wire [31:0] \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [31:0] \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [5:0] \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [31:0] \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [7:0] \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [4:0] \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [3:0] \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [7:0] \exp3_RAM_1|altsyncram_component|auto_generated|q_a ;
wire [7:0] \exp3_mux21_1|mux21_OR2_1 ;
wire [15:0] \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result ;
wire [71:0] \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose ;
wire [7:0] \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [5:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;

wire [17:0] \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [17:0] \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [17:0] \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [17:0] \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [17:0] \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus ;
wire [17:0] \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus ;

assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [1];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [16] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [2];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [17] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [3];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [18] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [4];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [19] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [5];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [20] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [6];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [21] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [7];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [22] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [8];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [9];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [10];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [25] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [11];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [12];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [27] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [13];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [28] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [14];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [29] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [15];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [30] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [16];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [31] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [17];

assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [1];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [16] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [2];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [17] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [3];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [18] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [4];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [19] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [5];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [20] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [6];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [21] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [7];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [22] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [8];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [23] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [9];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [24] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [10];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [25] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [11];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [26] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [12];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [27] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [13];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [28] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [14];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [29] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [15];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [30] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [16];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [31] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [17];

assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [8];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [9];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [10];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [11];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [12];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [13];

assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [8];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [9];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [10];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [11];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [12];
assign \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [13];

assign \exp3_RAM_1|altsyncram_component|auto_generated|q_a [0] = \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \exp3_RAM_1|altsyncram_component|auto_generated|q_a [1] = \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \exp3_RAM_1|altsyncram_component|auto_generated|q_a [2] = \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \exp3_RAM_1|altsyncram_component|auto_generated|q_a [3] = \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \exp3_RAM_1|altsyncram_component|auto_generated|q_a [4] = \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \exp3_RAM_1|altsyncram_component|auto_generated|q_a [5] = \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \exp3_RAM_1|altsyncram_component|auto_generated|q_a [6] = \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \exp3_RAM_1|altsyncram_component|auto_generated|q_a [7] = \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2~0  = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [0];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2~1  = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [1];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [0] = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [2];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [1] = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [3];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [2] = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [4];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [3] = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [5];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [4] = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [6];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [5] = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [7];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [6] = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [8];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [7] = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [9];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [8] = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [10];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [9] = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [11];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [10] = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [12];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [11] = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [13];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [12] = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [14];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [13] = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [15];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [14] = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [16];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [15] = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [17];

assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~0  = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~1  = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~dataout  = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1  = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2  = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3  = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4  = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5  = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6  = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7  = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8  = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9  = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10  = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11  = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12  = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13  = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14  = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15  = \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [17];

// Location: FF_X13_Y8_N13
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout  = (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~1_combout  $ 
// (VCC))) # (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~1_combout ) # (GND)))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~1_combout ) # (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ))

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~38_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1  & VCC)))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~38_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ) # (GND))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ))))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~38_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~38_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout ) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~38_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .lut_mask = 16'h694D;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout  = ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~10_combout  $ (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )))) # (GND)
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~10_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~10_combout ) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .lut_mask = 16'h964D;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout  = (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[3]~2_combout  $ 
// (VCC))) # (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[3]~2_combout ) # (GND)))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[3]~2_combout ) # (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ))

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[3]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~15_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~15_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ) # (GND))))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~15_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9  & VCC)) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~15_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ))))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~11  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout  & 
// ((!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~15_combout ))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~15_combout  & 
// !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .lut_mask = 16'h692B;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~20_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~20_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ) # (GND))))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~20_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9  & VCC)) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~20_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ))))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout  & 
// ((!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~20_combout ))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~20_combout  & 
// !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9 )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .lut_mask = 16'h692B;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout  = ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~19_combout  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout  $ (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11 )))) # (GND)
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~13  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~19_combout  & 
// ((!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout ))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~19_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout  & 
// !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11 )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~19_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .lut_mask = 16'h962B;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~2 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~30_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1  & VCC)))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~30_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ) # (GND))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ))))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~30_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~30_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout ) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~30_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .lut_mask = 16'h694D;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~6 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~28_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~28_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ) # (GND))))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~28_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & VCC)) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~28_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ))))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & 
// ((!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~28_combout ))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~28_combout  & 
// !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5 )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .lut_mask = 16'h692B;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~8 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout  = ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~27_combout  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout  $ (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))) # (GND)
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~27_combout  & 
// ((!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout ))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~27_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout  & 
// !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~27_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~8 .lut_mask = 16'h962B;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~12 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout  = ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~25_combout  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout  $ (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11 )))) # (GND)
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~25_combout  & 
// ((!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout ))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~25_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout  & 
// !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11 )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~25_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~12 .lut_mask = 16'h962B;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~14 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~24_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13  & VCC)))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~24_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ) # (GND))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ))))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~24_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~24_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout ) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~24_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~14 .lut_mask = 16'h694D;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~2 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~2_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~37_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~1 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~37_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~1  & VCC)))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~37_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~1 ) # (GND))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~37_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~1 ))))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~3  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~37_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~1 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~37_combout ) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~1 ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~1 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~2_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~3 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~2 .lut_mask = 16'h694D;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~10 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~10_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[61]~33_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~9 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[61]~33_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~9  & VCC)))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[61]~33_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~9 ) # (GND))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[61]~33_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~9 ))))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~11  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[61]~33_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~9 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[61]~33_combout ) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~9 ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[61]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~9 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~10_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~11 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~10 .lut_mask = 16'h694D;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X20_Y14_N2
cycloneiii_mac_out \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15 ,\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14 ,\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13 ,
\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12 ,\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11 ,\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10 ,
\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9 ,\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8 ,\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7 ,
\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6 ,\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5 ,\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4 ,
\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3 ,\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2 ,\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1 ,
\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~dataout ,\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~1 ,\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2 .dataa_width = 18;
defparam \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~4 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~4_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~3  & ((\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36])))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~3  & (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36] $ (VCC))))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~5  = CARRY((!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~3  & (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36]))))

	.dataa(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36]),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~3 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~4_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~5 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~4 .lut_mask = 16'h6906;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~6 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~6_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~5  & (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ 
// ((!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [27])))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~5  & ((\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [27])) # (GND)))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~7  = CARRY((\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [27])) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~5 ))

	.dataa(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~5 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~6_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~7 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~6 .lut_mask = 16'h969F;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~8 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~8_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~7  & ((\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [18])))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~7  & (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [18] $ (VCC))))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~9  = CARRY((!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~7  & (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [18]))))

	.dataa(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~7 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~8_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~9 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~8 .lut_mask = 16'h6906;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~10 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~10_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~9  & (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ 
// ((!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [9])))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~9  & ((\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [9])) # (GND)))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~11  = CARRY((\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [9])) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~9 ))

	.dataa(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~9 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~10_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~11 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~10 .lut_mask = 16'h969F;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~12 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~12_combout  = \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~11  $ 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [0]))

	.dataa(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [0]),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~11 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~12_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~12 .lut_mask = 16'h5AA5;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.cout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6 ));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 .lut_mask = 16'h55AA;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h3C3F;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hA50A;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.cin(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .lut_mask = 16'h0FF0;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N31
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N19
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hFE10;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneiii_lcell_comb \exp3_AND2_1~1 (
// Equation(s):
// \exp3_AND2_1~1_combout  = (!\exp3_reg8_R0|reg8_74273_1|14~q  & (!\exp3_reg8_R0|reg8_74273_1|15~q  & (!\exp3_reg8_R0|reg8_74273_1|16~q  & !\exp3_reg8_R0|reg8_74273_1|13~q )))

	.dataa(\exp3_reg8_R0|reg8_74273_1|14~q ),
	.datab(\exp3_reg8_R0|reg8_74273_1|15~q ),
	.datac(\exp3_reg8_R0|reg8_74273_1|16~q ),
	.datad(\exp3_reg8_R0|reg8_74273_1|13~q ),
	.cin(gnd),
	.combout(\exp3_AND2_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_AND2_1~1 .lut_mask = 16'h0001;
defparam \exp3_AND2_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'hCCE0;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'h5D08;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N11
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneiii_lcell_comb \exp3_uPC_1|uPC_74161_2|sub|97 (
// Equation(s):
// \exp3_uPC_1|uPC_74161_2|sub|97~combout  = \exp3_uPC_1|uPC_74161_2|sub|99~q  $ (((\exp3_uPC_1|uPC_74161_2|sub|89~0_combout  & (\exp3_uPC_1|uPC_74161_2|sub|9~q  & \exp3_uPC_1|uPC_74161_2|sub|87~q ))))

	.dataa(\exp3_uPC_1|uPC_74161_2|sub|99~q ),
	.datab(\exp3_uPC_1|uPC_74161_2|sub|89~0_combout ),
	.datac(\exp3_uPC_1|uPC_74161_2|sub|9~q ),
	.datad(\exp3_uPC_1|uPC_74161_2|sub|87~q ),
	.cin(gnd),
	.combout(\exp3_uPC_1|uPC_74161_2|sub|97~combout ),
	.cout());
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_2|sub|97 .lut_mask = 16'h6AAA;
defparam \exp3_uPC_1|uPC_74161_2|sub|97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_1|45~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_1|45~0_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|17~_Duplicate_1_q ) # ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|17~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|17~q  & ((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|17~q ),
	.datad(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|17~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_1|45~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|45~0 .lut_mask = 16'hFFAC;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_2|79~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_2|79~0_combout  = ((!\exp3_ALU_1|ALU_adder_1|adder_74182_1|31~2_combout  & !\exp3_ALU_1|ALU_adder_1|adder_74181_2|46~0_combout )) # (!\exp3_ALU_1|ALU_adder_1|adder_74181_2|43~0_combout )

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_adder_1|adder_74182_1|31~2_combout ),
	.datac(\exp3_ALU_1|ALU_adder_1|adder_74181_2|43~0_combout ),
	.datad(\exp3_ALU_1|ALU_adder_1|adder_74181_2|46~0_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_2|79~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|79~0 .lut_mask = 16'h0F3F;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_2|74~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_2|74~0_combout  = ((\exp3_ALU_1|ALU_adder_1|adder_74181_2|79~0_combout  & !\exp3_ALU_1|ALU_adder_1|adder_74181_2|47~0_combout )) # (!\exp3_ALU_1|ALU_adder_1|adder_74181_2|44~0_combout )

	.dataa(\exp3_ALU_1|ALU_adder_1|adder_74181_2|79~0_combout ),
	.datab(\exp3_ALU_1|ALU_adder_1|adder_74181_2|44~0_combout ),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_adder_1|adder_74181_2|47~0_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_2|74~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|74~0 .lut_mask = 16'h33BB;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_2|48~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_2|48~0_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|13~_Duplicate_1_q  & ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|13~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|13~q  & ((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [20])))))

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|13~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|13~_Duplicate_1_q ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_2|48~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|48~0 .lut_mask = 16'hD080;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_2|45~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_2|45~0_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|13~_Duplicate_1_q ) # ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|13~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|13~q  & ((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|13~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|13~_Duplicate_1_q ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_2|45~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|45~0 .lut_mask = 16'hFDF8;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_2|74~1 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_2|74~1_combout  = (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\exp3_ALU_1|ALU_adder_1|adder_74181_2|74~0_combout  & !\exp3_ALU_1|ALU_adder_1|adder_74181_2|48~0_combout )) # 
// (!\exp3_ALU_1|ALU_adder_1|adder_74181_2|45~0_combout )))

	.dataa(\exp3_ALU_1|ALU_adder_1|adder_74181_2|45~0_combout ),
	.datab(\exp3_ALU_1|ALU_adder_1|adder_74181_2|74~0_combout ),
	.datac(\exp3_ALU_1|ALU_adder_1|adder_74181_2|48~0_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_2|74~1_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|74~1 .lut_mask = 16'h005D;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|74~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_2|52~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_2|52~0_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  & ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & ((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [20]))))

	.dataa(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_2|52~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|52~0 .lut_mask = 16'hA808;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_2|51~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_2|51~0_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ) # ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & ((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [19])))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_2|51~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|51~0 .lut_mask = 16'hFFE2;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_2|77 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_2|77~combout  = \exp3_ALU_1|ALU_adder_1|adder_74181_2|74~1_combout  $ (\exp3_ALU_1|ALU_adder_1|adder_74181_2|52~0_combout  $ (\exp3_ALU_1|ALU_adder_1|adder_74181_2|51~0_combout ))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_adder_1|adder_74181_2|74~1_combout ),
	.datac(\exp3_ALU_1|ALU_adder_1|adder_74181_2|52~0_combout ),
	.datad(\exp3_ALU_1|ALU_adder_1|adder_74181_2|51~0_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_2|77~combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|77 .lut_mask = 16'hC33C;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~14 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~14_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~1_combout )))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~1_combout )))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~1_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~14 .lut_mask = 16'hE2F0;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[2]~3 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[2]~3_combout  = \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|17~_Duplicate_1_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datad(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|17~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[2]~3 .lut_mask = 16'h0FF0;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~19 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~19_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45] & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~15_combout ))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45] & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45]),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~19_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~19 .lut_mask = 16'hE4E4;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~24 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~24_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~19_combout )))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~19_combout ))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~19_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~24_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~24 .lut_mask = 16'hFE04;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~25 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~25_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~20_combout )) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~20_combout )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout )))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~20_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~25_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~25 .lut_mask = 16'hCDC8;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~31 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~31_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~24_combout ))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~24_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~31_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~31 .lut_mask = 16'hF0CC;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[62]~32 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[62]~32_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~25_combout )) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~25_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[62]~32_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[62]~32 .lut_mask = 16'hAACC;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[62]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~35 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~35_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~28_combout ))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~28_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~35_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~35 .lut_mask = 16'hEE22;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N16
cycloneiii_lcell_comb exp3_AND2_7(
// Equation(s):
// \exp3_AND2_7~combout  = LCELL((\exp3_beatGen_1|beatGen_DFF_4~q  & \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [10]))

	.dataa(gnd),
	.datab(\exp3_beatGen_1|beatGen_DFF_4~q ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_AND2_7~combout ),
	.cout());
// synopsys translate_off
defparam exp3_AND2_7.lut_mask = 16'hC0C0;
defparam exp3_AND2_7.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_2|82 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_2|82~combout  = \exp3_ALU_1|ALU_adder_1|adder_74181_2|45~0_combout  $ (\exp3_ALU_1|ALU_adder_1|adder_74181_2|48~0_combout  $ (((\exp3_ALU_1|ALU_adder_1|adder_74181_2|74~0_combout  & 
// !\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\exp3_ALU_1|ALU_adder_1|adder_74181_2|45~0_combout ),
	.datab(\exp3_ALU_1|ALU_adder_1|adder_74181_2|74~0_combout ),
	.datac(\exp3_ALU_1|ALU_adder_1|adder_74181_2|48~0_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_2|82~combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|82 .lut_mask = 16'h5A96;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~18 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~18_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~10_combout )) # 
// (!\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[61]~33_combout )))

	.dataa(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~10_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[61]~33_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~18_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~18 .lut_mask = 16'hF5A0;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~22 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~22_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~2_combout ))) # 
// (!\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~37_combout ))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~37_combout ),
	.datac(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~2_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~22_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~22 .lut_mask = 16'hFC0C;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_1|80~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_1|80~0_combout  = \exp3_ALU_1|ALU_adder_1|adder_74181_1|46~0_combout  $ (\exp3_ALU_1|ALU_adder_1|adder_74181_1|43~0_combout  $ (((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [16]) # 
// (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\exp3_ALU_1|ALU_adder_1|adder_74181_1|46~0_combout ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\exp3_ALU_1|ALU_adder_1|adder_74181_1|43~0_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_1|80~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|80~0 .lut_mask = 16'hC936;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9] (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [9] = ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  & (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ (!\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|13~_Duplicate_1_q 
// )))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~3_combout )

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~3_combout ),
	.datab(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datac(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|13~_Duplicate_1_q ),
	.datad(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [9]),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9] .lut_mask = 16'hD755;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[7]~0 (
// Equation(s):
// \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[7]~0_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~12_combout ) # 
// ((\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout  & \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [15])))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout  & 
// (\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout  & (\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [15])))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout ),
	.datab(\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout ),
	.datac(\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [15]),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~12_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[7]~0 .lut_mask = 16'hEAC0;
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N6
cycloneiii_lcell_comb exp3_AND2_5(
// Equation(s):
// \exp3_AND2_5~combout  = LCELL((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [12] & \exp3_beatGen_1|beatGen_DFF_4~q ))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datab(gnd),
	.datac(\exp3_beatGen_1|beatGen_DFF_4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_AND2_5~combout ),
	.cout());
// synopsys translate_off
defparam exp3_AND2_5.lut_mask = 16'hA0A0;
defparam exp3_AND2_5.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0003;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10 .lut_mask = 16'hC0EA;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N20
cycloneiii_lcell_comb exp3_AND2_4(
// Equation(s):
// \exp3_AND2_4~combout  = LCELL((\exp3_beatGen_1|beatGen_DFF_3~q  & \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [13]))

	.dataa(gnd),
	.datab(gnd),
	.datac(\exp3_beatGen_1|beatGen_DFF_3~q ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.cin(gnd),
	.combout(\exp3_AND2_4~combout ),
	.cout());
// synopsys translate_off
defparam exp3_AND2_4.lut_mask = 16'hF000;
defparam exp3_AND2_4.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N28
cycloneiii_lcell_comb exp3_AND2_3(
// Equation(s):
// \exp3_AND2_3~combout  = LCELL((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [14] & \exp3_beatGen_1|beatGen_DFF_3~q ))

	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datac(gnd),
	.datad(\exp3_beatGen_1|beatGen_DFF_3~q ),
	.cin(gnd),
	.combout(\exp3_AND2_3~combout ),
	.cout());
// synopsys translate_off
defparam exp3_AND2_3.lut_mask = 16'hCC00;
defparam exp3_AND2_3.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h0400;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h3222;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~39 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~39_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36] & (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|16~_Duplicate_1_q  
// $ ((\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q )))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36] & 
// (((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ))))

	.dataa(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|16~_Duplicate_1_q ),
	.datab(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~39_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~39 .lut_mask = 16'h66F0;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[1]~3 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[1]~3_combout  = \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ 
// (((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ) # ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout 
// ))))

	.dataa(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datac(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[1]~3 .lut_mask = 16'h5666;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N6
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'hF0A2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hCAAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h040C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0004;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .lut_mask = 16'h4C42;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .lut_mask = 16'hF078;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .lut_mask = 16'h50D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'hAEAF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h2200;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N6
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .lut_mask = 16'h061A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'hA8AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'h09DC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneiii_clkctrl \exp3_AND2_4~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\exp3_AND2_4~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\exp3_AND2_4~clkctrl_outclk ));
// synopsys translate_off
defparam \exp3_AND2_4~clkctrl .clock_type = "global clock";
defparam \exp3_AND2_4~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneiii_clkctrl \exp3_AND2_5~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\exp3_AND2_5~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\exp3_AND2_5~clkctrl_outclk ));
// synopsys translate_off
defparam \exp3_AND2_5~clkctrl .clock_type = "global clock";
defparam \exp3_AND2_5~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneiii_clkctrl \exp3_AND2_3~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\exp3_AND2_3~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\exp3_AND2_3~clkctrl_outclk ));
// synopsys translate_off
defparam \exp3_AND2_3~clkctrl .clock_type = "global clock";
defparam \exp3_AND2_3~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneiii_clkctrl \exp3_AND2_7~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\exp3_AND2_7~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\exp3_AND2_7~clkctrl_outclk ));
// synopsys translate_off
defparam \exp3_AND2_7~clkctrl .clock_type = "global clock";
defparam \exp3_AND2_7~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneiii_io_obuf \T1~output (
	.i(\exp3_beatGen_1|beatGen_DFF_1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(T1),
	.obar());
// synopsys translate_off
defparam \T1~output .bus_hold = "false";
defparam \T1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneiii_io_obuf \INS[31]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[31]),
	.obar());
// synopsys translate_off
defparam \INS[31]~output .bus_hold = "false";
defparam \INS[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneiii_io_obuf \INS[30]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[30]),
	.obar());
// synopsys translate_off
defparam \INS[30]~output .bus_hold = "false";
defparam \INS[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N2
cycloneiii_io_obuf \INS[29]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[29]),
	.obar());
// synopsys translate_off
defparam \INS[29]~output .bus_hold = "false";
defparam \INS[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneiii_io_obuf \INS[28]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[28]),
	.obar());
// synopsys translate_off
defparam \INS[28]~output .bus_hold = "false";
defparam \INS[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N16
cycloneiii_io_obuf \INS[27]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[27]),
	.obar());
// synopsys translate_off
defparam \INS[27]~output .bus_hold = "false";
defparam \INS[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneiii_io_obuf \INS[26]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[26]),
	.obar());
// synopsys translate_off
defparam \INS[26]~output .bus_hold = "false";
defparam \INS[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneiii_io_obuf \INS[25]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[25]),
	.obar());
// synopsys translate_off
defparam \INS[25]~output .bus_hold = "false";
defparam \INS[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N16
cycloneiii_io_obuf \INS[24]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[24]),
	.obar());
// synopsys translate_off
defparam \INS[24]~output .bus_hold = "false";
defparam \INS[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneiii_io_obuf \INS[23]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[23]),
	.obar());
// synopsys translate_off
defparam \INS[23]~output .bus_hold = "false";
defparam \INS[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneiii_io_obuf \INS[22]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[22]),
	.obar());
// synopsys translate_off
defparam \INS[22]~output .bus_hold = "false";
defparam \INS[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N9
cycloneiii_io_obuf \INS[21]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[21]),
	.obar());
// synopsys translate_off
defparam \INS[21]~output .bus_hold = "false";
defparam \INS[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N9
cycloneiii_io_obuf \INS[20]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[20]),
	.obar());
// synopsys translate_off
defparam \INS[20]~output .bus_hold = "false";
defparam \INS[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N2
cycloneiii_io_obuf \INS[19]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[19]),
	.obar());
// synopsys translate_off
defparam \INS[19]~output .bus_hold = "false";
defparam \INS[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N9
cycloneiii_io_obuf \INS[18]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[18]),
	.obar());
// synopsys translate_off
defparam \INS[18]~output .bus_hold = "false";
defparam \INS[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneiii_io_obuf \INS[17]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[17]),
	.obar());
// synopsys translate_off
defparam \INS[17]~output .bus_hold = "false";
defparam \INS[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N23
cycloneiii_io_obuf \INS[16]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[16]),
	.obar());
// synopsys translate_off
defparam \INS[16]~output .bus_hold = "false";
defparam \INS[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N2
cycloneiii_io_obuf \INS[15]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[15]),
	.obar());
// synopsys translate_off
defparam \INS[15]~output .bus_hold = "false";
defparam \INS[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N9
cycloneiii_io_obuf \INS[14]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[14]),
	.obar());
// synopsys translate_off
defparam \INS[14]~output .bus_hold = "false";
defparam \INS[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N16
cycloneiii_io_obuf \INS[13]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[13]),
	.obar());
// synopsys translate_off
defparam \INS[13]~output .bus_hold = "false";
defparam \INS[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneiii_io_obuf \INS[12]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[12]),
	.obar());
// synopsys translate_off
defparam \INS[12]~output .bus_hold = "false";
defparam \INS[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneiii_io_obuf \INS[11]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[11]),
	.obar());
// synopsys translate_off
defparam \INS[11]~output .bus_hold = "false";
defparam \INS[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneiii_io_obuf \INS[10]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[10]),
	.obar());
// synopsys translate_off
defparam \INS[10]~output .bus_hold = "false";
defparam \INS[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneiii_io_obuf \INS[9]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[9]),
	.obar());
// synopsys translate_off
defparam \INS[9]~output .bus_hold = "false";
defparam \INS[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneiii_io_obuf \INS[8]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[8]),
	.obar());
// synopsys translate_off
defparam \INS[8]~output .bus_hold = "false";
defparam \INS[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneiii_io_obuf \INS[7]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[7]),
	.obar());
// synopsys translate_off
defparam \INS[7]~output .bus_hold = "false";
defparam \INS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneiii_io_obuf \INS[6]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[6]),
	.obar());
// synopsys translate_off
defparam \INS[6]~output .bus_hold = "false";
defparam \INS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneiii_io_obuf \INS[5]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[5]),
	.obar());
// synopsys translate_off
defparam \INS[5]~output .bus_hold = "false";
defparam \INS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N9
cycloneiii_io_obuf \INS[4]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[4]),
	.obar());
// synopsys translate_off
defparam \INS[4]~output .bus_hold = "false";
defparam \INS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N2
cycloneiii_io_obuf \INS[3]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[3]),
	.obar());
// synopsys translate_off
defparam \INS[3]~output .bus_hold = "false";
defparam \INS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneiii_io_obuf \INS[2]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[2]),
	.obar());
// synopsys translate_off
defparam \INS[2]~output .bus_hold = "false";
defparam \INS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneiii_io_obuf \INS[1]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[1]),
	.obar());
// synopsys translate_off
defparam \INS[1]~output .bus_hold = "false";
defparam \INS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneiii_io_obuf \INS[0]~output (
	.i(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INS[0]),
	.obar());
// synopsys translate_off
defparam \INS[0]~output .bus_hold = "false";
defparam \INS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N9
cycloneiii_io_obuf \RAM_RDDATA[7]~output (
	.i(\exp3_RAM_1|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_RDDATA[7]),
	.obar());
// synopsys translate_off
defparam \RAM_RDDATA[7]~output .bus_hold = "false";
defparam \RAM_RDDATA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y16_N9
cycloneiii_io_obuf \RAM_RDDATA[6]~output (
	.i(\exp3_RAM_1|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_RDDATA[6]),
	.obar());
// synopsys translate_off
defparam \RAM_RDDATA[6]~output .bus_hold = "false";
defparam \RAM_RDDATA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneiii_io_obuf \RAM_RDDATA[5]~output (
	.i(\exp3_RAM_1|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_RDDATA[5]),
	.obar());
// synopsys translate_off
defparam \RAM_RDDATA[5]~output .bus_hold = "false";
defparam \RAM_RDDATA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N23
cycloneiii_io_obuf \RAM_RDDATA[4]~output (
	.i(\exp3_RAM_1|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_RDDATA[4]),
	.obar());
// synopsys translate_off
defparam \RAM_RDDATA[4]~output .bus_hold = "false";
defparam \RAM_RDDATA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneiii_io_obuf \RAM_RDDATA[3]~output (
	.i(\exp3_RAM_1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_RDDATA[3]),
	.obar());
// synopsys translate_off
defparam \RAM_RDDATA[3]~output .bus_hold = "false";
defparam \RAM_RDDATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N16
cycloneiii_io_obuf \RAM_RDDATA[2]~output (
	.i(\exp3_RAM_1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_RDDATA[2]),
	.obar());
// synopsys translate_off
defparam \RAM_RDDATA[2]~output .bus_hold = "false";
defparam \RAM_RDDATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneiii_io_obuf \RAM_RDDATA[1]~output (
	.i(\exp3_RAM_1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_RDDATA[1]),
	.obar());
// synopsys translate_off
defparam \RAM_RDDATA[1]~output .bus_hold = "false";
defparam \RAM_RDDATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneiii_io_obuf \RAM_RDDATA[0]~output (
	.i(\exp3_RAM_1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_RDDATA[0]),
	.obar());
// synopsys translate_off
defparam \RAM_RDDATA[0]~output .bus_hold = "false";
defparam \RAM_RDDATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneiii_io_obuf \T2~output (
	.i(\exp3_beatGen_1|beatGen_DFF_2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(T2),
	.obar());
// synopsys translate_off
defparam \T2~output .bus_hold = "false";
defparam \T2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneiii_io_obuf \RAM_ADDR[7]~output (
	.i(\exp3_mux21_1|mux21_OR2_1 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \RAM_ADDR[7]~output .bus_hold = "false";
defparam \RAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N16
cycloneiii_io_obuf \RAM_ADDR[6]~output (
	.i(\exp3_mux21_1|mux21_OR2_1 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \RAM_ADDR[6]~output .bus_hold = "false";
defparam \RAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneiii_io_obuf \RAM_ADDR[5]~output (
	.i(\exp3_mux21_1|mux21_OR2_1 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \RAM_ADDR[5]~output .bus_hold = "false";
defparam \RAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneiii_io_obuf \RAM_ADDR[4]~output (
	.i(\exp3_mux21_1|mux21_OR2_1 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \RAM_ADDR[4]~output .bus_hold = "false";
defparam \RAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneiii_io_obuf \RAM_ADDR[3]~output (
	.i(\exp3_mux21_1|mux21_OR2_1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \RAM_ADDR[3]~output .bus_hold = "false";
defparam \RAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneiii_io_obuf \RAM_ADDR[2]~output (
	.i(\exp3_mux21_1|mux21_OR2_1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \RAM_ADDR[2]~output .bus_hold = "false";
defparam \RAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N23
cycloneiii_io_obuf \RAM_ADDR[1]~output (
	.i(\exp3_mux21_1|mux21_OR2_1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \RAM_ADDR[1]~output .bus_hold = "false";
defparam \RAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N2
cycloneiii_io_obuf \RAM_ADDR[0]~output (
	.i(\exp3_mux21_1|mux21_OR2_1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \RAM_ADDR[0]~output .bus_hold = "false";
defparam \RAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneiii_io_obuf \PC_DATA[7]~output (
	.i(\exp3_PC_1|PC_74161_2|sub|110~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_DATA[7]),
	.obar());
// synopsys translate_off
defparam \PC_DATA[7]~output .bus_hold = "false";
defparam \PC_DATA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneiii_io_obuf \PC_DATA[6]~output (
	.i(\exp3_PC_1|PC_74161_2|sub|99~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_DATA[6]),
	.obar());
// synopsys translate_off
defparam \PC_DATA[6]~output .bus_hold = "false";
defparam \PC_DATA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N2
cycloneiii_io_obuf \PC_DATA[5]~output (
	.i(\exp3_PC_1|PC_74161_2|sub|87~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_DATA[5]),
	.obar());
// synopsys translate_off
defparam \PC_DATA[5]~output .bus_hold = "false";
defparam \PC_DATA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneiii_io_obuf \PC_DATA[4]~output (
	.i(\exp3_PC_1|PC_74161_2|sub|9~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_DATA[4]),
	.obar());
// synopsys translate_off
defparam \PC_DATA[4]~output .bus_hold = "false";
defparam \PC_DATA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N2
cycloneiii_io_obuf \PC_DATA[3]~output (
	.i(\exp3_PC_1|PC_74161_1|sub|110~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_DATA[3]),
	.obar());
// synopsys translate_off
defparam \PC_DATA[3]~output .bus_hold = "false";
defparam \PC_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneiii_io_obuf \PC_DATA[2]~output (
	.i(\exp3_PC_1|PC_74161_1|sub|99~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_DATA[2]),
	.obar());
// synopsys translate_off
defparam \PC_DATA[2]~output .bus_hold = "false";
defparam \PC_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneiii_io_obuf \PC_DATA[1]~output (
	.i(\exp3_PC_1|PC_74161_1|sub|87~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_DATA[1]),
	.obar());
// synopsys translate_off
defparam \PC_DATA[1]~output .bus_hold = "false";
defparam \PC_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneiii_io_obuf \PC_DATA[0]~output (
	.i(\exp3_PC_1|PC_74161_1|sub|9~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_DATA[0]),
	.obar());
// synopsys translate_off
defparam \PC_DATA[0]~output .bus_hold = "false";
defparam \PC_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneiii_io_obuf \R0_DATA[7]~output (
	.i(\exp3_reg8_R0|reg8_74273_1|12~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0_DATA[7]),
	.obar());
// synopsys translate_off
defparam \R0_DATA[7]~output .bus_hold = "false";
defparam \R0_DATA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneiii_io_obuf \R0_DATA[6]~output (
	.i(\exp3_reg8_R0|reg8_74273_1|13~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0_DATA[6]),
	.obar());
// synopsys translate_off
defparam \R0_DATA[6]~output .bus_hold = "false";
defparam \R0_DATA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneiii_io_obuf \R0_DATA[5]~output (
	.i(\exp3_reg8_R0|reg8_74273_1|14~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0_DATA[5]),
	.obar());
// synopsys translate_off
defparam \R0_DATA[5]~output .bus_hold = "false";
defparam \R0_DATA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneiii_io_obuf \R0_DATA[4]~output (
	.i(\exp3_reg8_R0|reg8_74273_1|15~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0_DATA[4]),
	.obar());
// synopsys translate_off
defparam \R0_DATA[4]~output .bus_hold = "false";
defparam \R0_DATA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneiii_io_obuf \R0_DATA[3]~output (
	.i(\exp3_reg8_R0|reg8_74273_1|16~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0_DATA[3]),
	.obar());
// synopsys translate_off
defparam \R0_DATA[3]~output .bus_hold = "false";
defparam \R0_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneiii_io_obuf \R0_DATA[2]~output (
	.i(\exp3_reg8_R0|reg8_74273_1|17~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0_DATA[2]),
	.obar());
// synopsys translate_off
defparam \R0_DATA[2]~output .bus_hold = "false";
defparam \R0_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
cycloneiii_io_obuf \R0_DATA[1]~output (
	.i(\exp3_reg8_R0|reg8_74273_1|18~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0_DATA[1]),
	.obar());
// synopsys translate_off
defparam \R0_DATA[1]~output .bus_hold = "false";
defparam \R0_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N9
cycloneiii_io_obuf \R0_DATA[0]~output (
	.i(\exp3_reg8_R0|reg8_74273_1|19~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0_DATA[0]),
	.obar());
// synopsys translate_off
defparam \R0_DATA[0]~output .bus_hold = "false";
defparam \R0_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N23
cycloneiii_io_obuf \T4~output (
	.i(\exp3_beatGen_1|beatGen_DFF_4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(T4),
	.obar());
// synopsys translate_off
defparam \T4~output .bus_hold = "false";
defparam \T4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N16
cycloneiii_io_obuf \T3~output (
	.i(\exp3_beatGen_1|beatGen_DFF_3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(T3),
	.obar());
// synopsys translate_off
defparam \T3~output .bus_hold = "false";
defparam \T3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneiii_io_obuf \RA_INPUT[7]~output (
	.i(\exp3_mux21_3|mux21_OR2_1[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RA_INPUT[7]),
	.obar());
// synopsys translate_off
defparam \RA_INPUT[7]~output .bus_hold = "false";
defparam \RA_INPUT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneiii_io_obuf \RA_INPUT[6]~output (
	.i(\exp3_mux21_3|mux21_OR2_1[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RA_INPUT[6]),
	.obar());
// synopsys translate_off
defparam \RA_INPUT[6]~output .bus_hold = "false";
defparam \RA_INPUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneiii_io_obuf \RA_INPUT[5]~output (
	.i(\exp3_mux21_3|mux21_OR2_1[5]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RA_INPUT[5]),
	.obar());
// synopsys translate_off
defparam \RA_INPUT[5]~output .bus_hold = "false";
defparam \RA_INPUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneiii_io_obuf \RA_INPUT[4]~output (
	.i(\exp3_mux21_3|mux21_OR2_1[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RA_INPUT[4]),
	.obar());
// synopsys translate_off
defparam \RA_INPUT[4]~output .bus_hold = "false";
defparam \RA_INPUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N2
cycloneiii_io_obuf \RA_INPUT[3]~output (
	.i(\exp3_mux21_3|mux21_OR2_1[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RA_INPUT[3]),
	.obar());
// synopsys translate_off
defparam \RA_INPUT[3]~output .bus_hold = "false";
defparam \RA_INPUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneiii_io_obuf \RA_INPUT[2]~output (
	.i(\exp3_mux21_3|mux21_OR2_1[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RA_INPUT[2]),
	.obar());
// synopsys translate_off
defparam \RA_INPUT[2]~output .bus_hold = "false";
defparam \RA_INPUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneiii_io_obuf \RA_INPUT[1]~output (
	.i(\exp3_mux21_3|mux21_OR2_1[1]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RA_INPUT[1]),
	.obar());
// synopsys translate_off
defparam \RA_INPUT[1]~output .bus_hold = "false";
defparam \RA_INPUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneiii_io_obuf \RA_INPUT[0]~output (
	.i(\exp3_mux21_3|mux21_OR2_1[0]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RA_INPUT[0]),
	.obar());
// synopsys translate_off
defparam \RA_INPUT[0]~output .bus_hold = "false";
defparam \RA_INPUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneiii_io_obuf \RB_INPUT[7]~output (
	.i(\exp3_mux21_4|mux21_OR2_1[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RB_INPUT[7]),
	.obar());
// synopsys translate_off
defparam \RB_INPUT[7]~output .bus_hold = "false";
defparam \RB_INPUT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneiii_io_obuf \RB_INPUT[6]~output (
	.i(\exp3_mux21_4|mux21_OR2_1[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RB_INPUT[6]),
	.obar());
// synopsys translate_off
defparam \RB_INPUT[6]~output .bus_hold = "false";
defparam \RB_INPUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N9
cycloneiii_io_obuf \RB_INPUT[5]~output (
	.i(\exp3_mux21_4|mux21_OR2_1[5]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RB_INPUT[5]),
	.obar());
// synopsys translate_off
defparam \RB_INPUT[5]~output .bus_hold = "false";
defparam \RB_INPUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N9
cycloneiii_io_obuf \RB_INPUT[4]~output (
	.i(\exp3_mux21_4|mux21_OR2_1[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RB_INPUT[4]),
	.obar());
// synopsys translate_off
defparam \RB_INPUT[4]~output .bus_hold = "false";
defparam \RB_INPUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N2
cycloneiii_io_obuf \RB_INPUT[3]~output (
	.i(\exp3_mux21_4|mux21_OR2_1[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RB_INPUT[3]),
	.obar());
// synopsys translate_off
defparam \RB_INPUT[3]~output .bus_hold = "false";
defparam \RB_INPUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N16
cycloneiii_io_obuf \RB_INPUT[2]~output (
	.i(\exp3_mux21_4|mux21_OR2_1[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RB_INPUT[2]),
	.obar());
// synopsys translate_off
defparam \RB_INPUT[2]~output .bus_hold = "false";
defparam \RB_INPUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneiii_io_obuf \RB_INPUT[1]~output (
	.i(\exp3_mux21_4|mux21_OR2_1[1]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RB_INPUT[1]),
	.obar());
// synopsys translate_off
defparam \RB_INPUT[1]~output .bus_hold = "false";
defparam \RB_INPUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneiii_io_obuf \RB_INPUT[0]~output (
	.i(\exp3_mux21_4|mux21_OR2_1[0]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RB_INPUT[0]),
	.obar());
// synopsys translate_off
defparam \RB_INPUT[0]~output .bus_hold = "false";
defparam \RB_INPUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneiii_io_obuf \R1_DATA[7]~output (
	.i(\exp3_reg8_R1|reg8_74273_1|12~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1_DATA[7]),
	.obar());
// synopsys translate_off
defparam \R1_DATA[7]~output .bus_hold = "false";
defparam \R1_DATA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneiii_io_obuf \R1_DATA[6]~output (
	.i(\exp3_reg8_R1|reg8_74273_1|13~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1_DATA[6]),
	.obar());
// synopsys translate_off
defparam \R1_DATA[6]~output .bus_hold = "false";
defparam \R1_DATA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N2
cycloneiii_io_obuf \R1_DATA[5]~output (
	.i(\exp3_reg8_R1|reg8_74273_1|14~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1_DATA[5]),
	.obar());
// synopsys translate_off
defparam \R1_DATA[5]~output .bus_hold = "false";
defparam \R1_DATA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneiii_io_obuf \R1_DATA[4]~output (
	.i(\exp3_reg8_R1|reg8_74273_1|15~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1_DATA[4]),
	.obar());
// synopsys translate_off
defparam \R1_DATA[4]~output .bus_hold = "false";
defparam \R1_DATA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N23
cycloneiii_io_obuf \R1_DATA[3]~output (
	.i(\exp3_reg8_R1|reg8_74273_1|16~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1_DATA[3]),
	.obar());
// synopsys translate_off
defparam \R1_DATA[3]~output .bus_hold = "false";
defparam \R1_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneiii_io_obuf \R1_DATA[2]~output (
	.i(\exp3_reg8_R1|reg8_74273_1|17~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1_DATA[2]),
	.obar());
// synopsys translate_off
defparam \R1_DATA[2]~output .bus_hold = "false";
defparam \R1_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneiii_io_obuf \R1_DATA[1]~output (
	.i(\exp3_reg8_R1|reg8_74273_1|18~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1_DATA[1]),
	.obar());
// synopsys translate_off
defparam \R1_DATA[1]~output .bus_hold = "false";
defparam \R1_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneiii_io_obuf \R1_DATA[0]~output (
	.i(\exp3_reg8_R1|reg8_74273_1|19~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1_DATA[0]),
	.obar());
// synopsys translate_off
defparam \R1_DATA[0]~output .bus_hold = "false";
defparam \R1_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneiii_io_obuf \MAR_DATA[7]~output (
	.i(\exp3_reg8_MAR|reg8_74273_1|12~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MAR_DATA[7]),
	.obar());
// synopsys translate_off
defparam \MAR_DATA[7]~output .bus_hold = "false";
defparam \MAR_DATA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneiii_io_obuf \MAR_DATA[6]~output (
	.i(\exp3_reg8_MAR|reg8_74273_1|13~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MAR_DATA[6]),
	.obar());
// synopsys translate_off
defparam \MAR_DATA[6]~output .bus_hold = "false";
defparam \MAR_DATA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneiii_io_obuf \MAR_DATA[5]~output (
	.i(\exp3_reg8_MAR|reg8_74273_1|14~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MAR_DATA[5]),
	.obar());
// synopsys translate_off
defparam \MAR_DATA[5]~output .bus_hold = "false";
defparam \MAR_DATA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneiii_io_obuf \MAR_DATA[4]~output (
	.i(\exp3_reg8_MAR|reg8_74273_1|15~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MAR_DATA[4]),
	.obar());
// synopsys translate_off
defparam \MAR_DATA[4]~output .bus_hold = "false";
defparam \MAR_DATA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneiii_io_obuf \MAR_DATA[3]~output (
	.i(\exp3_reg8_MAR|reg8_74273_1|16~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MAR_DATA[3]),
	.obar());
// synopsys translate_off
defparam \MAR_DATA[3]~output .bus_hold = "false";
defparam \MAR_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N23
cycloneiii_io_obuf \MAR_DATA[2]~output (
	.i(\exp3_reg8_MAR|reg8_74273_1|17~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MAR_DATA[2]),
	.obar());
// synopsys translate_off
defparam \MAR_DATA[2]~output .bus_hold = "false";
defparam \MAR_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N23
cycloneiii_io_obuf \MAR_DATA[1]~output (
	.i(\exp3_reg8_MAR|reg8_74273_1|18~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MAR_DATA[1]),
	.obar());
// synopsys translate_off
defparam \MAR_DATA[1]~output .bus_hold = "false";
defparam \MAR_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y16_N2
cycloneiii_io_obuf \MAR_DATA[0]~output (
	.i(\exp3_reg8_MAR|reg8_74273_1|19~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MAR_DATA[0]),
	.obar());
// synopsys translate_off
defparam \MAR_DATA[0]~output .bus_hold = "false";
defparam \MAR_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneiii_io_obuf \RAM_WRDATA[7]~output (
	.i(\exp3_mux21_2|mux21_OR2_1 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_WRDATA[7]),
	.obar());
// synopsys translate_off
defparam \RAM_WRDATA[7]~output .bus_hold = "false";
defparam \RAM_WRDATA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneiii_io_obuf \RAM_WRDATA[6]~output (
	.i(\exp3_mux21_2|mux21_OR2_1 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_WRDATA[6]),
	.obar());
// synopsys translate_off
defparam \RAM_WRDATA[6]~output .bus_hold = "false";
defparam \RAM_WRDATA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
cycloneiii_io_obuf \RAM_WRDATA[5]~output (
	.i(\exp3_mux21_2|mux21_OR2_1 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_WRDATA[5]),
	.obar());
// synopsys translate_off
defparam \RAM_WRDATA[5]~output .bus_hold = "false";
defparam \RAM_WRDATA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneiii_io_obuf \RAM_WRDATA[4]~output (
	.i(\exp3_mux21_2|mux21_OR2_1 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_WRDATA[4]),
	.obar());
// synopsys translate_off
defparam \RAM_WRDATA[4]~output .bus_hold = "false";
defparam \RAM_WRDATA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneiii_io_obuf \RAM_WRDATA[3]~output (
	.i(\exp3_mux21_2|mux21_OR2_1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_WRDATA[3]),
	.obar());
// synopsys translate_off
defparam \RAM_WRDATA[3]~output .bus_hold = "false";
defparam \RAM_WRDATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneiii_io_obuf \RAM_WRDATA[2]~output (
	.i(\exp3_mux21_2|mux21_OR2_1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_WRDATA[2]),
	.obar());
// synopsys translate_off
defparam \RAM_WRDATA[2]~output .bus_hold = "false";
defparam \RAM_WRDATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneiii_io_obuf \RAM_WRDATA[1]~output (
	.i(\exp3_mux21_2|mux21_OR2_1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_WRDATA[1]),
	.obar());
// synopsys translate_off
defparam \RAM_WRDATA[1]~output .bus_hold = "false";
defparam \RAM_WRDATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneiii_io_obuf \RAM_WRDATA[0]~output (
	.i(\exp3_mux21_2|mux21_OR2_1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_WRDATA[0]),
	.obar());
// synopsys translate_off
defparam \RAM_WRDATA[0]~output .bus_hold = "false";
defparam \RAM_WRDATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N15
cycloneiii_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N22
cycloneiii_lcell_comb \exp3_beatGen_1|beatGen_DFF_2~feeder (
// Equation(s):
// \exp3_beatGen_1|beatGen_DFF_2~feeder_combout  = \exp3_beatGen_1|beatGen_DFF_1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\exp3_beatGen_1|beatGen_DFF_1~q ),
	.cin(gnd),
	.combout(\exp3_beatGen_1|beatGen_DFF_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_beatGen_1|beatGen_DFF_2~feeder .lut_mask = 16'hFF00;
defparam \exp3_beatGen_1|beatGen_DFF_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N8
cycloneiii_lcell_comb \exp3_starter_1|starter_DFF_1~feeder (
// Equation(s):
// \exp3_starter_1|starter_DFF_1~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_starter_1|starter_DFF_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_starter_1|starter_DFF_1~feeder .lut_mask = 16'hFFFF;
defparam \exp3_starter_1|starter_DFF_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneiii_io_ibuf \ON~input (
	.i(ON),
	.ibar(gnd),
	.o(\ON~input_o ));
// synopsys translate_off
defparam \ON~input .bus_hold = "false";
defparam \ON~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y12_N9
dffeas \exp3_starter_1|starter_DFF_1 (
	.clk(\exp3_AND3_1~combout ),
	.d(\exp3_starter_1|starter_DFF_1~feeder_combout ),
	.asdata(vcc),
	.clrn(\ON~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_starter_1|starter_DFF_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_starter_1|starter_DFF_1 .is_wysiwyg = "true";
defparam \exp3_starter_1|starter_DFF_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y8_N8
cycloneiii_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N12
cycloneiii_lcell_comb exp3_AND3_1(
// Equation(s):
// \exp3_AND3_1~combout  = LCELL((!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [31] & (\CLK~input_o  & \ON~input_o )))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datab(gnd),
	.datac(\CLK~input_o ),
	.datad(\ON~input_o ),
	.cin(gnd),
	.combout(\exp3_AND3_1~combout ),
	.cout());
// synopsys translate_off
defparam exp3_AND3_1.lut_mask = 16'h5000;
defparam exp3_AND3_1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N30
cycloneiii_lcell_comb \exp3_starter_1|inst5~0 (
// Equation(s):
// \exp3_starter_1|inst5~0_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [31]) # (((!\exp3_AND3_1~combout ) # (!\ON~input_o )) # (!\exp3_starter_1|starter_DFF_1~q ))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datab(\exp3_starter_1|starter_DFF_1~q ),
	.datac(\ON~input_o ),
	.datad(\exp3_AND3_1~combout ),
	.cin(gnd),
	.combout(\exp3_starter_1|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_starter_1|inst5~0 .lut_mask = 16'hBFFF;
defparam \exp3_starter_1|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N23
dffeas \exp3_beatGen_1|beatGen_DFF_2 (
	.clk(\exp3_beatGen_1|beatGen_OR_1~combout ),
	.d(\exp3_beatGen_1|beatGen_DFF_2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\exp3_starter_1|inst5~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_beatGen_1|beatGen_DFF_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_beatGen_1|beatGen_DFF_2 .is_wysiwyg = "true";
defparam \exp3_beatGen_1|beatGen_DFF_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N21
dffeas \exp3_beatGen_1|beatGen_DFF_3 (
	.clk(\exp3_beatGen_1|beatGen_OR_1~combout ),
	.d(gnd),
	.asdata(\exp3_beatGen_1|beatGen_DFF_2~q ),
	.clrn(!\exp3_starter_1|inst5~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_beatGen_1|beatGen_DFF_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_beatGen_1|beatGen_DFF_3 .is_wysiwyg = "true";
defparam \exp3_beatGen_1|beatGen_DFF_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N15
dffeas \exp3_beatGen_1|beatGen_DFF_4 (
	.clk(\exp3_beatGen_1|beatGen_OR_1~combout ),
	.d(gnd),
	.asdata(\exp3_beatGen_1|beatGen_DFF_3~q ),
	.clrn(!\exp3_starter_1|inst5~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_beatGen_1|beatGen_DFF_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_beatGen_1|beatGen_DFF_4 .is_wysiwyg = "true";
defparam \exp3_beatGen_1|beatGen_DFF_4 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N25
dffeas \exp3_beatGen_1|beatGen_DFF_5 (
	.clk(\exp3_beatGen_1|beatGen_OR_1~combout ),
	.d(gnd),
	.asdata(\exp3_beatGen_1|beatGen_DFF_4~q ),
	.clrn(!\exp3_starter_1|inst5~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_beatGen_1|beatGen_DFF_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_beatGen_1|beatGen_DFF_5 .is_wysiwyg = "true";
defparam \exp3_beatGen_1|beatGen_DFF_5 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneiii_io_ibuf \PUL~input (
	.i(PUL),
	.ibar(gnd),
	.o(\PUL~input_o ));
// synopsys translate_off
defparam \PUL~input .bus_hold = "false";
defparam \PUL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N24
cycloneiii_lcell_comb \exp3_beatGen_1|beatGen_OR_1 (
// Equation(s):
// \exp3_beatGen_1|beatGen_OR_1~combout  = LCELL((\exp3_beatGen_1|beatGen_DFF_5~q ) # (\PUL~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\exp3_beatGen_1|beatGen_DFF_5~q ),
	.datad(\PUL~input_o ),
	.cin(gnd),
	.combout(\exp3_beatGen_1|beatGen_OR_1~combout ),
	.cout());
// synopsys translate_off
defparam \exp3_beatGen_1|beatGen_OR_1 .lut_mask = 16'hFFF0;
defparam \exp3_beatGen_1|beatGen_OR_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N26
cycloneiii_lcell_comb \exp3_beatGen_1|beatGen_NOR_4~0 (
// Equation(s):
// \exp3_beatGen_1|beatGen_NOR_4~0_combout  = (!\exp3_beatGen_1|beatGen_DFF_4~q  & (!\exp3_beatGen_1|beatGen_DFF_2~q  & (!\exp3_beatGen_1|beatGen_DFF_1~q  & !\exp3_beatGen_1|beatGen_DFF_3~q )))

	.dataa(\exp3_beatGen_1|beatGen_DFF_4~q ),
	.datab(\exp3_beatGen_1|beatGen_DFF_2~q ),
	.datac(\exp3_beatGen_1|beatGen_DFF_1~q ),
	.datad(\exp3_beatGen_1|beatGen_DFF_3~q ),
	.cin(gnd),
	.combout(\exp3_beatGen_1|beatGen_NOR_4~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_beatGen_1|beatGen_NOR_4~0 .lut_mask = 16'h0001;
defparam \exp3_beatGen_1|beatGen_NOR_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N27
dffeas \exp3_beatGen_1|beatGen_DFF_1 (
	.clk(\exp3_beatGen_1|beatGen_OR_1~combout ),
	.d(\exp3_beatGen_1|beatGen_NOR_4~0_combout ),
	.asdata(vcc),
	.clrn(!\exp3_starter_1|inst5~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_beatGen_1|beatGen_DFF_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_beatGen_1|beatGen_DFF_1 .is_wysiwyg = "true";
defparam \exp3_beatGen_1|beatGen_DFF_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N22
cycloneiii_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneiii_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.cout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .lut_mask = 16'h55AA;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12_combout ),
	.cout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13 ));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 .lut_mask = 16'h3C3F;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13 ),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14_combout ),
	.cout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15 ));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 .lut_mask = 16'hC30C;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15 ),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.cout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17 ));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 .lut_mask = 16'h5A5F;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17 ),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18_combout ),
	.cout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19 ));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 .lut_mask = 16'hC30C;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19 ),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20_combout ),
	.cout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21 ));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 .lut_mask = 16'h5A5F;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21 ),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22_combout ),
	.cout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23 ));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 .lut_mask = 16'hA50A;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23 ),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 .lut_mask = 16'h5A5A;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hFF50;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: JTAG_X1_Y12_N0
cycloneiii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X18_Y8_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hFE00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFEFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N25
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .lut_mask = 16'hA0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hA080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneiii_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 .lut_mask = 16'h30B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFAA;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0800;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N13
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.datac(gnd),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 .lut_mask = 16'hAAF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0800;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N7
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.asdata(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N9
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .lut_mask = 16'hF0CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hBA88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'hAA30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h3030;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4 .lut_mask = 16'h8880;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h33CC;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12 .lut_mask = 16'h8F0F;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hA0EC;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N3
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9 .lut_mask = 16'hA0EC;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N9
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11 .lut_mask = 16'h070F;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8 .lut_mask = 16'hC0EA;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N15
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hA0EC;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h4000;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 16'hF000;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5 .lut_mask = 16'h08B8;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N1
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10 .lut_mask = 16'hF0F8;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~11 .lut_mask = 16'hECCC;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N21
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N19
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22_combout ),
	.asdata(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N17
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20_combout ),
	.asdata(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N15
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18_combout ),
	.asdata(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.asdata(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N11
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14_combout ),
	.asdata(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N9
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12_combout ),
	.asdata(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N11
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N4
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .lut_mask = 16'hC30C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hCECC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hC3C3;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y7_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .lut_mask = 16'hBA30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'hA001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'hFF01;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0004;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'h1110;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h3230;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 .lut_mask = 16'hFECC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hCCEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hAE04;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N6
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .lut_mask = 16'h7700;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hF2F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hDC98;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hCC00;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6 ),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.cout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8 ));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7 .lut_mask = 16'h3C3F;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8 ),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9_combout ),
	.cout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10 ));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9 .lut_mask = 16'hC30C;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10 ),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h3C3F;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 .lut_mask = 16'hB4F0;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N19
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .lut_mask = 16'hF00F;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y8_N21
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 .lut_mask = 16'hFF80;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N15
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N17
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'hECA0;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'hF0F2;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h2320;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3 .lut_mask = 16'h3C78;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N9
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'hBFEE;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h080D;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N27
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h3202;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hCCAA;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'hF0AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hF0AC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'hFAF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14 .lut_mask = 16'hECA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .lut_mask = 16'h5AAF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .lut_mask = 16'h5A5A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 .lut_mask = 16'hAB03;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .lut_mask = 16'hCF0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .lut_mask = 16'h0717;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h4000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0C00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0008;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .lut_mask = 16'h5E52;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'h2822;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h33FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hEE00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h535B;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0200;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneiii_clkctrl \exp3_beatGen_1|beatGen_DFF_1~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\exp3_beatGen_1|beatGen_DFF_1~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\exp3_beatGen_1|beatGen_DFF_1~clkctrl_outclk ));
// synopsys translate_off
defparam \exp3_beatGen_1|beatGen_DFF_1~clkctrl .clock_type = "global clock";
defparam \exp3_beatGen_1|beatGen_DFF_1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneiii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneiii_lcell_comb \exp3_uPC_1|uPC_74161_1|sub|86 (
// Equation(s):
// \exp3_uPC_1|uPC_74161_1|sub|86~combout  = (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (\exp3_uPC_1|uPC_74161_1|sub|87~q  $ (\exp3_uPC_1|uPC_74161_1|sub|9~q )))

	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datac(\exp3_uPC_1|uPC_74161_1|sub|87~q ),
	.datad(\exp3_uPC_1|uPC_74161_1|sub|9~q ),
	.cin(gnd),
	.combout(\exp3_uPC_1|uPC_74161_1|sub|86~combout ),
	.cout());
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_1|sub|86 .lut_mask = 16'h0330;
defparam \exp3_uPC_1|uPC_74161_1|sub|86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneiii_lcell_comb \exp3_uPC_1|uPC_74161_1|sub|98 (
// Equation(s):
// \exp3_uPC_1|uPC_74161_1|sub|98~combout  = (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (\exp3_uPC_1|uPC_74161_1|sub|99~q  $ (((\exp3_uPC_1|uPC_74161_1|sub|87~q  & \exp3_uPC_1|uPC_74161_1|sub|9~q )))))

	.dataa(\exp3_uPC_1|uPC_74161_1|sub|87~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datac(\exp3_uPC_1|uPC_74161_1|sub|99~q ),
	.datad(\exp3_uPC_1|uPC_74161_1|sub|9~q ),
	.cin(gnd),
	.combout(\exp3_uPC_1|uPC_74161_1|sub|98~combout ),
	.cout());
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_1|sub|98 .lut_mask = 16'h1230;
defparam \exp3_uPC_1|uPC_74161_1|sub|98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \exp3_uPC_1|uPC_74161_1|sub|99 (
	.clk(\exp3_beatGen_1|beatGen_DFF_1~clkctrl_outclk ),
	.d(\exp3_uPC_1|uPC_74161_1|sub|98~combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_uPC_1|uPC_74161_1|sub|99~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_1|sub|99 .is_wysiwyg = "true";
defparam \exp3_uPC_1|uPC_74161_1|sub|99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneiii_lcell_comb \exp3_uPC_1|uPC_74161_1|sub|107 (
// Equation(s):
// \exp3_uPC_1|uPC_74161_1|sub|107~combout  = \exp3_uPC_1|uPC_74161_1|sub|110~q  $ (((\exp3_uPC_1|uPC_74161_1|sub|87~q  & (\exp3_uPC_1|uPC_74161_1|sub|99~q  & \exp3_uPC_1|uPC_74161_1|sub|9~q ))))

	.dataa(\exp3_uPC_1|uPC_74161_1|sub|87~q ),
	.datab(\exp3_uPC_1|uPC_74161_1|sub|110~q ),
	.datac(\exp3_uPC_1|uPC_74161_1|sub|99~q ),
	.datad(\exp3_uPC_1|uPC_74161_1|sub|9~q ),
	.cin(gnd),
	.combout(\exp3_uPC_1|uPC_74161_1|sub|107~combout ),
	.cout());
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_1|sub|107 .lut_mask = 16'h6CCC;
defparam \exp3_uPC_1|uPC_74161_1|sub|107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneiii_lcell_comb \exp3_uPC_1|uPC_74161_1|sub|108 (
// Equation(s):
// \exp3_uPC_1|uPC_74161_1|sub|108~combout  = (\exp3_uPC_1|uPC_74161_1|sub|107~combout  & !\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26])

	.dataa(gnd),
	.datab(\exp3_uPC_1|uPC_74161_1|sub|107~combout ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_uPC_1|uPC_74161_1|sub|108~combout ),
	.cout());
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_1|sub|108 .lut_mask = 16'h0C0C;
defparam \exp3_uPC_1|uPC_74161_1|sub|108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \exp3_uPC_1|uPC_74161_1|sub|110 (
	.clk(\exp3_beatGen_1|beatGen_DFF_1~clkctrl_outclk ),
	.d(\exp3_uPC_1|uPC_74161_1|sub|108~combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_uPC_1|uPC_74161_1|sub|110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_1|sub|110 .is_wysiwyg = "true";
defparam \exp3_uPC_1|uPC_74161_1|sub|110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneiii_lcell_comb \exp3_uPC_1|uPC_74161_2|sub|89~0 (
// Equation(s):
// \exp3_uPC_1|uPC_74161_2|sub|89~0_combout  = (\exp3_uPC_1|uPC_74161_1|sub|87~q  & (\exp3_uPC_1|uPC_74161_1|sub|110~q  & (\exp3_uPC_1|uPC_74161_1|sub|99~q  & \exp3_uPC_1|uPC_74161_1|sub|9~q )))

	.dataa(\exp3_uPC_1|uPC_74161_1|sub|87~q ),
	.datab(\exp3_uPC_1|uPC_74161_1|sub|110~q ),
	.datac(\exp3_uPC_1|uPC_74161_1|sub|99~q ),
	.datad(\exp3_uPC_1|uPC_74161_1|sub|9~q ),
	.cin(gnd),
	.combout(\exp3_uPC_1|uPC_74161_2|sub|89~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_2|sub|89~0 .lut_mask = 16'h8000;
defparam \exp3_uPC_1|uPC_74161_2|sub|89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneiii_lcell_comb \exp3_uPC_1|uPC_74161_2|sub|75~0 (
// Equation(s):
// \exp3_uPC_1|uPC_74161_2|sub|75~0_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (\exp3_RAM_1|altsyncram_component|auto_generated|q_a [4])) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26] & 
// ((\exp3_uPC_1|uPC_74161_2|sub|9~q  $ (\exp3_uPC_1|uPC_74161_2|sub|89~0_combout ))))

	.dataa(\exp3_RAM_1|altsyncram_component|auto_generated|q_a [4]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datac(\exp3_uPC_1|uPC_74161_2|sub|9~q ),
	.datad(\exp3_uPC_1|uPC_74161_2|sub|89~0_combout ),
	.cin(gnd),
	.combout(\exp3_uPC_1|uPC_74161_2|sub|75~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_2|sub|75~0 .lut_mask = 16'h8BB8;
defparam \exp3_uPC_1|uPC_74161_2|sub|75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \exp3_uPC_1|uPC_74161_2|sub|9 (
	.clk(\exp3_beatGen_1|beatGen_DFF_1~clkctrl_outclk ),
	.d(\exp3_uPC_1|uPC_74161_2|sub|75~0_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_uPC_1|uPC_74161_2|sub|9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_2|sub|9 .is_wysiwyg = "true";
defparam \exp3_uPC_1|uPC_74161_2|sub|9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneiii_lcell_comb \exp3_uPC_1|uPC_74161_2|sub|92~0 (
// Equation(s):
// \exp3_uPC_1|uPC_74161_2|sub|92~0_combout  = (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (\exp3_uPC_1|uPC_74161_2|sub|87~q  $ (((\exp3_uPC_1|uPC_74161_2|sub|9~q  & \exp3_uPC_1|uPC_74161_2|sub|89~0_combout )))))

	.dataa(\exp3_uPC_1|uPC_74161_2|sub|9~q ),
	.datab(\exp3_uPC_1|uPC_74161_2|sub|89~0_combout ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datad(\exp3_uPC_1|uPC_74161_2|sub|87~q ),
	.cin(gnd),
	.combout(\exp3_uPC_1|uPC_74161_2|sub|92~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_2|sub|92~0 .lut_mask = 16'h0708;
defparam \exp3_uPC_1|uPC_74161_2|sub|92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneiii_clkctrl \exp3_beatGen_1|beatGen_DFF_2~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\exp3_beatGen_1|beatGen_DFF_2~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\exp3_beatGen_1|beatGen_DFF_2~clkctrl_outclk ));
// synopsys translate_off
defparam \exp3_beatGen_1|beatGen_DFF_2~clkctrl .clock_type = "global clock";
defparam \exp3_beatGen_1|beatGen_DFF_2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneiii_lcell_comb \exp3_uPC_1|uPC_74161_2|sub|106~0 (
// Equation(s):
// \exp3_uPC_1|uPC_74161_2|sub|106~0_combout  = (\exp3_uPC_1|uPC_74161_2|sub|99~q  & (\exp3_uPC_1|uPC_74161_2|sub|89~0_combout  & (\exp3_uPC_1|uPC_74161_2|sub|9~q  & \exp3_uPC_1|uPC_74161_2|sub|87~q )))

	.dataa(\exp3_uPC_1|uPC_74161_2|sub|99~q ),
	.datab(\exp3_uPC_1|uPC_74161_2|sub|89~0_combout ),
	.datac(\exp3_uPC_1|uPC_74161_2|sub|9~q ),
	.datad(\exp3_uPC_1|uPC_74161_2|sub|87~q ),
	.cin(gnd),
	.combout(\exp3_uPC_1|uPC_74161_2|sub|106~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_2|sub|106~0 .lut_mask = 16'h8000;
defparam \exp3_uPC_1|uPC_74161_2|sub|106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneiii_lcell_comb \exp3_uPC_1|uPC_74161_2|sub|109~0 (
// Equation(s):
// \exp3_uPC_1|uPC_74161_2|sub|109~0_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (\exp3_RAM_1|altsyncram_component|auto_generated|q_a [7])) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26] & 
// ((\exp3_uPC_1|uPC_74161_2|sub|110~q  $ (\exp3_uPC_1|uPC_74161_2|sub|106~0_combout ))))

	.dataa(\exp3_RAM_1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datac(\exp3_uPC_1|uPC_74161_2|sub|110~q ),
	.datad(\exp3_uPC_1|uPC_74161_2|sub|106~0_combout ),
	.cin(gnd),
	.combout(\exp3_uPC_1|uPC_74161_2|sub|109~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_2|sub|109~0 .lut_mask = 16'h8BB8;
defparam \exp3_uPC_1|uPC_74161_2|sub|109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \exp3_uPC_1|uPC_74161_2|sub|110 (
	.clk(\exp3_beatGen_1|beatGen_DFF_1~clkctrl_outclk ),
	.d(\exp3_uPC_1|uPC_74161_2|sub|109~0_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_uPC_1|uPC_74161_2|sub|110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_2|sub|110 .is_wysiwyg = "true";
defparam \exp3_uPC_1|uPC_74161_2|sub|110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hECCC;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneiii_ram_block \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\exp3_beatGen_1|beatGen_DFF_1~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\exp3_uPC_1|uPC_74161_2|sub|110~q ,\exp3_uPC_1|uPC_74161_2|sub|99~q ,\exp3_uPC_1|uPC_74161_2|sub|87~q ,\exp3_uPC_1|uPC_74161_2|sub|9~q ,\exp3_uPC_1|uPC_74161_1|sub|110~q ,\exp3_uPC_1|uPC_74161_1|sub|99~q ,\exp3_uPC_1|uPC_74161_1|sub|87~q ,
\exp3_uPC_1|uPC_74161_1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],
\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],
\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "../../../../TTTT/Desktop/TTCD/exp3/CROM.mif";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ALTSYNCRAM";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 8;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 18;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 255;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 256;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 32;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 8;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 18;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 255;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 256;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 32;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00002000800000900000000000000000000000000000000000000000000000000000000000002000800000900000000000000000000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000C01000000000000000000000000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000000000030000;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h900000080000000000000000000000000000000000000000000000000000000000030000A00000000000000000000000000000000000000000000000000000000000000000000000000021200000000000000000000000000000000000000000000000000000000080021200900000900000000000000000000000000000000000000000000000000000000000000000C00001000000000000000000000000000000000000000000000000000002000C00001100900000900000000000000000000000000000000000000000000000000000000000000000C0000090000000000000000000000000000000000000000000000000000000000000000008000080;
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneiii_ram_block \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\exp3_beatGen_1|beatGen_DFF_1~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\exp3_uPC_1|uPC_74161_2|sub|110~q ,\exp3_uPC_1|uPC_74161_2|sub|99~q ,\exp3_uPC_1|uPC_74161_2|sub|87~q ,\exp3_uPC_1|uPC_74161_2|sub|9~q ,\exp3_uPC_1|uPC_74161_1|sub|110~q ,\exp3_uPC_1|uPC_74161_1|sub|99~q ,\exp3_uPC_1|uPC_74161_1|sub|87~q ,
\exp3_uPC_1|uPC_74161_1|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29],
\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26],
\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23],
\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20],
\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17],
\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "../../../../TTTT/Desktop/TTCD/exp3/CROM.mif";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ALTSYNCRAM";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 8;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 18;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 255;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 256;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 32;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 8;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 18;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 255;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 256;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 32;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000002080000000000000000000000000000000000000000000000000000000002;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'h0002000003E08002000000000000000000000000000000000000000000000000000000020004000003E080020000000000000000000000000000000000000000000000000000000000008000080000030000000000000000000000000000000000000000000000000000000000008000080000030000000000000000000000000000000000000000000000000000000000008000040000030000000000000000000000000000000000000000000000000000000000008000019000030000000000000000000000000000000000000000000000000000000000008000004000030000000000000000000000000000000000000000000000000000000200000A80;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'h03E000030000000000000000000000000000000000000000000000000000000200000A8003E00003000000000000000000000000000000000000000000000000000000000000000020010000000000000000000000000000000000000000000000000000000800000010000003E08002000000000000000000000000000000000000000000000000000000000000800003E08002000000000000000000000000000000000000000000000020000000003E08002003E08002000000000000000000000000000000000000000000000000000000000000800003E08002000000000000000000000000000000000000000000000000000000000001000000008000;
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [31]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hFA50;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1 .lut_mask = 16'hFFCC;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N9
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [30]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFC0C;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [29]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hD8D8;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [28]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFC0C;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [27]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hD8D8;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N1
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [26]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFC0C;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N19
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [25]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hFC0C;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [24]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hF5A0;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N31
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [23]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hF5A0;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [22]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hFC0C;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N3
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [21]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hFC0C;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [20]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hFC0C;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N15
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hE4E4;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [18]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hFC0C;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [17]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hFA0A;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 16'hE4E4;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N7
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 16'hFA0A;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 16'hFC0C;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N21
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 16'hF5A0;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N23
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 16'hFA0A;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 16'hFC0C;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N3
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 16'hF5A0;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N13
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 16'hF5A0;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N15
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 16'hFC0C;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N17
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 16'hFC0C;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N27
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 16'hFA0A;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N29
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 16'hF5A0;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N31
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 16'hFA0A;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N1
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 16'hFC0C;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N11
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 16'hFA0A;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N5
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(gnd),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 16'hEE44;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N7
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneiii_lcell_comb \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hE4E4;
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N9
dffeas \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \exp3_CROM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \exp3_reg8_MAR|reg8_74273_1|12 (
	.clk(\exp3_AND2_7~clkctrl_outclk ),
	.d(gnd),
	.asdata(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|12~q ),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_MAR|reg8_74273_1|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_MAR|reg8_74273_1|12 .is_wysiwyg = "true";
defparam \exp3_reg8_MAR|reg8_74273_1|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~15 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~15_combout  = (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & 
// \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q ),
	.datac(gnd),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~15_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~15 .lut_mask = 16'h1100;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_1|52~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_1|52~0_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|16~_Duplicate_1_q  & ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|16~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|16~q  & ((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [20])))))

	.dataa(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|16~_Duplicate_1_q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|16~q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_1|52~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|52~0 .lut_mask = 16'h88A0;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_1|77 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_1|77~combout  = \exp3_ALU_1|ALU_adder_1|adder_74181_1|51~0_combout  $ (\exp3_ALU_1|ALU_adder_1|adder_74181_1|52~0_combout  $ (((!\exp3_ALU_1|ALU_adder_1|adder_74182_1|31~1_combout  & 
// !\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\exp3_ALU_1|ALU_adder_1|adder_74182_1|31~1_combout ),
	.datab(\exp3_ALU_1|ALU_adder_1|adder_74181_1|51~0_combout ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\exp3_ALU_1|ALU_adder_1|adder_74181_1|52~0_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_1|77~combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|77 .lut_mask = 16'h36C9;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \exp3_reg8_MAR|reg8_74273_1|19 (
	.clk(\exp3_AND2_7~clkctrl_outclk ),
	.d(gnd),
	.asdata(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|19~q ),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_MAR|reg8_74273_1|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_MAR|reg8_74273_1|19 .is_wysiwyg = "true";
defparam \exp3_reg8_MAR|reg8_74273_1|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneiii_lcell_comb \exp3_mux21_4|mux21_OR2_1[0]~7 (
// Equation(s):
// \exp3_mux21_4|mux21_OR2_1[0]~7_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\exp3_reg8_MAR|reg8_74273_1|19~q ))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// (\exp3_reg8_R1|reg8_74273_1|19~q ))

	.dataa(\exp3_reg8_R1|reg8_74273_1|19~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(gnd),
	.datad(\exp3_reg8_MAR|reg8_74273_1|19~q ),
	.cin(gnd),
	.combout(\exp3_mux21_4|mux21_OR2_1[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_4|mux21_OR2_1[0]~7 .lut_mask = 16'hEE22;
defparam \exp3_mux21_4|mux21_OR2_1[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19 (
	.clk(\exp3_AND2_3~clkctrl_outclk ),
	.d(\exp3_mux21_4|mux21_OR2_1[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~0 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~0_combout  = (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|18~q  & (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  & VCC)) # (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|18~q  & 
// (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  $ (GND)))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~1  = CARRY((!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|18~q  & !\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ))

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|18~q ),
	.datab(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~0_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~1 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~0 .lut_mask = 16'h6611;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~2 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~2_combout  = (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|17~q  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~1 ) # (GND))) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|17~q  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~1 ))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~3  = CARRY((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|17~q ) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~1 ))

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|17~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~1 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~2_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~3 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~2 .lut_mask = 16'hA5AF;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~4 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~4_combout  = (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|16~q  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~3  & VCC)) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|16~q  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~3  $ (GND)))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~5  = CARRY((!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|16~q  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~3 ))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|16~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~3 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~4_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~5 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~4 .lut_mask = 16'h3C03;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  = (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~4_combout )) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|16~q )))

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q ),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~4_combout ),
	.datad(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|16~q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19 .lut_mask = 16'hF5A0;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  = (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~0_combout ))) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|18~q ))

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|18~q ),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~0_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20 .lut_mask = 16'hFA0A;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[2]~3_combout  & ((GND) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[2]~3_combout  & (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  $ (GND)))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[2]~3_combout ) # (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[2]~3_combout ),
	.datab(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~39_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1  & VCC)))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~39_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ) # (GND))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ))))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~39_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~39_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout ) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~39_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .lut_mask = 16'h694D;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  = (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~2_combout ))) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|17~q ))

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|17~q ),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~2_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18 .lut_mask = 16'hFA0A;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneiii_lcell_comb \exp3_mux21_3|mux21_OR2_1[5]~2 (
// Equation(s):
// \exp3_mux21_3|mux21_OR2_1[5]~2_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ((\exp3_RAM_1|altsyncram_component|auto_generated|q_a [5]))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & 
// (\exp3_reg8_R0|reg8_74273_1|14~q ))

	.dataa(\exp3_reg8_R0|reg8_74273_1|14~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(gnd),
	.datad(\exp3_RAM_1|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\exp3_mux21_3|mux21_OR2_1[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_3|mux21_OR2_1[5]~2 .lut_mask = 16'hEE22;
defparam \exp3_mux21_3|mux21_OR2_1[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|14~_Duplicate_1 (
	.clk(\exp3_AND2_2~clkctrl_outclk ),
	.d(\exp3_mux21_3|mux21_OR2_1[5]~2_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|14~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|14~_Duplicate_1 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|14~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[5]~0 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[5]~0_combout  = \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|14~_Duplicate_1_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datad(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|14~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[5]~0 .lut_mask = 16'h0FF0;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout  = (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[5]~0_combout  $ 
// (VCC))) # (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[5]~0_combout ) # (GND)))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[5]~0_combout ) # (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ))

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[5]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~8_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1  & VCC)))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~8_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ) # (GND))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ))))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~8_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~8_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout ) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~8_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .lut_mask = 16'h694D;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3  & VCC)) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3  $ (GND)))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~5  = CARRY((!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  & 
// !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .lut_mask = 16'h3C03;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  = !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .lut_mask = 16'h0F0F;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~9 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~9_combout  = (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout  & 
// !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~9_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~9 .lut_mask = 16'h0040;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneiii_lcell_comb \exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2 (
// Equation(s):
// \exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [22] & !\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2 .lut_mask = 16'h00F0;
defparam \exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout  = (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & 
// \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q ),
	.datac(gnd),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14 .lut_mask = 16'h4400;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N18
cycloneiii_lcell_comb exp3_AND2_2(
// Equation(s):
// \exp3_AND2_2~combout  = LCELL((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [15] & \exp3_beatGen_1|beatGen_DFF_3~q ))

	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(gnd),
	.datad(\exp3_beatGen_1|beatGen_DFF_3~q ),
	.cin(gnd),
	.combout(\exp3_AND2_2~combout ),
	.cout());
// synopsys translate_off
defparam exp3_AND2_2.lut_mask = 16'hCC00;
defparam exp3_AND2_2.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneiii_clkctrl \exp3_AND2_2~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\exp3_AND2_2~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\exp3_AND2_2~clkctrl_outclk ));
// synopsys translate_off
defparam \exp3_AND2_2~clkctrl .clock_type = "global clock";
defparam \exp3_AND2_2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~9_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~9_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ) # (GND))))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~9_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5  & VCC)) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~9_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ))))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & 
// ((!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~9_combout ))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~9_combout  & 
// !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .lut_mask = 16'h692B;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  = \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .lut_mask = 16'hF0F0;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~12 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~12_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~10_combout )))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~10_combout )))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~10_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~12_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~12 .lut_mask = 16'hE2F0;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[3]~2 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[3]~2_combout  = \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|16~_Duplicate_1_q  $ (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q )

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|16~_Duplicate_1_q ),
	.datac(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[3]~2 .lut_mask = 16'h3C3C;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~14_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1  & VCC)))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~14_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ) # (GND))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ))))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~14_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~14_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout ) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~14_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .lut_mask = 16'h694D;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout  = ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~13_combout  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  $ (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3 )))) # (GND)
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~13_combout  & 
// ((!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout ))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~13_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  & 
// !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3 )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~13_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .lut_mask = 16'h962B;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~12_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~12_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ) # (GND))))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~12_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5  & VCC)) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~12_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ))))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & 
// ((!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~12_combout ))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~12_combout  & 
// !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .lut_mask = 16'h692B;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~16 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~16_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36] & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~12_combout )) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36] & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout )))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~12_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36]),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~16_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~16 .lut_mask = 16'hCFC0;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~18 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~18_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36] & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~14_combout )) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36] & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~14_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36]),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~18_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~18 .lut_mask = 16'hACAC;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout  = ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~18_combout  $ (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3 )))) # (GND)
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~18_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~18_combout ) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .lut_mask = 16'h964D;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~17_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5  & VCC)))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~17_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ) # (GND))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ))))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~17_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~17_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout ) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~17_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .lut_mask = 16'h694D;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout  = ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~16_combout  $ (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7 )))) # (GND)
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~16_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~16_combout ) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .lut_mask = 16'h964D;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~20 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~20_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45] & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~16_combout )) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45] & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45]),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~16_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~20_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~20 .lut_mask = 16'hD8D8;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneiii_lcell_comb \exp3_mux21_3|mux21_OR2_1[2]~5 (
// Equation(s):
// \exp3_mux21_3|mux21_OR2_1[2]~5_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\exp3_RAM_1|altsyncram_component|auto_generated|q_a [2])) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & 
// ((\exp3_reg8_R0|reg8_74273_1|17~q )))

	.dataa(\exp3_RAM_1|altsyncram_component|auto_generated|q_a [2]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(\exp3_reg8_R0|reg8_74273_1|17~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_mux21_3|mux21_OR2_1[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_3|mux21_OR2_1[2]~5 .lut_mask = 16'hB8B8;
defparam \exp3_mux21_3|mux21_OR2_1[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneiii_lcell_comb \exp3_mux21_6|mux21_OR2_1[1]~6 (
// Equation(s):
// \exp3_mux21_6|mux21_OR2_1[1]~6_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|18~q ))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// (\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|18~q ))

	.dataa(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|18~q ),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|18~q ),
	.cin(gnd),
	.combout(\exp3_mux21_6|mux21_OR2_1[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_6|mux21_OR2_1[1]~6 .lut_mask = 16'hFA0A;
defparam \exp3_mux21_6|mux21_OR2_1[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \exp3_reg8_R1|reg8_74273_1|18 (
	.clk(\exp3_AND2_6~clkctrl_outclk ),
	.d(\exp3_mux21_6|mux21_OR2_1[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_R1|reg8_74273_1|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_R1|reg8_74273_1|18 .is_wysiwyg = "true";
defparam \exp3_reg8_R1|reg8_74273_1|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneiii_lcell_comb \exp3_mux21_4|mux21_OR2_1[1]~6 (
// Equation(s):
// \exp3_mux21_4|mux21_OR2_1[1]~6_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\exp3_reg8_MAR|reg8_74273_1|18~q )) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// ((\exp3_reg8_R1|reg8_74273_1|18~q )))

	.dataa(\exp3_reg8_MAR|reg8_74273_1|18~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\exp3_reg8_R1|reg8_74273_1|18~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_mux21_4|mux21_OR2_1[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_4|mux21_OR2_1[1]~6 .lut_mask = 16'hB8B8;
defparam \exp3_mux21_4|mux21_OR2_1[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N31
dffeas \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|18 (
	.clk(\exp3_AND2_3~clkctrl_outclk ),
	.d(\exp3_mux21_4|mux21_OR2_1[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|18 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[0]~2 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[0]~2_combout  = \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout )

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[0]~2 .lut_mask = 16'h3C3C;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~0 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~0_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[1]~3_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[0]~2_combout  $ (VCC))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[1]~3_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[0]~2_combout  & VCC))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~1  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[1]~3_combout  & 
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[0]~2_combout ))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[1]~3_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[0]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~0_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~1 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~0 .lut_mask = 16'h6688;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~2 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~2_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~1  & (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ 
// ((!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45])))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~1  & ((\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45])) # (GND)))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~3  = CARRY((\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45])) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~1 ))

	.dataa(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45]),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~1 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~2_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~3 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~2 .lut_mask = 16'h969F;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_2|44~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_2|44~0_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|14~_Duplicate_1_q ) # ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|14~q  & ((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|14~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [19])))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|14~q ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|14~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_2|44~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|44~0 .lut_mask = 16'hFFE2;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_2|47~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_2|47~0_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|14~_Duplicate_1_q  & ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|14~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|14~q  & ((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [20])))))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|14~q ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|14~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_2|47~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|47~0 .lut_mask = 16'hB800;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_2|81 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_2|81~combout  = \exp3_ALU_1|ALU_adder_1|adder_74181_2|44~0_combout  $ (\exp3_ALU_1|ALU_adder_1|adder_74181_2|47~0_combout  $ (((\exp3_ALU_1|ALU_adder_1|adder_74181_2|79~0_combout  & 
// !\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\exp3_ALU_1|ALU_adder_1|adder_74181_2|79~0_combout ),
	.datab(\exp3_ALU_1|ALU_adder_1|adder_74181_2|44~0_combout ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\exp3_ALU_1|ALU_adder_1|adder_74181_2|47~0_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_2|81~combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|81 .lut_mask = 16'h39C6;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneiii_lcell_comb \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|14~0 (
// Equation(s):
// \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|14~0_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~18_combout )) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\exp3_ALU_1|ALU_adder_1|adder_74181_2|81~combout )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~18_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_adder_1|adder_74181_2|81~combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|14~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|14~0 .lut_mask = 16'h88BB;
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X20_Y14_N0
cycloneiii_mac_mult \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(\exp3_AND2_2~clkctrl_outclk ),
	.aclr(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.ena(vcc),
	.dataa({\exp3_mux21_3|mux21_OR2_1[7]~0_combout ,\exp3_mux21_3|mux21_OR2_1[6]~1_combout ,\exp3_mux21_3|mux21_OR2_1[5]~2_combout ,\exp3_mux21_3|mux21_OR2_1[4]~3_combout ,\exp3_mux21_3|mux21_OR2_1[3]~4_combout ,\exp3_mux21_3|mux21_OR2_1[2]~5_combout ,
\exp3_mux21_3|mux21_OR2_1[1]~6_combout ,\exp3_mux21_3|mux21_OR2_1[0]~7_combout ,gnd}),
	.datab({\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q ,\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|13~q ,\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|14~q ,\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|15~q ,\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|16~q ,\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|17~q ,
\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|18~q ,\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1 .dataa_width = 9;
defparam \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1 .datab_clock = "none";
defparam \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1 .datab_width = 9;
defparam \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1 .signa_clock = "none";
defparam \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[5]~2 (
// Equation(s):
// \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[5]~2_combout  = (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [5]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[5]~2 .lut_mask = 16'h0F00;
defparam \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N29
dffeas \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|14 (
	.clk(\exp3_AND2_4~clkctrl_outclk ),
	.d(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|14~0_combout ),
	.asdata(\exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[5]~2_combout ),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|14 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[18] (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [18] = ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout ) # 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout )) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout )

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [18]),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[18] .lut_mask = 16'hFFF3;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[5]~2 (
// Equation(s):
// \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[5]~2_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~8_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout ) # 
// ((\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout  & \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [13])))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~8_combout  & 
// (\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout  & ((\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [13]))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~8_combout ),
	.datab(\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout ),
	.datad(\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [13]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[5]~2 .lut_mask = 16'hECA0;
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[5] (
// Equation(s):
// \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [5] = (\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[5]~2_combout ) # ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~15_combout  & (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [18]))))

	.dataa(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [18]),
	.datac(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[5]~2_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~15_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [5]),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[5] .lut_mask = 16'hF9F0;
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|14 (
	.clk(\exp3_AND2_4~clkctrl_outclk ),
	.d(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [5]),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|14 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneiii_lcell_comb \exp3_mux21_6|mux21_OR2_1[5]~2 (
// Equation(s):
// \exp3_mux21_6|mux21_OR2_1[5]~2_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|14~q ))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// (\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|14~q ))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|14~q ),
	.datac(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|14~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_mux21_6|mux21_OR2_1[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_6|mux21_OR2_1[5]~2 .lut_mask = 16'hE4E4;
defparam \exp3_mux21_6|mux21_OR2_1[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \exp3_reg8_R1|reg8_74273_1|14 (
	.clk(\exp3_AND2_6~clkctrl_outclk ),
	.d(\exp3_mux21_6|mux21_OR2_1[5]~2_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_R1|reg8_74273_1|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_R1|reg8_74273_1|14 .is_wysiwyg = "true";
defparam \exp3_reg8_R1|reg8_74273_1|14 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N19
dffeas \exp3_reg8_MAR|reg8_74273_1|14 (
	.clk(\exp3_AND2_7~clkctrl_outclk ),
	.d(gnd),
	.asdata(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|14~q ),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_MAR|reg8_74273_1|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_MAR|reg8_74273_1|14 .is_wysiwyg = "true";
defparam \exp3_reg8_MAR|reg8_74273_1|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneiii_lcell_comb \exp3_mux21_4|mux21_OR2_1[5]~2 (
// Equation(s):
// \exp3_mux21_4|mux21_OR2_1[5]~2_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\exp3_reg8_MAR|reg8_74273_1|14~q ))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// (\exp3_reg8_R1|reg8_74273_1|14~q ))

	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\exp3_reg8_R1|reg8_74273_1|14~q ),
	.datad(\exp3_reg8_MAR|reg8_74273_1|14~q ),
	.cin(gnd),
	.combout(\exp3_mux21_4|mux21_OR2_1[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_4|mux21_OR2_1[5]~2 .lut_mask = 16'hFC30;
defparam \exp3_mux21_4|mux21_OR2_1[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N7
dffeas \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|14 (
	.clk(\exp3_AND2_3~clkctrl_outclk ),
	.d(\exp3_mux21_4|mux21_OR2_1[5]~2_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|14 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[2]~5 (
// Equation(s):
// \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[2]~5_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~2_combout ) # 
// ((\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout  & \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [10])))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout  & 
// (\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout  & ((\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [10]))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout ),
	.datab(\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~2_combout ),
	.datad(\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [10]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[2]~5 .lut_mask = 16'hECA0;
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[2] (
// Equation(s):
// \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [2] = (\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[2]~5_combout ) # ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~15_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45] $ (!\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45]),
	.datab(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~15_combout ),
	.datad(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[2]~5_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [2]),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[2] .lut_mask = 16'hFF90;
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|17 (
	.clk(\exp3_AND2_4~clkctrl_outclk ),
	.d(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [2]),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|17 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneiii_lcell_comb \exp3_mux21_6|mux21_OR2_1[2]~5 (
// Equation(s):
// \exp3_mux21_6|mux21_OR2_1[2]~5_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|17~q ))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// (\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|17~q ))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|17~q ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|17~q ),
	.cin(gnd),
	.combout(\exp3_mux21_6|mux21_OR2_1[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_6|mux21_OR2_1[2]~5 .lut_mask = 16'hFC0C;
defparam \exp3_mux21_6|mux21_OR2_1[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \exp3_reg8_R1|reg8_74273_1|17 (
	.clk(\exp3_AND2_6~clkctrl_outclk ),
	.d(\exp3_mux21_6|mux21_OR2_1[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_R1|reg8_74273_1|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_R1|reg8_74273_1|17 .is_wysiwyg = "true";
defparam \exp3_reg8_R1|reg8_74273_1|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneiii_lcell_comb \exp3_mux21_4|mux21_OR2_1[2]~5 (
// Equation(s):
// \exp3_mux21_4|mux21_OR2_1[2]~5_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\exp3_reg8_MAR|reg8_74273_1|17~q )) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// ((\exp3_reg8_R1|reg8_74273_1|17~q )))

	.dataa(\exp3_reg8_MAR|reg8_74273_1|17~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\exp3_reg8_R1|reg8_74273_1|17~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_mux21_4|mux21_OR2_1[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_4|mux21_OR2_1[2]~5 .lut_mask = 16'hB8B8;
defparam \exp3_mux21_4|mux21_OR2_1[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N21
dffeas \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|17 (
	.clk(\exp3_AND2_3~clkctrl_outclk ),
	.d(\exp3_mux21_4|mux21_OR2_1[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|17 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N28
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27] (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [27] = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout )

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [27]),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27] .lut_mask = 16'hCCFF;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[4]~3 (
// Equation(s):
// \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[4]~3_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~6_combout ) # 
// ((\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout  & \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [12])))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout  & 
// (\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout  & (\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [12])))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout ),
	.datab(\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout ),
	.datac(\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [12]),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~6_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[4]~3 .lut_mask = 16'hEAC0;
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[4] (
// Equation(s):
// \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [4] = (\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[4]~3_combout ) # ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~15_combout  & (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [27]))))

	.dataa(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datab(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[4]~3_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [27]),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~15_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [4]),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[4] .lut_mask = 16'hEDCC;
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|15 (
	.clk(\exp3_AND2_4~clkctrl_outclk ),
	.d(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [4]),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|15 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneiii_lcell_comb \exp3_mux21_5|mux21_OR2_1[4]~3 (
// Equation(s):
// \exp3_mux21_5|mux21_OR2_1[4]~3_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|15~q ))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// (\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|15~q ))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|15~q ),
	.datac(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|15~q ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\exp3_mux21_5|mux21_OR2_1[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_5|mux21_OR2_1[4]~3 .lut_mask = 16'hF0CC;
defparam \exp3_mux21_5|mux21_OR2_1[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \exp3_reg8_R0|reg8_74273_1|15 (
	.clk(\exp3_AND2_5~clkctrl_outclk ),
	.d(\exp3_mux21_5|mux21_OR2_1[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_R0|reg8_74273_1|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_R0|reg8_74273_1|15 .is_wysiwyg = "true";
defparam \exp3_reg8_R0|reg8_74273_1|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_1|47~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_1|47~0_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|18~_Duplicate_1_q  & ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|18~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|18~q  & ((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [20])))))

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|18~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|18~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_1|47~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|47~0 .lut_mask = 16'hD800;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_1|44~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_1|44~0_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|18~_Duplicate_1_q ) # ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|18~q  & ((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|18~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [19])))

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|18~q ),
	.datab(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|18~_Duplicate_1_q ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_1|44~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|44~0 .lut_mask = 16'hFEDC;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_1|81 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_1|81~combout  = \exp3_ALU_1|ALU_adder_1|adder_74181_1|47~0_combout  $ (\exp3_ALU_1|ALU_adder_1|adder_74181_1|44~0_combout  $ (((\exp3_ALU_1|ALU_adder_1|adder_74181_1|79~0_combout  & 
// !\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\exp3_ALU_1|ALU_adder_1|adder_74181_1|79~0_combout ),
	.datab(\exp3_ALU_1|ALU_adder_1|adder_74181_1|47~0_combout ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\exp3_ALU_1|ALU_adder_1|adder_74181_1|44~0_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_1|81~combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|81 .lut_mask = 16'h39C6;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneiii_lcell_comb \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|18~0 (
// Equation(s):
// \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|18~0_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~22_combout )) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\exp3_ALU_1|ALU_adder_1|adder_74181_1|81~combout )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~22_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_adder_1|adder_74181_1|81~combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|18~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|18~0 .lut_mask = 16'h88BB;
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[1]~6 (
// Equation(s):
// \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[1]~6_combout  = (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [1]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[1]~6 .lut_mask = 16'h0F00;
defparam \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|18 (
	.clk(\exp3_AND2_4~clkctrl_outclk ),
	.d(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|18~0_combout ),
	.asdata(\exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[1]~6_combout ),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|18 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|18 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \exp3_reg8_MAR|reg8_74273_1|18 (
	.clk(\exp3_AND2_7~clkctrl_outclk ),
	.d(gnd),
	.asdata(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|18~q ),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_MAR|reg8_74273_1|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_MAR|reg8_74273_1|18 .is_wysiwyg = "true";
defparam \exp3_reg8_MAR|reg8_74273_1|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneiii_lcell_comb \exp3_PC_1|PC_74161_1|sub|92~0 (
// Equation(s):
// \exp3_PC_1|PC_74161_1|sub|92~0_combout  = (\exp3_or2_1~combout  & (((\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|18~q )))) # (!\exp3_or2_1~combout  & (\exp3_PC_1|PC_74161_1|sub|9~q  $ ((\exp3_PC_1|PC_74161_1|sub|87~q ))))

	.dataa(\exp3_PC_1|PC_74161_1|sub|9~q ),
	.datab(\exp3_or2_1~combout ),
	.datac(\exp3_PC_1|PC_74161_1|sub|87~q ),
	.datad(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|18~q ),
	.cin(gnd),
	.combout(\exp3_PC_1|PC_74161_1|sub|92~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_1|sub|92~0 .lut_mask = 16'hDE12;
defparam \exp3_PC_1|PC_74161_1|sub|92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \exp3_PC_1|PC_74161_1|sub|87 (
	.clk(\exp3_AND2_8~clkctrl_outclk ),
	.d(\exp3_PC_1|PC_74161_1|sub|92~0_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_PC_1|PC_74161_1|sub|87~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_1|sub|87 .is_wysiwyg = "true";
defparam \exp3_PC_1|PC_74161_1|sub|87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneiii_lcell_comb \exp3_mux21_1|mux21_OR2_1[1] (
// Equation(s):
// \exp3_mux21_1|mux21_OR2_1 [1] = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8] & (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\exp3_reg8_MAR|reg8_74273_1|18~q ))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8] & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\exp3_PC_1|PC_74161_1|sub|87~q ))))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\exp3_reg8_MAR|reg8_74273_1|18~q ),
	.datad(\exp3_PC_1|PC_74161_1|sub|87~q ),
	.cin(gnd),
	.combout(\exp3_mux21_1|mux21_OR2_1 [1]),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_1|mux21_OR2_1[1] .lut_mask = 16'h6420;
defparam \exp3_mux21_1|mux21_OR2_1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneiii_lcell_comb \exp3_PC_1|PC_74161_1|sub|97 (
// Equation(s):
// \exp3_PC_1|PC_74161_1|sub|97~combout  = \exp3_PC_1|PC_74161_1|sub|99~q  $ (((\exp3_PC_1|PC_74161_1|sub|9~q  & \exp3_PC_1|PC_74161_1|sub|87~q )))

	.dataa(\exp3_PC_1|PC_74161_1|sub|9~q ),
	.datab(\exp3_PC_1|PC_74161_1|sub|87~q ),
	.datac(\exp3_PC_1|PC_74161_1|sub|99~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_PC_1|PC_74161_1|sub|97~combout ),
	.cout());
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_1|sub|97 .lut_mask = 16'h7878;
defparam \exp3_PC_1|PC_74161_1|sub|97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneiii_lcell_comb \exp3_PC_1|PC_74161_1|sub|102~0 (
// Equation(s):
// \exp3_PC_1|PC_74161_1|sub|102~0_combout  = (\exp3_or2_1~combout  & ((\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|17~q ))) # (!\exp3_or2_1~combout  & (\exp3_PC_1|PC_74161_1|sub|97~combout ))

	.dataa(gnd),
	.datab(\exp3_PC_1|PC_74161_1|sub|97~combout ),
	.datac(\exp3_or2_1~combout ),
	.datad(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|17~q ),
	.cin(gnd),
	.combout(\exp3_PC_1|PC_74161_1|sub|102~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_1|sub|102~0 .lut_mask = 16'hFC0C;
defparam \exp3_PC_1|PC_74161_1|sub|102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N5
dffeas \exp3_PC_1|PC_74161_1|sub|99 (
	.clk(\exp3_AND2_8~clkctrl_outclk ),
	.d(\exp3_PC_1|PC_74161_1|sub|102~0_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_PC_1|PC_74161_1|sub|99~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_1|sub|99 .is_wysiwyg = "true";
defparam \exp3_PC_1|PC_74161_1|sub|99 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \exp3_reg8_MAR|reg8_74273_1|17 (
	.clk(\exp3_AND2_7~clkctrl_outclk ),
	.d(gnd),
	.asdata(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|17~q ),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_MAR|reg8_74273_1|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_MAR|reg8_74273_1|17 .is_wysiwyg = "true";
defparam \exp3_reg8_MAR|reg8_74273_1|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneiii_lcell_comb \exp3_mux21_1|mux21_OR2_1[2] (
// Equation(s):
// \exp3_mux21_1|mux21_OR2_1 [2] = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8] & (((\exp3_reg8_MAR|reg8_74273_1|17~q  & !\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7])))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8] & (\exp3_PC_1|PC_74161_1|sub|99~q  & ((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7]))))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datab(\exp3_PC_1|PC_74161_1|sub|99~q ),
	.datac(\exp3_reg8_MAR|reg8_74273_1|17~q ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(gnd),
	.combout(\exp3_mux21_1|mux21_OR2_1 [2]),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_1|mux21_OR2_1[2] .lut_mask = 16'h44A0;
defparam \exp3_mux21_1|mux21_OR2_1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneiii_lcell_comb \exp3_PC_1|PC_74161_1|sub|107 (
// Equation(s):
// \exp3_PC_1|PC_74161_1|sub|107~combout  = \exp3_PC_1|PC_74161_1|sub|110~q  $ (((\exp3_PC_1|PC_74161_1|sub|9~q  & (\exp3_PC_1|PC_74161_1|sub|87~q  & \exp3_PC_1|PC_74161_1|sub|99~q ))))

	.dataa(\exp3_PC_1|PC_74161_1|sub|9~q ),
	.datab(\exp3_PC_1|PC_74161_1|sub|87~q ),
	.datac(\exp3_PC_1|PC_74161_1|sub|99~q ),
	.datad(\exp3_PC_1|PC_74161_1|sub|110~q ),
	.cin(gnd),
	.combout(\exp3_PC_1|PC_74161_1|sub|107~combout ),
	.cout());
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_1|sub|107 .lut_mask = 16'h7F80;
defparam \exp3_PC_1|PC_74161_1|sub|107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneiii_lcell_comb \exp3_PC_1|PC_74161_1|sub|109~0 (
// Equation(s):
// \exp3_PC_1|PC_74161_1|sub|109~0_combout  = (\exp3_or2_1~combout  & ((\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|16~q ))) # (!\exp3_or2_1~combout  & (\exp3_PC_1|PC_74161_1|sub|107~combout ))

	.dataa(gnd),
	.datab(\exp3_PC_1|PC_74161_1|sub|107~combout ),
	.datac(\exp3_or2_1~combout ),
	.datad(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|16~q ),
	.cin(gnd),
	.combout(\exp3_PC_1|PC_74161_1|sub|109~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_1|sub|109~0 .lut_mask = 16'hFC0C;
defparam \exp3_PC_1|PC_74161_1|sub|109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \exp3_PC_1|PC_74161_1|sub|110 (
	.clk(\exp3_AND2_8~clkctrl_outclk ),
	.d(\exp3_PC_1|PC_74161_1|sub|109~0_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_PC_1|PC_74161_1|sub|110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_1|sub|110 .is_wysiwyg = "true";
defparam \exp3_PC_1|PC_74161_1|sub|110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneiii_lcell_comb \exp3_mux21_1|mux21_OR2_1[3] (
// Equation(s):
// \exp3_mux21_1|mux21_OR2_1 [3] = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8] & (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\exp3_reg8_MAR|reg8_74273_1|16~q ))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8] & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\exp3_PC_1|PC_74161_1|sub|110~q ))))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\exp3_reg8_MAR|reg8_74273_1|16~q ),
	.datad(\exp3_PC_1|PC_74161_1|sub|110~q ),
	.cin(gnd),
	.combout(\exp3_mux21_1|mux21_OR2_1 [3]),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_1|mux21_OR2_1[3] .lut_mask = 16'h6420;
defparam \exp3_mux21_1|mux21_OR2_1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneiii_lcell_comb \exp3_PC_1|PC_74161_2|sub|75~0 (
// Equation(s):
// \exp3_PC_1|PC_74161_2|sub|75~0_combout  = (\exp3_or2_1~combout  & (((\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|15~q )))) # (!\exp3_or2_1~combout  & (\exp3_PC_1|PC_74161_2|sub|89~0_combout  $ (((\exp3_PC_1|PC_74161_2|sub|9~q )))))

	.dataa(\exp3_PC_1|PC_74161_2|sub|89~0_combout ),
	.datab(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|15~q ),
	.datac(\exp3_PC_1|PC_74161_2|sub|9~q ),
	.datad(\exp3_or2_1~combout ),
	.cin(gnd),
	.combout(\exp3_PC_1|PC_74161_2|sub|75~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_2|sub|75~0 .lut_mask = 16'hCC5A;
defparam \exp3_PC_1|PC_74161_2|sub|75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \exp3_PC_1|PC_74161_2|sub|9 (
	.clk(\exp3_AND2_8~clkctrl_outclk ),
	.d(\exp3_PC_1|PC_74161_2|sub|75~0_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_PC_1|PC_74161_2|sub|9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_2|sub|9 .is_wysiwyg = "true";
defparam \exp3_PC_1|PC_74161_2|sub|9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneiii_lcell_comb \exp3_mux21_1|mux21_OR2_1[4] (
// Equation(s):
// \exp3_mux21_1|mux21_OR2_1 [4] = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8] & (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\exp3_reg8_MAR|reg8_74273_1|15~q ))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8] & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\exp3_PC_1|PC_74161_2|sub|9~q ))))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\exp3_reg8_MAR|reg8_74273_1|15~q ),
	.datad(\exp3_PC_1|PC_74161_2|sub|9~q ),
	.cin(gnd),
	.combout(\exp3_mux21_1|mux21_OR2_1 [4]),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_1|mux21_OR2_1[4] .lut_mask = 16'h6420;
defparam \exp3_mux21_1|mux21_OR2_1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneiii_lcell_comb \exp3_mux21_1|mux21_OR2_1[5] (
// Equation(s):
// \exp3_mux21_1|mux21_OR2_1 [5] = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\exp3_PC_1|PC_74161_2|sub|87~q  & ((!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8])))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (((\exp3_reg8_MAR|reg8_74273_1|14~q  & \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8]))))

	.dataa(\exp3_PC_1|PC_74161_2|sub|87~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\exp3_reg8_MAR|reg8_74273_1|14~q ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.cin(gnd),
	.combout(\exp3_mux21_1|mux21_OR2_1 [5]),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_1|mux21_OR2_1[5] .lut_mask = 16'h3088;
defparam \exp3_mux21_1|mux21_OR2_1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneiii_lcell_comb \exp3_mux21_1|mux21_OR2_1[6] (
// Equation(s):
// \exp3_mux21_1|mux21_OR2_1 [6] = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\exp3_PC_1|PC_74161_2|sub|99~q  & ((!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8])))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (((\exp3_reg8_MAR|reg8_74273_1|13~q  & \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8]))))

	.dataa(\exp3_PC_1|PC_74161_2|sub|99~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\exp3_reg8_MAR|reg8_74273_1|13~q ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.cin(gnd),
	.combout(\exp3_mux21_1|mux21_OR2_1 [6]),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_1|mux21_OR2_1[6] .lut_mask = 16'h3088;
defparam \exp3_mux21_1|mux21_OR2_1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneiii_lcell_comb \exp3_PC_1|PC_74161_2|sub|89~0 (
// Equation(s):
// \exp3_PC_1|PC_74161_2|sub|89~0_combout  = (\exp3_PC_1|PC_74161_1|sub|9~q  & (\exp3_PC_1|PC_74161_1|sub|87~q  & (\exp3_PC_1|PC_74161_1|sub|99~q  & \exp3_PC_1|PC_74161_1|sub|110~q )))

	.dataa(\exp3_PC_1|PC_74161_1|sub|9~q ),
	.datab(\exp3_PC_1|PC_74161_1|sub|87~q ),
	.datac(\exp3_PC_1|PC_74161_1|sub|99~q ),
	.datad(\exp3_PC_1|PC_74161_1|sub|110~q ),
	.cin(gnd),
	.combout(\exp3_PC_1|PC_74161_2|sub|89~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_2|sub|89~0 .lut_mask = 16'h8000;
defparam \exp3_PC_1|PC_74161_2|sub|89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneiii_lcell_comb \exp3_PC_1|PC_74161_2|sub|89~1 (
// Equation(s):
// \exp3_PC_1|PC_74161_2|sub|89~1_combout  = (\exp3_PC_1|PC_74161_2|sub|9~q  & \exp3_PC_1|PC_74161_2|sub|89~0_combout )

	.dataa(gnd),
	.datab(\exp3_PC_1|PC_74161_2|sub|9~q ),
	.datac(gnd),
	.datad(\exp3_PC_1|PC_74161_2|sub|89~0_combout ),
	.cin(gnd),
	.combout(\exp3_PC_1|PC_74161_2|sub|89~1_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_2|sub|89~1 .lut_mask = 16'hCC00;
defparam \exp3_PC_1|PC_74161_2|sub|89~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneiii_lcell_comb \exp3_PC_1|PC_74161_2|sub|92~0 (
// Equation(s):
// \exp3_PC_1|PC_74161_2|sub|92~0_combout  = (\exp3_or2_1~combout  & (((\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|14~q )))) # (!\exp3_or2_1~combout  & (\exp3_PC_1|PC_74161_2|sub|89~1_combout  $ ((\exp3_PC_1|PC_74161_2|sub|87~q ))))

	.dataa(\exp3_or2_1~combout ),
	.datab(\exp3_PC_1|PC_74161_2|sub|89~1_combout ),
	.datac(\exp3_PC_1|PC_74161_2|sub|87~q ),
	.datad(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|14~q ),
	.cin(gnd),
	.combout(\exp3_PC_1|PC_74161_2|sub|92~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_2|sub|92~0 .lut_mask = 16'hBE14;
defparam \exp3_PC_1|PC_74161_2|sub|92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \exp3_PC_1|PC_74161_2|sub|87 (
	.clk(\exp3_AND2_8~clkctrl_outclk ),
	.d(\exp3_PC_1|PC_74161_2|sub|92~0_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_PC_1|PC_74161_2|sub|87~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_2|sub|87 .is_wysiwyg = "true";
defparam \exp3_PC_1|PC_74161_2|sub|87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneiii_lcell_comb \exp3_PC_1|PC_74161_2|sub|106~0 (
// Equation(s):
// \exp3_PC_1|PC_74161_2|sub|106~0_combout  = (\exp3_PC_1|PC_74161_2|sub|99~q  & (\exp3_PC_1|PC_74161_2|sub|9~q  & (\exp3_PC_1|PC_74161_2|sub|87~q  & \exp3_PC_1|PC_74161_2|sub|89~0_combout )))

	.dataa(\exp3_PC_1|PC_74161_2|sub|99~q ),
	.datab(\exp3_PC_1|PC_74161_2|sub|9~q ),
	.datac(\exp3_PC_1|PC_74161_2|sub|87~q ),
	.datad(\exp3_PC_1|PC_74161_2|sub|89~0_combout ),
	.cin(gnd),
	.combout(\exp3_PC_1|PC_74161_2|sub|106~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_2|sub|106~0 .lut_mask = 16'h8000;
defparam \exp3_PC_1|PC_74161_2|sub|106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneiii_lcell_comb \exp3_PC_1|PC_74161_2|sub|109~0 (
// Equation(s):
// \exp3_PC_1|PC_74161_2|sub|109~0_combout  = (\exp3_or2_1~combout  & (((\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|12~q )))) # (!\exp3_or2_1~combout  & (\exp3_PC_1|PC_74161_2|sub|106~0_combout  $ ((\exp3_PC_1|PC_74161_2|sub|110~q ))))

	.dataa(\exp3_or2_1~combout ),
	.datab(\exp3_PC_1|PC_74161_2|sub|106~0_combout ),
	.datac(\exp3_PC_1|PC_74161_2|sub|110~q ),
	.datad(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|12~q ),
	.cin(gnd),
	.combout(\exp3_PC_1|PC_74161_2|sub|109~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_2|sub|109~0 .lut_mask = 16'hBE14;
defparam \exp3_PC_1|PC_74161_2|sub|109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \exp3_PC_1|PC_74161_2|sub|110 (
	.clk(\exp3_AND2_8~clkctrl_outclk ),
	.d(\exp3_PC_1|PC_74161_2|sub|109~0_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_PC_1|PC_74161_2|sub|110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_2|sub|110 .is_wysiwyg = "true";
defparam \exp3_PC_1|PC_74161_2|sub|110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneiii_lcell_comb \exp3_mux21_1|mux21_OR2_1[7] (
// Equation(s):
// \exp3_mux21_1|mux21_OR2_1 [7] = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8] & (((\exp3_reg8_MAR|reg8_74273_1|12~q  & !\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7])))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8] & (\exp3_PC_1|PC_74161_2|sub|110~q  & ((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7]))))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datab(\exp3_PC_1|PC_74161_2|sub|110~q ),
	.datac(\exp3_reg8_MAR|reg8_74273_1|12~q ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(gnd),
	.combout(\exp3_mux21_1|mux21_OR2_1 [7]),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_1|mux21_OR2_1[7] .lut_mask = 16'h44A0;
defparam \exp3_mux21_1|mux21_OR2_1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneiii_lcell_comb \exp3_mux21_2|mux21_OR2_1[1] (
// Equation(s):
// \exp3_mux21_2|mux21_OR2_1 [1] = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (((!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & \exp3_reg8_R0|reg8_74273_1|18~q )))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\exp3_reg8_R1|reg8_74273_1|18~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))

	.dataa(\exp3_reg8_R1|reg8_74273_1|18~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\exp3_reg8_R0|reg8_74273_1|18~q ),
	.cin(gnd),
	.combout(\exp3_mux21_2|mux21_OR2_1 [1]),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_2|mux21_OR2_1[1] .lut_mask = 16'h2C20;
defparam \exp3_mux21_2|mux21_OR2_1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneiii_lcell_comb \exp3_mux21_2|mux21_OR2_1[2] (
// Equation(s):
// \exp3_mux21_2|mux21_OR2_1 [2] = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (((!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & \exp3_reg8_R0|reg8_74273_1|17~q )))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\exp3_reg8_R1|reg8_74273_1|17~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))

	.dataa(\exp3_reg8_R1|reg8_74273_1|17~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\exp3_reg8_R0|reg8_74273_1|17~q ),
	.cin(gnd),
	.combout(\exp3_mux21_2|mux21_OR2_1 [2]),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_2|mux21_OR2_1[2] .lut_mask = 16'h2C20;
defparam \exp3_mux21_2|mux21_OR2_1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneiii_lcell_comb \exp3_mux21_6|mux21_OR2_1[3]~4 (
// Equation(s):
// \exp3_mux21_6|mux21_OR2_1[3]~4_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|16~q )) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// ((\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|16~q )))

	.dataa(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|16~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|16~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_mux21_6|mux21_OR2_1[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_6|mux21_OR2_1[3]~4 .lut_mask = 16'hB8B8;
defparam \exp3_mux21_6|mux21_OR2_1[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N3
dffeas \exp3_reg8_R1|reg8_74273_1|16 (
	.clk(\exp3_AND2_6~clkctrl_outclk ),
	.d(\exp3_mux21_6|mux21_OR2_1[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_R1|reg8_74273_1|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_R1|reg8_74273_1|16 .is_wysiwyg = "true";
defparam \exp3_reg8_R1|reg8_74273_1|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneiii_lcell_comb \exp3_mux21_2|mux21_OR2_1[3] (
// Equation(s):
// \exp3_mux21_2|mux21_OR2_1 [3] = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\exp3_reg8_R0|reg8_74273_1|16~q  & (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6]))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & \exp3_reg8_R1|reg8_74273_1|16~q ))))

	.dataa(\exp3_reg8_R0|reg8_74273_1|16~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\exp3_reg8_R1|reg8_74273_1|16~q ),
	.cin(gnd),
	.combout(\exp3_mux21_2|mux21_OR2_1 [3]),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_2|mux21_OR2_1[3] .lut_mask = 16'h3808;
defparam \exp3_mux21_2|mux21_OR2_1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneiii_lcell_comb \exp3_mux21_2|mux21_OR2_1[4] (
// Equation(s):
// \exp3_mux21_2|mux21_OR2_1 [4] = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (((!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & \exp3_reg8_R0|reg8_74273_1|15~q )))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\exp3_reg8_R1|reg8_74273_1|15~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))

	.dataa(\exp3_reg8_R1|reg8_74273_1|15~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\exp3_reg8_R0|reg8_74273_1|15~q ),
	.cin(gnd),
	.combout(\exp3_mux21_2|mux21_OR2_1 [4]),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_2|mux21_OR2_1[4] .lut_mask = 16'h2C20;
defparam \exp3_mux21_2|mux21_OR2_1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneiii_lcell_comb \exp3_mux21_5|mux21_OR2_1[5]~2 (
// Equation(s):
// \exp3_mux21_5|mux21_OR2_1[5]~2_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|14~q ))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// (\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|14~q ))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|14~q ),
	.datac(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|14~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_mux21_5|mux21_OR2_1[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_5|mux21_OR2_1[5]~2 .lut_mask = 16'hE4E4;
defparam \exp3_mux21_5|mux21_OR2_1[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \exp3_reg8_R0|reg8_74273_1|14 (
	.clk(\exp3_AND2_5~clkctrl_outclk ),
	.d(\exp3_mux21_5|mux21_OR2_1[5]~2_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_R0|reg8_74273_1|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_R0|reg8_74273_1|14 .is_wysiwyg = "true";
defparam \exp3_reg8_R0|reg8_74273_1|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneiii_lcell_comb \exp3_mux21_2|mux21_OR2_1[5] (
// Equation(s):
// \exp3_mux21_2|mux21_OR2_1 [5] = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\exp3_reg8_R1|reg8_74273_1|14~q ))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ((\exp3_reg8_R0|reg8_74273_1|14~q ))))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(\exp3_reg8_R1|reg8_74273_1|14~q ),
	.datad(\exp3_reg8_R0|reg8_74273_1|14~q ),
	.cin(gnd),
	.combout(\exp3_mux21_2|mux21_OR2_1 [5]),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_2|mux21_OR2_1[5] .lut_mask = 16'h6420;
defparam \exp3_mux21_2|mux21_OR2_1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneiii_lcell_comb \exp3_mux21_2|mux21_OR2_1[6] (
// Equation(s):
// \exp3_mux21_2|mux21_OR2_1 [6] = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (((!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & \exp3_reg8_R0|reg8_74273_1|13~q )))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\exp3_reg8_R1|reg8_74273_1|13~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))

	.dataa(\exp3_reg8_R1|reg8_74273_1|13~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\exp3_reg8_R0|reg8_74273_1|13~q ),
	.cin(gnd),
	.combout(\exp3_mux21_2|mux21_OR2_1 [6]),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_2|mux21_OR2_1[6] .lut_mask = 16'h2C20;
defparam \exp3_mux21_2|mux21_OR2_1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneiii_lcell_comb \exp3_mux21_2|mux21_OR2_1[7] (
// Equation(s):
// \exp3_mux21_2|mux21_OR2_1 [7] = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (\exp3_reg8_R1|reg8_74273_1|12~q  & (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5]))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & \exp3_reg8_R0|reg8_74273_1|12~q ))))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\exp3_reg8_R1|reg8_74273_1|12~q ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(\exp3_reg8_R0|reg8_74273_1|12~q ),
	.cin(gnd),
	.combout(\exp3_mux21_2|mux21_OR2_1 [7]),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_2|mux21_OR2_1[7] .lut_mask = 16'h5808;
defparam \exp3_mux21_2|mux21_OR2_1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneiii_ram_block \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.portare(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\exp3_beatGen_1|beatGen_DFF_2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\exp3_mux21_2|mux21_OR2_1 [7],\exp3_mux21_2|mux21_OR2_1 [6],\exp3_mux21_2|mux21_OR2_1 [5],\exp3_mux21_2|mux21_OR2_1 [4],\exp3_mux21_2|mux21_OR2_1 [3],\exp3_mux21_2|mux21_OR2_1 [2],\exp3_mux21_2|mux21_OR2_1 [1],\exp3_mux21_2|mux21_OR2_1 [0]}),
	.portaaddr({\exp3_mux21_1|mux21_OR2_1 [7],\exp3_mux21_1|mux21_OR2_1 [6],\exp3_mux21_1|mux21_OR2_1 [5],\exp3_mux21_1|mux21_OR2_1 [4],\exp3_mux21_1|mux21_OR2_1 [3],\exp3_mux21_1|mux21_OR2_1 [2],\exp3_mux21_1|mux21_OR2_1 [1],\exp3_mux21_1|mux21_OR2_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../../../../TTTT/Desktop/TTCD/exp3/fibonacci.mif";
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM:exp3_RAM_1|altsyncram:altsyncram_component|altsyncram_5nk1:auto_generated|ALTSYNCRAM";
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \exp3_RAM_1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000090000000000000000000000000000000000000000000000000000000000000F00002000D0000C00040002400060000040010001800030000800031001000060000C80040002000032000800060000C400200008800E0000C00020000C800400000C0010000C40040000080010;
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneiii_lcell_comb \exp3_mux21_3|mux21_OR2_1[4]~3 (
// Equation(s):
// \exp3_mux21_3|mux21_OR2_1[4]~3_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ((\exp3_RAM_1|altsyncram_component|auto_generated|q_a [4]))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & 
// (\exp3_reg8_R0|reg8_74273_1|15~q ))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datab(\exp3_reg8_R0|reg8_74273_1|15~q ),
	.datac(gnd),
	.datad(\exp3_RAM_1|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\exp3_mux21_3|mux21_OR2_1[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_3|mux21_OR2_1[4]~3 .lut_mask = 16'hEE44;
defparam \exp3_mux21_3|mux21_OR2_1[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[1]~6 (
// Equation(s):
// \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[1]~6_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~0_combout ) # 
// ((\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout  & \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [9])))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout  & 
// (\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout  & (\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [9])))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout ),
	.datab(\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout ),
	.datac(\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [9]),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~0_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[1]~6 .lut_mask = 16'hEAC0;
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[1]~7 (
// Equation(s):
// \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[1]~7_combout  = (\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[1]~6_combout ) # ((!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[1]~3_combout  & 
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~15_combout ))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[1]~3_combout ),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[1]~6_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~15_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[1]~7 .lut_mask = 16'hF5F0;
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N21
dffeas \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|18 (
	.clk(\exp3_AND2_4~clkctrl_outclk ),
	.d(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|18 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneiii_lcell_comb \exp3_mux21_5|mux21_OR2_1[1]~6 (
// Equation(s):
// \exp3_mux21_5|mux21_OR2_1[1]~6_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|18~q )) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// ((\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|18~q )))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|18~q ),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|18~q ),
	.cin(gnd),
	.combout(\exp3_mux21_5|mux21_OR2_1[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_5|mux21_OR2_1[1]~6 .lut_mask = 16'hDD88;
defparam \exp3_mux21_5|mux21_OR2_1[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \exp3_reg8_R0|reg8_74273_1|18 (
	.clk(\exp3_AND2_5~clkctrl_outclk ),
	.d(\exp3_mux21_5|mux21_OR2_1[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_R0|reg8_74273_1|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_R0|reg8_74273_1|18 .is_wysiwyg = "true";
defparam \exp3_reg8_R0|reg8_74273_1|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneiii_lcell_comb \exp3_mux21_3|mux21_OR2_1[1]~6 (
// Equation(s):
// \exp3_mux21_3|mux21_OR2_1[1]~6_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\exp3_RAM_1|altsyncram_component|auto_generated|q_a [1])) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & 
// ((\exp3_reg8_R0|reg8_74273_1|18~q )))

	.dataa(\exp3_RAM_1|altsyncram_component|auto_generated|q_a [1]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(\exp3_reg8_R0|reg8_74273_1|18~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_mux21_3|mux21_OR2_1[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_3|mux21_OR2_1[1]~6 .lut_mask = 16'hB8B8;
defparam \exp3_mux21_3|mux21_OR2_1[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N27
dffeas \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|18~_Duplicate_1 (
	.clk(\exp3_AND2_2~clkctrl_outclk ),
	.d(\exp3_mux21_3|mux21_OR2_1[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|18~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|18~_Duplicate_1 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|18~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~4 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~4_combout  = \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|18~_Duplicate_1_q  $ (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|18~_Duplicate_1_q ),
	.datad(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~4 .lut_mask = 16'h0FF0;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout  = (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~4_combout  $ 
// (VCC))) # (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~4_combout ) # (GND)))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~4_combout ) # (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ))

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~40_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1  & VCC)))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~40_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ) # (GND))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ))))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~40_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~40_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout ) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~40_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .lut_mask = 16'h694D;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout  = ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~23_combout  $ (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )))) # (GND)
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~23_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~23_combout ) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .lut_mask = 16'h964D;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~22_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5  & VCC)))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~22_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ) # (GND))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ))))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~22_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~22_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout ) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~22_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .lut_mask = 16'h694D;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout  = ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~21_combout  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout  $ (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )))) # (GND)
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~21_combout  & 
// ((!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout ))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~21_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout  & 
// !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~21_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .lut_mask = 16'h962B;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  = !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .lut_mask = 16'h0F0F;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~30 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~30_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~4_combout )) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~4_combout )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout )))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~4_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~30_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~30 .lut_mask = 16'hABA8;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~37 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~37_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~30_combout ))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~37_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~37 .lut_mask = 16'hE2E2;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~0 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~0_combout  = (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~41_combout  $ (GND))) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~41_combout  & VCC))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~1  = CARRY((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~41_combout ))

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~0_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~1 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~0 .lut_mask = 16'h9922;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~4 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~4_combout  = ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~36_combout  $ (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~3 )))) # (GND)
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~5  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  & ((!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~3 
// ) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~36_combout ))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~36_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~3 )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~3 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~4_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~5 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~4 .lut_mask = 16'h962B;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~21 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~21_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~4_combout )) # 
// (!\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~36_combout )))

	.dataa(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~4_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~36_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~21_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~21 .lut_mask = 16'hF5A0;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_1|46~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_1|46~0_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|19~_Duplicate_1_q  & ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  & ((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [20]))))

	.dataa(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|19~_Duplicate_1_q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_1|46~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|46~0 .lut_mask = 16'hA808;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_1|43~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_1|43~0_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|19~_Duplicate_1_q ) # ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  & ((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [19])))

	.dataa(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|19~_Duplicate_1_q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_1|43~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|43~0 .lut_mask = 16'hFEAE;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_1|79~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_1|79~0_combout  = ((!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [16] & !\exp3_ALU_1|ALU_adder_1|adder_74181_1|46~0_combout )) # (!\exp3_ALU_1|ALU_adder_1|adder_74181_1|43~0_combout )

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\exp3_ALU_1|ALU_adder_1|adder_74181_1|46~0_combout ),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_adder_1|adder_74181_1|43~0_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_1|79~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|79~0 .lut_mask = 16'h11FF;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74182_1|31~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74182_1|31~0_combout  = (\exp3_ALU_1|ALU_adder_1|adder_74181_1|44~0_combout  & ((\exp3_ALU_1|ALU_adder_1|adder_74181_1|47~0_combout ) # (!\exp3_ALU_1|ALU_adder_1|adder_74181_1|79~0_combout )))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_adder_1|adder_74181_1|47~0_combout ),
	.datac(\exp3_ALU_1|ALU_adder_1|adder_74181_1|79~0_combout ),
	.datad(\exp3_ALU_1|ALU_adder_1|adder_74181_1|44~0_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74182_1|31~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74182_1|31~0 .lut_mask = 16'hCF00;
defparam \exp3_ALU_1|ALU_adder_1|adder_74182_1|31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N9
dffeas \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|17~_Duplicate_1 (
	.clk(\exp3_AND2_2~clkctrl_outclk ),
	.d(\exp3_mux21_3|mux21_OR2_1[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|17~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|17~_Duplicate_1 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|17~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_1|48~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_1|48~0_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|17~_Duplicate_1_q  & ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|17~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|17~q  & ((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [20])))))

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|17~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|17~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_1|48~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|48~0 .lut_mask = 16'hD800;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_1|82 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_1|82~combout  = \exp3_ALU_1|ALU_adder_1|adder_74181_1|45~0_combout  $ (\exp3_ALU_1|ALU_adder_1|adder_74181_1|48~0_combout  $ (((!\exp3_ALU_1|ALU_adder_1|adder_74182_1|31~0_combout  & 
// !\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\exp3_ALU_1|ALU_adder_1|adder_74181_1|45~0_combout ),
	.datab(\exp3_ALU_1|ALU_adder_1|adder_74182_1|31~0_combout ),
	.datac(\exp3_ALU_1|ALU_adder_1|adder_74181_1|48~0_combout ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_1|82~combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|82 .lut_mask = 16'h5A69;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneiii_lcell_comb \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|17~0 (
// Equation(s):
// \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|17~0_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~21_combout )) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\exp3_ALU_1|ALU_adder_1|adder_74181_1|82~combout )))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~21_combout ),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_adder_1|adder_74181_1|82~combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|17~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|17~0 .lut_mask = 16'h88DD;
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[2]~5 (
// Equation(s):
// \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[2]~5_combout  = (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [2]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[2]~5 .lut_mask = 16'h0F00;
defparam \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|17 (
	.clk(\exp3_AND2_4~clkctrl_outclk ),
	.d(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|17~0_combout ),
	.asdata(\exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[2]~5_combout ),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|17 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneiii_lcell_comb \exp3_mux21_5|mux21_OR2_1[2]~5 (
// Equation(s):
// \exp3_mux21_5|mux21_OR2_1[2]~5_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|17~q ))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// (\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|17~q ))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|17~q ),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|17~q ),
	.cin(gnd),
	.combout(\exp3_mux21_5|mux21_OR2_1[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_5|mux21_OR2_1[2]~5 .lut_mask = 16'hEE44;
defparam \exp3_mux21_5|mux21_OR2_1[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N11
dffeas \exp3_reg8_R0|reg8_74273_1|17 (
	.clk(\exp3_AND2_5~clkctrl_outclk ),
	.d(\exp3_mux21_5|mux21_OR2_1[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_R0|reg8_74273_1|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_R0|reg8_74273_1|17 .is_wysiwyg = "true";
defparam \exp3_reg8_R0|reg8_74273_1|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneiii_lcell_comb \exp3_AND2_1~0 (
// Equation(s):
// \exp3_AND2_1~0_combout  = (!\exp3_reg8_R0|reg8_74273_1|18~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [27] & (!\exp3_reg8_R0|reg8_74273_1|17~q  & !\exp3_reg8_R0|reg8_74273_1|19~q )))

	.dataa(\exp3_reg8_R0|reg8_74273_1|18~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.datac(\exp3_reg8_R0|reg8_74273_1|17~q ),
	.datad(\exp3_reg8_R0|reg8_74273_1|19~q ),
	.cin(gnd),
	.combout(\exp3_AND2_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_AND2_1~0 .lut_mask = 16'h0004;
defparam \exp3_AND2_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneiii_lcell_comb exp3_or2_1(
// Equation(s):
// \exp3_or2_1~combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [28]) # ((\exp3_AND2_1~1_combout  & (!\exp3_reg8_R0|reg8_74273_1|12~q  & \exp3_AND2_1~0_combout )))

	.dataa(\exp3_AND2_1~1_combout ),
	.datab(\exp3_reg8_R0|reg8_74273_1|12~q ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datad(\exp3_AND2_1~0_combout ),
	.cin(gnd),
	.combout(\exp3_or2_1~combout ),
	.cout());
// synopsys translate_off
defparam exp3_or2_1.lut_mask = 16'hF2F0;
defparam exp3_or2_1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneiii_lcell_comb \exp3_PC_1|PC_74161_1|sub|75~0 (
// Equation(s):
// \exp3_PC_1|PC_74161_1|sub|75~0_combout  = (\exp3_or2_1~combout  & (\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|19~q )) # (!\exp3_or2_1~combout  & ((!\exp3_PC_1|PC_74161_1|sub|9~q )))

	.dataa(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|19~q ),
	.datab(\exp3_or2_1~combout ),
	.datac(\exp3_PC_1|PC_74161_1|sub|9~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_PC_1|PC_74161_1|sub|75~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_1|sub|75~0 .lut_mask = 16'h8B8B;
defparam \exp3_PC_1|PC_74161_1|sub|75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \exp3_PC_1|PC_74161_1|sub|9 (
	.clk(\exp3_AND2_8~clkctrl_outclk ),
	.d(\exp3_PC_1|PC_74161_1|sub|75~0_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_PC_1|PC_74161_1|sub|9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_1|sub|9 .is_wysiwyg = "true";
defparam \exp3_PC_1|PC_74161_1|sub|9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneiii_lcell_comb \exp3_mux21_1|mux21_OR2_1[0] (
// Equation(s):
// \exp3_mux21_1|mux21_OR2_1 [0] = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8] & (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\exp3_reg8_MAR|reg8_74273_1|19~q ))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8] & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\exp3_PC_1|PC_74161_1|sub|9~q ))))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\exp3_reg8_MAR|reg8_74273_1|19~q ),
	.datad(\exp3_PC_1|PC_74161_1|sub|9~q ),
	.cin(gnd),
	.combout(\exp3_mux21_1|mux21_OR2_1 [0]),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_1|mux21_OR2_1[0] .lut_mask = 16'h6420;
defparam \exp3_mux21_1|mux21_OR2_1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneiii_lcell_comb \exp3_mux21_3|mux21_OR2_1[0]~7 (
// Equation(s):
// \exp3_mux21_3|mux21_OR2_1[0]~7_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\exp3_RAM_1|altsyncram_component|auto_generated|q_a [0])) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & 
// ((\exp3_reg8_R0|reg8_74273_1|19~q )))

	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(\exp3_RAM_1|altsyncram_component|auto_generated|q_a [0]),
	.datad(\exp3_reg8_R0|reg8_74273_1|19~q ),
	.cin(gnd),
	.combout(\exp3_mux21_3|mux21_OR2_1[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_3|mux21_OR2_1[0]~7 .lut_mask = 16'hF3C0;
defparam \exp3_mux21_3|mux21_OR2_1[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[6]~1 (
// Equation(s):
// \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[6]~1_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~10_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout ) # 
// ((\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout  & \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [14])))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~10_combout  & 
// (\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout  & ((\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [14]))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~10_combout ),
	.datab(\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout ),
	.datad(\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [14]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[6]~1 .lut_mask = 16'hECA0;
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[6] (
// Equation(s):
// \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [6] = (\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[6]~1_combout ) # ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~15_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [9] $ (!\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [9]),
	.datab(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~15_combout ),
	.datad(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[6]~1_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [6]),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[6] .lut_mask = 16'hFF90;
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|13 (
	.clk(\exp3_AND2_4~clkctrl_outclk ),
	.d(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [6]),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|13 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneiii_lcell_comb \exp3_mux21_5|mux21_OR2_1[6]~1 (
// Equation(s):
// \exp3_mux21_5|mux21_OR2_1[6]~1_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|13~q ))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// (\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|13~q ))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|13~q ),
	.datad(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|13~q ),
	.cin(gnd),
	.combout(\exp3_mux21_5|mux21_OR2_1[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_5|mux21_OR2_1[6]~1 .lut_mask = 16'hFA50;
defparam \exp3_mux21_5|mux21_OR2_1[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \exp3_reg8_R0|reg8_74273_1|13 (
	.clk(\exp3_AND2_5~clkctrl_outclk ),
	.d(\exp3_mux21_5|mux21_OR2_1[6]~1_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_R0|reg8_74273_1|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_R0|reg8_74273_1|13 .is_wysiwyg = "true";
defparam \exp3_reg8_R0|reg8_74273_1|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneiii_lcell_comb \exp3_mux21_3|mux21_OR2_1[6]~1 (
// Equation(s):
// \exp3_mux21_3|mux21_OR2_1[6]~1_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\exp3_RAM_1|altsyncram_component|auto_generated|q_a [6])) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & 
// ((\exp3_reg8_R0|reg8_74273_1|13~q )))

	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(\exp3_RAM_1|altsyncram_component|auto_generated|q_a [6]),
	.datad(\exp3_reg8_R0|reg8_74273_1|13~q ),
	.cin(gnd),
	.combout(\exp3_mux21_3|mux21_OR2_1[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_3|mux21_OR2_1[6]~1 .lut_mask = 16'hF3C0;
defparam \exp3_mux21_3|mux21_OR2_1[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N19
dffeas \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|13~_Duplicate_1 (
	.clk(\exp3_AND2_2~clkctrl_outclk ),
	.d(\exp3_mux21_3|mux21_OR2_1[6]~1_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|13~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|13~_Duplicate_1 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|13~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~8 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~8_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~3_combout  & (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  & 
// (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|13~_Duplicate_1_q )))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~3_combout  & 
// (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ ((\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|13~_Duplicate_1_q ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~3_combout ),
	.datab(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datac(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|13~_Duplicate_1_q ),
	.datad(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~8 .lut_mask = 16'h143C;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~10 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~10_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [18] & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~8_combout )) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [18] & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [18]),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~8_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~10_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~10 .lut_mask = 16'hD8D8;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N9
dffeas \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|15~_Duplicate_1 (
	.clk(\exp3_AND2_2~clkctrl_outclk ),
	.d(\exp3_mux21_3|mux21_OR2_1[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|15~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|15~_Duplicate_1 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|15~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~1 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~1_combout  = \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|15~_Duplicate_1_q  $ (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|15~_Duplicate_1_q ),
	.datad(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~1 .lut_mask = 16'h0FF0;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~11 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~11_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~9_combout )) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~9_combout ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~9_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~11_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~11 .lut_mask = 16'hD8CC;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout  = ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~11_combout  $ (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7 )))) # (GND)
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~9  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~11_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~11_combout ) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .lut_mask = 16'h964D;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~15 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~15_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36] & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~11_combout )) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36] & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout )))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~11_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~15_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~15 .lut_mask = 16'hCCF0;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  = \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .lut_mask = 16'hF0F0;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~8 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~8_combout  = (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|14~q  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~7  & VCC)) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|14~q  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~7  $ (GND)))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~9  = CARRY((!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|14~q  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~7 ))

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|14~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~7 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~8_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~9 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~8 .lut_mask = 16'h5A05;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~10 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~10_combout  = (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|13~q  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~9 ) # (GND))) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|13~q  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~9 ))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~11  = CARRY((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|13~q ) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~9 ))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|13~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~9 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~10_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~11 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~10 .lut_mask = 16'hC3CF;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~12 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout  = \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  $ (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~11 )

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~11 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~12 .lut_mask = 16'h5A5A;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[45] (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45] = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout ) # 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ) # ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout )))

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45]),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[45] .lut_mask = 16'hFEFC;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~23 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~23_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45] & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~39_combout )) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45] & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~39_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45]),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~23_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~23 .lut_mask = 16'hACAC;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~28 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~28_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~23_combout )))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~23_combout ))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~23_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~28_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~28 .lut_mask = 16'hFE04;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~40 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~40_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45] & (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|17~_Duplicate_1_q  
// $ ((\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q )))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45] & 
// (((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ))))

	.dataa(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|17~_Duplicate_1_q ),
	.datab(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~40_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~40 .lut_mask = 16'h66F0;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~29 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~29_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~40_combout )))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~40_combout ))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~40_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~29_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~29 .lut_mask = 16'hFE04;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N29
dffeas \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|19~_Duplicate_1 (
	.clk(\exp3_AND2_2~clkctrl_outclk ),
	.d(\exp3_mux21_3|mux21_OR2_1[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|19~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|19~_Duplicate_1 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|19~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[0]~5 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[0]~5_combout  = \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|19~_Duplicate_1_q  $ (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q )

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|19~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[0]~5 .lut_mask = 16'h33CC;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~0 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout  = (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[0]~5_combout  $ 
// (VCC))) # (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[0]~5_combout ) # (GND)))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[0]~5_combout ) # (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ))

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|norm_num[0]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~4 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  = ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~29_combout  $ (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))) # (GND)
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~29_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~29_combout ) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .lut_mask = 16'h964D;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~10 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~26_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9  & VCC)))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~26_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ) # (GND))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ))))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~26_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~26_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout ) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~26_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .lut_mask = 16'h694D;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~38 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~38_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [18] & (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|14~_Duplicate_1_q  
// $ (((\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ))))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [18] & 
// (((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [18]),
	.datab(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|14~_Duplicate_1_q ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.datad(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~38_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~38 .lut_mask = 16'h72D8;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~13 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~13_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~38_combout )))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~38_combout )))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~38_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~13 .lut_mask = 16'hE2F0;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~17 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~17_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36] & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~13_combout ))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36] & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~13_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~17_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~17 .lut_mask = 16'hF0CC;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~21 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~21_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45] & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~17_combout ))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45] & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45]),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~17_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~21_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~21 .lut_mask = 16'hFC0C;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~26 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~26_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~21_combout )))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~21_combout ))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~21_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~26_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~26 .lut_mask = 16'hFE04;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[61]~33 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[61]~33_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~26_combout ))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~26_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[61]~33_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[61]~33 .lut_mask = 16'hFC30;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[61]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~22 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~22_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45] & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~18_combout ))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45] & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [45]),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~18_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~22_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~22 .lut_mask = 16'hFC0C;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~27 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~27_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~22_combout )))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~22_combout ))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~22_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~27_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~27 .lut_mask = 16'hFE04;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~34 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~34_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~27_combout ))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~27_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~34_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~34 .lut_mask = 16'hF0AA;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~6 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~6_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~35_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~5 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~5 ) # (GND))))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~35_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~5  & VCC)) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~5 ))))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~7  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~35_combout  & 
// ((!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~5 ) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout ))) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~35_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & 
// !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~5 )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~35_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~5 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~6_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~7 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~6 .lut_mask = 16'h692B;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~8 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~8_combout  = ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~34_combout  $ (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~7 )))) # (GND)
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~9  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout  & ((!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~7 
// ) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~34_combout ))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~34_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~7 )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~7 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~8_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~9 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~8 .lut_mask = 16'h962B;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~12 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~12_combout  = ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[62]~32_combout  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout  $ (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~11 )))) # (GND)
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~13  = CARRY((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[62]~32_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout  & !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~11 )) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[62]~32_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout ) # 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~11 ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[62]~32_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~11 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~12_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~13 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~12 .lut_mask = 16'h964D;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~17 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~17_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~12_combout ))) # 
// (!\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[62]~32_combout ))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[62]~32_combout ),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~12_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~17_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~17 .lut_mask = 16'hFA0A;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneiii_lcell_comb \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|13~0 (
// Equation(s):
// \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|13~0_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~17_combout ))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\exp3_ALU_1|ALU_adder_1|adder_74181_2|82~combout ))

	.dataa(\exp3_ALU_1|ALU_adder_1|adder_74181_2|82~combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~17_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|13~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|13~0 .lut_mask = 16'hDD11;
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[6]~1 (
// Equation(s):
// \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[6]~1_combout  = (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [6]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[6]~1 .lut_mask = 16'h0F00;
defparam \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|13 (
	.clk(\exp3_AND2_4~clkctrl_outclk ),
	.d(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|13~0_combout ),
	.asdata(\exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[6]~1_combout ),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|13 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|13 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \exp3_reg8_MAR|reg8_74273_1|13 (
	.clk(\exp3_AND2_7~clkctrl_outclk ),
	.d(gnd),
	.asdata(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|13~q ),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_MAR|reg8_74273_1|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_MAR|reg8_74273_1|13 .is_wysiwyg = "true";
defparam \exp3_reg8_MAR|reg8_74273_1|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneiii_lcell_comb \exp3_mux21_6|mux21_OR2_1[6]~1 (
// Equation(s):
// \exp3_mux21_6|mux21_OR2_1[6]~1_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|13~q ))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// (\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|13~q ))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|13~q ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|13~q ),
	.cin(gnd),
	.combout(\exp3_mux21_6|mux21_OR2_1[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_6|mux21_OR2_1[6]~1 .lut_mask = 16'hFC0C;
defparam \exp3_mux21_6|mux21_OR2_1[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \exp3_reg8_R1|reg8_74273_1|13 (
	.clk(\exp3_AND2_6~clkctrl_outclk ),
	.d(\exp3_mux21_6|mux21_OR2_1[6]~1_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_R1|reg8_74273_1|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_R1|reg8_74273_1|13 .is_wysiwyg = "true";
defparam \exp3_reg8_R1|reg8_74273_1|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneiii_lcell_comb \exp3_mux21_4|mux21_OR2_1[6]~1 (
// Equation(s):
// \exp3_mux21_4|mux21_OR2_1[6]~1_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\exp3_reg8_MAR|reg8_74273_1|13~q )) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// ((\exp3_reg8_R1|reg8_74273_1|13~q )))

	.dataa(gnd),
	.datab(\exp3_reg8_MAR|reg8_74273_1|13~q ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\exp3_reg8_R1|reg8_74273_1|13~q ),
	.cin(gnd),
	.combout(\exp3_mux21_4|mux21_OR2_1[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_4|mux21_OR2_1[6]~1 .lut_mask = 16'hCFC0;
defparam \exp3_mux21_4|mux21_OR2_1[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N5
dffeas \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|13 (
	.clk(\exp3_AND2_3~clkctrl_outclk ),
	.d(\exp3_mux21_4|mux21_OR2_1[6]~1_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|13 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout  = (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~10_combout ))) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|13~q ))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|13~q ),
	.datac(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~10_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17 .lut_mask = 16'hFC0C;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  = \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .lut_mask = 16'hF0F0;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~36 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~36_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~29_combout ))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~29_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~36_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~36 .lut_mask = 16'hFC30;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~20 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~20_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~6_combout ))) # 
// (!\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~35_combout ))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~35_combout ),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~20_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~20 .lut_mask = 16'hFA0A;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneiii_lcell_comb \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|16~0 (
// Equation(s):
// \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|16~0_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~20_combout ))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\exp3_ALU_1|ALU_adder_1|adder_74181_1|77~combout ))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\exp3_ALU_1|ALU_adder_1|adder_74181_1|77~combout ),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~20_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|16~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|16~0 .lut_mask = 16'hBB11;
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[3]~4 (
// Equation(s):
// \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[3]~4_combout  = (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [3])

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[3]~4 .lut_mask = 16'h5050;
defparam \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|16 (
	.clk(\exp3_AND2_4~clkctrl_outclk ),
	.d(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|16~0_combout ),
	.asdata(\exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[3]~4_combout ),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|16 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|16 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \exp3_reg8_MAR|reg8_74273_1|16 (
	.clk(\exp3_AND2_7~clkctrl_outclk ),
	.d(gnd),
	.asdata(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|16~q ),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_MAR|reg8_74273_1|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_MAR|reg8_74273_1|16 .is_wysiwyg = "true";
defparam \exp3_reg8_MAR|reg8_74273_1|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneiii_lcell_comb \exp3_mux21_4|mux21_OR2_1[3]~4 (
// Equation(s):
// \exp3_mux21_4|mux21_OR2_1[3]~4_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\exp3_reg8_MAR|reg8_74273_1|16~q ))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// (\exp3_reg8_R1|reg8_74273_1|16~q ))

	.dataa(\exp3_reg8_R1|reg8_74273_1|16~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\exp3_reg8_MAR|reg8_74273_1|16~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_mux21_4|mux21_OR2_1[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_4|mux21_OR2_1[3]~4 .lut_mask = 16'hE2E2;
defparam \exp3_mux21_4|mux21_OR2_1[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|16 (
	.clk(\exp3_AND2_3~clkctrl_outclk ),
	.d(\exp3_mux21_4|mux21_OR2_1[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|16 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~6 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~6_combout  = (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|15~q  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~5 ) # (GND))) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|15~q  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~5 ))
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~7  = CARRY((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|15~q ) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~5 ))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|15~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~5 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~6_combout ),
	.cout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~7 ));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~6 .lut_mask = 16'hC3CF;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout  = (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~8_combout )) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|14~q )))

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q ),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~8_combout ),
	.datad(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|14~q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16 .lut_mask = 16'hF5A0;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  = !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .lut_mask = 16'h0F0F;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36] (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36] = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout ) # 
// ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout ) # ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout ) # 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36]),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36] .lut_mask = 16'hFFFE;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[3]~4 (
// Equation(s):
// \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[3]~4_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~4_combout  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout ) # 
// ((\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout  & \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [11])))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~4_combout  & 
// (\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout  & ((\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [11]))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~4_combout ),
	.datab(\exp3_ALU_1|ALU_decoder24_1|decoder24_and2_2~combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout ),
	.datad(\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [11]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[3]~4 .lut_mask = 16'hECA0;
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[3] (
// Equation(s):
// \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [3] = (\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[3]~4_combout ) # ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~15_combout  & (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36]))))

	.dataa(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [36]),
	.datac(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[3]~4_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~15_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [3]),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[3] .lut_mask = 16'hF9F0;
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|16 (
	.clk(\exp3_AND2_4~clkctrl_outclk ),
	.d(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [3]),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|16 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneiii_lcell_comb \exp3_mux21_5|mux21_OR2_1[3]~4 (
// Equation(s):
// \exp3_mux21_5|mux21_OR2_1[3]~4_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|16~q )) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// ((\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|16~q )))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|16~q ),
	.datad(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|16~q ),
	.cin(gnd),
	.combout(\exp3_mux21_5|mux21_OR2_1[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_5|mux21_OR2_1[3]~4 .lut_mask = 16'hF5A0;
defparam \exp3_mux21_5|mux21_OR2_1[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \exp3_reg8_R0|reg8_74273_1|16 (
	.clk(\exp3_AND2_5~clkctrl_outclk ),
	.d(\exp3_mux21_5|mux21_OR2_1[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_R0|reg8_74273_1|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_R0|reg8_74273_1|16 .is_wysiwyg = "true";
defparam \exp3_reg8_R0|reg8_74273_1|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneiii_lcell_comb \exp3_mux21_3|mux21_OR2_1[3]~4 (
// Equation(s):
// \exp3_mux21_3|mux21_OR2_1[3]~4_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\exp3_RAM_1|altsyncram_component|auto_generated|q_a [3])) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & 
// ((\exp3_reg8_R0|reg8_74273_1|16~q )))

	.dataa(\exp3_RAM_1|altsyncram_component|auto_generated|q_a [3]),
	.datab(\exp3_reg8_R0|reg8_74273_1|16~q ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_mux21_3|mux21_OR2_1[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_3|mux21_OR2_1[3]~4 .lut_mask = 16'hACAC;
defparam \exp3_mux21_3|mux21_OR2_1[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N15
dffeas \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|16~_Duplicate_1 (
	.clk(\exp3_AND2_2~clkctrl_outclk ),
	.d(\exp3_mux21_3|mux21_OR2_1[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|16~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|16~_Duplicate_1 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|16~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_1|51~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_1|51~0_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|16~_Duplicate_1_q ) # ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|16~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|16~q  & ((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|16~_Duplicate_1_q ),
	.datad(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|16~q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_1|51~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|51~0 .lut_mask = 16'hFAFC;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_1|51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74182_1|31~1 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74182_1|31~1_combout  = (\exp3_ALU_1|ALU_adder_1|adder_74181_1|45~0_combout  & ((\exp3_ALU_1|ALU_adder_1|adder_74181_1|48~0_combout ) # (\exp3_ALU_1|ALU_adder_1|adder_74182_1|31~0_combout )))

	.dataa(\exp3_ALU_1|ALU_adder_1|adder_74181_1|45~0_combout ),
	.datab(\exp3_ALU_1|ALU_adder_1|adder_74181_1|48~0_combout ),
	.datac(\exp3_ALU_1|ALU_adder_1|adder_74182_1|31~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74182_1|31~1_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74182_1|31~1 .lut_mask = 16'hA8A8;
defparam \exp3_ALU_1|ALU_adder_1|adder_74182_1|31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74182_1|31~2 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74182_1|31~2_combout  = (\exp3_ALU_1|ALU_adder_1|adder_74181_1|51~0_combout  & ((\exp3_ALU_1|ALU_adder_1|adder_74182_1|31~1_combout ) # (\exp3_ALU_1|ALU_adder_1|adder_74181_1|52~0_combout )))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_adder_1|adder_74181_1|51~0_combout ),
	.datac(\exp3_ALU_1|ALU_adder_1|adder_74182_1|31~1_combout ),
	.datad(\exp3_ALU_1|ALU_adder_1|adder_74181_1|52~0_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74182_1|31~2_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74182_1|31~2 .lut_mask = 16'hCCC0;
defparam \exp3_ALU_1|ALU_adder_1|adder_74182_1|31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_2|43~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_2|43~0_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|15~_Duplicate_1_q ) # ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|15~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|15~q  & ((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|15~q ),
	.datac(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|15~_Duplicate_1_q ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_2|43~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|43~0 .lut_mask = 16'hFBF8;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_2|46~0 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_2|46~0_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|15~_Duplicate_1_q  & ((\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|15~q  & ((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|15~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [20]))))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|15~_Duplicate_1_q ),
	.datac(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|15~q ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_2|46~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|46~0 .lut_mask = 16'hC808;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneiii_lcell_comb \exp3_ALU_1|ALU_adder_1|adder_74181_2|80 (
// Equation(s):
// \exp3_ALU_1|ALU_adder_1|adder_74181_2|80~combout  = \exp3_ALU_1|ALU_adder_1|adder_74181_2|43~0_combout  $ (\exp3_ALU_1|ALU_adder_1|adder_74181_2|46~0_combout  $ (((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [17]) # 
// (\exp3_ALU_1|ALU_adder_1|adder_74182_1|31~2_combout ))))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\exp3_ALU_1|ALU_adder_1|adder_74182_1|31~2_combout ),
	.datac(\exp3_ALU_1|ALU_adder_1|adder_74181_2|43~0_combout ),
	.datad(\exp3_ALU_1|ALU_adder_1|adder_74181_2|46~0_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_adder_1|adder_74181_2|80~combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|80 .lut_mask = 16'hE11E;
defparam \exp3_ALU_1|ALU_adder_1|adder_74181_2|80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~19 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~19_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~8_combout ))) # 
// (!\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~34_combout ))

	.dataa(gnd),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~34_combout ),
	.datac(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~8_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~19_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~19 .lut_mask = 16'hFC0C;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneiii_lcell_comb \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|15~0 (
// Equation(s):
// \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|15~0_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~19_combout ))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\exp3_ALU_1|ALU_adder_1|adder_74181_2|80~combout ))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\exp3_ALU_1|ALU_adder_1|adder_74181_2|80~combout ),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~19_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|15~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|15~0 .lut_mask = 16'hEE44;
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[4]~3 (
// Equation(s):
// \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[4]~3_combout  = (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [4]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[4]~3 .lut_mask = 16'h0F00;
defparam \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N7
dffeas \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|15 (
	.clk(\exp3_AND2_4~clkctrl_outclk ),
	.d(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|15~0_combout ),
	.asdata(\exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[4]~3_combout ),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|15 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|15 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N31
dffeas \exp3_reg8_MAR|reg8_74273_1|15 (
	.clk(\exp3_AND2_7~clkctrl_outclk ),
	.d(gnd),
	.asdata(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|15~q ),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_MAR|reg8_74273_1|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_MAR|reg8_74273_1|15 .is_wysiwyg = "true";
defparam \exp3_reg8_MAR|reg8_74273_1|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneiii_lcell_comb \exp3_mux21_4|mux21_OR2_1[4]~3 (
// Equation(s):
// \exp3_mux21_4|mux21_OR2_1[4]~3_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\exp3_reg8_MAR|reg8_74273_1|15~q ))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// (\exp3_reg8_R1|reg8_74273_1|15~q ))

	.dataa(\exp3_reg8_R1|reg8_74273_1|15~q ),
	.datab(\exp3_reg8_MAR|reg8_74273_1|15~q ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_mux21_4|mux21_OR2_1[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_4|mux21_OR2_1[4]~3 .lut_mask = 16'hCACA;
defparam \exp3_mux21_4|mux21_OR2_1[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N9
dffeas \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|15 (
	.clk(\exp3_AND2_3~clkctrl_outclk ),
	.d(\exp3_mux21_4|mux21_OR2_1[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|15 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout  = (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~6_combout ))) # 
// (!\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|15~q ))

	.dataa(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q ),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|15~q ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~6_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15 .lut_mask = 16'hFA50;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout  = (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout  & 
// (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout  & 
// !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2 .lut_mask = 16'h0001;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~3 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~3_combout  = (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout  & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout  & 
// !\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout )))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~2_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~3 .lut_mask = 16'h0004;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [0] = (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~3_combout ),
	.datad(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|19~q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [0]),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0] .lut_mask = 16'hFF0F;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[7] (
// Equation(s):
// \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [7] = (\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[7]~0_combout ) # ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~15_combout  & 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [0] $ (!\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ))))

	.dataa(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[7]~0_combout ),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_3~15_combout ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [0]),
	.datad(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [7]),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[7] .lut_mask = 16'hEAAE;
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|12 (
	.clk(\exp3_AND2_4~clkctrl_outclk ),
	.d(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [7]),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|12 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneiii_lcell_comb \exp3_mux21_6|mux21_OR2_1[7]~0 (
// Equation(s):
// \exp3_mux21_6|mux21_OR2_1[7]~0_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|12~q ))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// (\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|12~q ))

	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|12~q ),
	.datad(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|12~q ),
	.cin(gnd),
	.combout(\exp3_mux21_6|mux21_OR2_1[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_6|mux21_OR2_1[7]~0 .lut_mask = 16'hFC30;
defparam \exp3_mux21_6|mux21_OR2_1[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N17
dffeas \exp3_reg8_R1|reg8_74273_1|12 (
	.clk(\exp3_AND2_6~clkctrl_outclk ),
	.d(\exp3_mux21_6|mux21_OR2_1[7]~0_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_R1|reg8_74273_1|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_R1|reg8_74273_1|12 .is_wysiwyg = "true";
defparam \exp3_reg8_R1|reg8_74273_1|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneiii_lcell_comb \exp3_mux21_4|mux21_OR2_1[7]~0 (
// Equation(s):
// \exp3_mux21_4|mux21_OR2_1[7]~0_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\exp3_reg8_MAR|reg8_74273_1|12~q )) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// ((\exp3_reg8_R1|reg8_74273_1|12~q )))

	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\exp3_reg8_MAR|reg8_74273_1|12~q ),
	.datad(\exp3_reg8_R1|reg8_74273_1|12~q ),
	.cin(gnd),
	.combout(\exp3_mux21_4|mux21_OR2_1[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_4|mux21_OR2_1[7]~0 .lut_mask = 16'hF3C0;
defparam \exp3_mux21_4|mux21_OR2_1[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N27
dffeas \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12 (
	.clk(\exp3_AND2_3~clkctrl_outclk ),
	.d(\exp3_mux21_4|mux21_OR2_1[7]~0_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout  = (\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q  & \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_reg8_2|reg8_74273_1|12~q ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14 .lut_mask = 16'hF000;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~14 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~14_combout  = \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~31_combout  $ 
// (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~13  $ (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout ))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout ),
	.cin(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~13 ),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~14_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~14 .lut_mask = 16'h5AA5;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~16 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~16_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~14_combout ))) # 
// (!\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~31_combout ))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~31_combout ),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~14_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~16 .lut_mask = 16'hFA0A;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneiii_lcell_comb \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|12~0 (
// Equation(s):
// \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|12~0_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~16_combout ))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\exp3_ALU_1|ALU_adder_1|adder_74181_2|77~combout ))

	.dataa(\exp3_ALU_1|ALU_adder_1|adder_74181_2|77~combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~16_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|12~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|12~0 .lut_mask = 16'hDD11;
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[7]~0 (
// Equation(s):
// \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[7]~0_combout  = (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [7])

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[7]~0 .lut_mask = 16'h5050;
defparam \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N1
dffeas \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|12 (
	.clk(\exp3_AND2_4~clkctrl_outclk ),
	.d(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|12~0_combout ),
	.asdata(\exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[7]~0_combout ),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|12 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneiii_lcell_comb \exp3_mux21_5|mux21_OR2_1[7]~0 (
// Equation(s):
// \exp3_mux21_5|mux21_OR2_1[7]~0_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|12~q ))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// (\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|12~q ))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|12~q ),
	.datac(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|12~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_mux21_5|mux21_OR2_1[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_5|mux21_OR2_1[7]~0 .lut_mask = 16'hE4E4;
defparam \exp3_mux21_5|mux21_OR2_1[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \exp3_reg8_R0|reg8_74273_1|12 (
	.clk(\exp3_AND2_5~clkctrl_outclk ),
	.d(\exp3_mux21_5|mux21_OR2_1[7]~0_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_R0|reg8_74273_1|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_R0|reg8_74273_1|12 .is_wysiwyg = "true";
defparam \exp3_reg8_R0|reg8_74273_1|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneiii_lcell_comb \exp3_mux21_3|mux21_OR2_1[7]~0 (
// Equation(s):
// \exp3_mux21_3|mux21_OR2_1[7]~0_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\exp3_RAM_1|altsyncram_component|auto_generated|q_a [7])) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & 
// ((\exp3_reg8_R0|reg8_74273_1|12~q )))

	.dataa(\exp3_RAM_1|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\exp3_reg8_R0|reg8_74273_1|12~q ),
	.cin(gnd),
	.combout(\exp3_mux21_3|mux21_OR2_1[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_3|mux21_OR2_1[7]~0 .lut_mask = 16'hAFA0;
defparam \exp3_mux21_3|mux21_OR2_1[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N25
dffeas \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1 (
	.clk(\exp3_AND2_2~clkctrl_outclk ),
	.d(\exp3_mux21_3|mux21_OR2_1[7]~0_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~41 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~41_combout  = (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  $ (((\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|19~_Duplicate_1_q ))))) # (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ))))

	.dataa(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datab(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.datad(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|19~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~41_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~41 .lut_mask = 16'h72D8;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneiii_lcell_comb \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~23 (
// Equation(s):
// \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~23_combout  = (\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  & (\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~0_combout )) # 
// (!\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q  & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~41_combout )))

	.dataa(\exp3_ALU_1|ALU_reg8_1|reg8_74273_1|12~_Duplicate_1_q ),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~0_combout ),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~41_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~23_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~23 .lut_mask = 16'hF5A0;
defparam \exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneiii_lcell_comb \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|19~0 (
// Equation(s):
// \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|19~0_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~23_combout ))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\exp3_ALU_1|ALU_adder_1|adder_74181_1|80~0_combout ))

	.dataa(\exp3_ALU_1|ALU_adder_1|adder_74181_1|80~0_combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|op_1~23_combout ),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|19~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|19~0 .lut_mask = 16'hEE22;
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[0]~7 (
// Equation(s):
// \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[0]~7_combout  = (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [0])

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[0]~7 .lut_mask = 16'h5050;
defparam \exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|19 (
	.clk(\exp3_AND2_4~clkctrl_outclk ),
	.d(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|19~0_combout ),
	.asdata(\exp3_ALU_1|ALU_mux31_1|mux31_OR3_1[0]~7_combout ),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|19 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_4|reg8_74273_1|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneiii_lcell_comb \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[0] (
// Equation(s):
// \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [0] = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[0]~2_combout  & 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [22]))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// \exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [8]))))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\exp3_ALU_1|ALU_divider_1|LPM_DIVIDE_component|auto_generated|divider|pre_quot[0]~2_combout ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\exp3_ALU_1|ALU_multiplier_1|lpm_mult_component|auto_generated|result [8]),
	.cin(gnd),
	.combout(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [0]),
	.cout());
// synopsys translate_off
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[0] .lut_mask = 16'h5202;
defparam \exp3_ALU_1|ALU_mux21_1|mux21_OR2_1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N3
dffeas \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|19 (
	.clk(\exp3_AND2_4~clkctrl_outclk ),
	.d(\exp3_ALU_1|ALU_mux21_1|mux21_OR2_1 [0]),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|19 .is_wysiwyg = "true";
defparam \exp3_ALU_1|ALU_reg8_3|reg8_74273_1|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneiii_lcell_comb \exp3_mux21_5|mux21_OR2_1[0]~7 (
// Equation(s):
// \exp3_mux21_5|mux21_OR2_1[0]~7_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|19~q ))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// (\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|19~q ))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|19~q ),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|19~q ),
	.cin(gnd),
	.combout(\exp3_mux21_5|mux21_OR2_1[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_5|mux21_OR2_1[0]~7 .lut_mask = 16'hEE44;
defparam \exp3_mux21_5|mux21_OR2_1[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \exp3_reg8_R0|reg8_74273_1|19 (
	.clk(\exp3_AND2_5~clkctrl_outclk ),
	.d(\exp3_mux21_5|mux21_OR2_1[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_R0|reg8_74273_1|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_R0|reg8_74273_1|19 .is_wysiwyg = "true";
defparam \exp3_reg8_R0|reg8_74273_1|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneiii_lcell_comb \exp3_mux21_2|mux21_OR2_1[0] (
// Equation(s):
// \exp3_mux21_2|mux21_OR2_1 [0] = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (((!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & \exp3_reg8_R0|reg8_74273_1|19~q )))) # 
// (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\exp3_reg8_R1|reg8_74273_1|19~q  & (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))

	.dataa(\exp3_reg8_R1|reg8_74273_1|19~q ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\exp3_reg8_R0|reg8_74273_1|19~q ),
	.cin(gnd),
	.combout(\exp3_mux21_2|mux21_OR2_1 [0]),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_2|mux21_OR2_1[0] .lut_mask = 16'h2C20;
defparam \exp3_mux21_2|mux21_OR2_1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneiii_lcell_comb \exp3_uPC_1|uPC_74161_2|sub|102~0 (
// Equation(s):
// \exp3_uPC_1|uPC_74161_2|sub|102~0_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26] & ((\exp3_RAM_1|altsyncram_component|auto_generated|q_a [6]))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26] & 
// (\exp3_uPC_1|uPC_74161_2|sub|97~combout ))

	.dataa(\exp3_uPC_1|uPC_74161_2|sub|97~combout ),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datac(\exp3_RAM_1|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_uPC_1|uPC_74161_2|sub|102~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_2|sub|102~0 .lut_mask = 16'hE2E2;
defparam \exp3_uPC_1|uPC_74161_2|sub|102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \exp3_uPC_1|uPC_74161_2|sub|99 (
	.clk(\exp3_beatGen_1|beatGen_DFF_1~clkctrl_outclk ),
	.d(\exp3_uPC_1|uPC_74161_2|sub|102~0_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_uPC_1|uPC_74161_2|sub|99~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_2|sub|99 .is_wysiwyg = "true";
defparam \exp3_uPC_1|uPC_74161_2|sub|99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneiii_lcell_comb \exp3_uPC_1|uPC_74161_2|sub|92~1 (
// Equation(s):
// \exp3_uPC_1|uPC_74161_2|sub|92~1_combout  = (\exp3_uPC_1|uPC_74161_2|sub|92~0_combout ) # ((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26] & \exp3_RAM_1|altsyncram_component|auto_generated|q_a [5]))

	.dataa(gnd),
	.datab(\exp3_uPC_1|uPC_74161_2|sub|92~0_combout ),
	.datac(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datad(\exp3_RAM_1|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\exp3_uPC_1|uPC_74161_2|sub|92~1_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_2|sub|92~1 .lut_mask = 16'hFCCC;
defparam \exp3_uPC_1|uPC_74161_2|sub|92~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \exp3_uPC_1|uPC_74161_2|sub|87 (
	.clk(\exp3_beatGen_1|beatGen_DFF_1~clkctrl_outclk ),
	.d(\exp3_uPC_1|uPC_74161_2|sub|92~1_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_uPC_1|uPC_74161_2|sub|87~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_2|sub|87 .is_wysiwyg = "true";
defparam \exp3_uPC_1|uPC_74161_2|sub|87 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \exp3_uPC_1|uPC_74161_1|sub|87 (
	.clk(\exp3_beatGen_1|beatGen_DFF_1~clkctrl_outclk ),
	.d(\exp3_uPC_1|uPC_74161_1|sub|86~combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_uPC_1|uPC_74161_1|sub|87~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_1|sub|87 .is_wysiwyg = "true";
defparam \exp3_uPC_1|uPC_74161_1|sub|87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneiii_lcell_comb \exp3_uPC_1|uPC_74161_1|sub|77 (
// Equation(s):
// \exp3_uPC_1|uPC_74161_1|sub|77~combout  = (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26] & !\exp3_uPC_1|uPC_74161_1|sub|9~q )

	.dataa(gnd),
	.datab(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datac(\exp3_uPC_1|uPC_74161_1|sub|9~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_uPC_1|uPC_74161_1|sub|77~combout ),
	.cout());
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_1|sub|77 .lut_mask = 16'h0303;
defparam \exp3_uPC_1|uPC_74161_1|sub|77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \exp3_uPC_1|uPC_74161_1|sub|9 (
	.clk(\exp3_beatGen_1|beatGen_DFF_1~clkctrl_outclk ),
	.d(\exp3_uPC_1|uPC_74161_1|sub|77~combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_uPC_1|uPC_74161_1|sub|9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_uPC_1|uPC_74161_1|sub|9 .is_wysiwyg = "true";
defparam \exp3_uPC_1|uPC_74161_1|sub|9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N14
cycloneiii_lcell_comb exp3_AND2_8(
// Equation(s):
// \exp3_AND2_8~combout  = LCELL((\exp3_beatGen_1|beatGen_DFF_4~q  & \exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(\exp3_beatGen_1|beatGen_DFF_4~q ),
	.datad(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.cin(gnd),
	.combout(\exp3_AND2_8~combout ),
	.cout());
// synopsys translate_off
defparam exp3_AND2_8.lut_mask = 16'hF000;
defparam exp3_AND2_8.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneiii_clkctrl \exp3_AND2_8~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\exp3_AND2_8~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\exp3_AND2_8~clkctrl_outclk ));
// synopsys translate_off
defparam \exp3_AND2_8~clkctrl .clock_type = "global clock";
defparam \exp3_AND2_8~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneiii_lcell_comb \exp3_PC_1|PC_74161_2|sub|97 (
// Equation(s):
// \exp3_PC_1|PC_74161_2|sub|97~combout  = \exp3_PC_1|PC_74161_2|sub|99~q  $ (((\exp3_PC_1|PC_74161_2|sub|9~q  & (\exp3_PC_1|PC_74161_2|sub|87~q  & \exp3_PC_1|PC_74161_2|sub|89~0_combout ))))

	.dataa(\exp3_PC_1|PC_74161_2|sub|99~q ),
	.datab(\exp3_PC_1|PC_74161_2|sub|9~q ),
	.datac(\exp3_PC_1|PC_74161_2|sub|87~q ),
	.datad(\exp3_PC_1|PC_74161_2|sub|89~0_combout ),
	.cin(gnd),
	.combout(\exp3_PC_1|PC_74161_2|sub|97~combout ),
	.cout());
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_2|sub|97 .lut_mask = 16'h6AAA;
defparam \exp3_PC_1|PC_74161_2|sub|97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneiii_lcell_comb \exp3_PC_1|PC_74161_2|sub|102~0 (
// Equation(s):
// \exp3_PC_1|PC_74161_2|sub|102~0_combout  = (\exp3_or2_1~combout  & ((\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|13~q ))) # (!\exp3_or2_1~combout  & (\exp3_PC_1|PC_74161_2|sub|97~combout ))

	.dataa(\exp3_or2_1~combout ),
	.datab(\exp3_PC_1|PC_74161_2|sub|97~combout ),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|13~q ),
	.cin(gnd),
	.combout(\exp3_PC_1|PC_74161_2|sub|102~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_2|sub|102~0 .lut_mask = 16'hEE44;
defparam \exp3_PC_1|PC_74161_2|sub|102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \exp3_PC_1|PC_74161_2|sub|99 (
	.clk(\exp3_AND2_8~clkctrl_outclk ),
	.d(\exp3_PC_1|PC_74161_2|sub|102~0_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_PC_1|PC_74161_2|sub|99~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_PC_1|PC_74161_2|sub|99 .is_wysiwyg = "true";
defparam \exp3_PC_1|PC_74161_2|sub|99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N10
cycloneiii_lcell_comb exp3_AND2_6(
// Equation(s):
// \exp3_AND2_6~combout  = LCELL((\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [11] & \exp3_beatGen_1|beatGen_DFF_4~q ))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datab(gnd),
	.datac(\exp3_beatGen_1|beatGen_DFF_4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp3_AND2_6~combout ),
	.cout());
// synopsys translate_off
defparam exp3_AND2_6.lut_mask = 16'hA0A0;
defparam exp3_AND2_6.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneiii_clkctrl \exp3_AND2_6~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\exp3_AND2_6~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\exp3_AND2_6~clkctrl_outclk ));
// synopsys translate_off
defparam \exp3_AND2_6~clkctrl .clock_type = "global clock";
defparam \exp3_AND2_6~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneiii_lcell_comb \exp3_mux21_6|mux21_OR2_1[4]~3 (
// Equation(s):
// \exp3_mux21_6|mux21_OR2_1[4]~3_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|15~q ))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// (\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|15~q ))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(gnd),
	.datac(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|15~q ),
	.datad(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|15~q ),
	.cin(gnd),
	.combout(\exp3_mux21_6|mux21_OR2_1[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_6|mux21_OR2_1[4]~3 .lut_mask = 16'hFA50;
defparam \exp3_mux21_6|mux21_OR2_1[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N23
dffeas \exp3_reg8_R1|reg8_74273_1|15 (
	.clk(\exp3_AND2_6~clkctrl_outclk ),
	.d(\exp3_mux21_6|mux21_OR2_1[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_R1|reg8_74273_1|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_R1|reg8_74273_1|15 .is_wysiwyg = "true";
defparam \exp3_reg8_R1|reg8_74273_1|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneiii_lcell_comb \exp3_mux21_6|mux21_OR2_1[0]~7 (
// Equation(s):
// \exp3_mux21_6|mux21_OR2_1[0]~7_combout  = (\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|19~q ))) # (!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// (\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|19~q ))

	.dataa(\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\exp3_ALU_1|ALU_reg8_4|reg8_74273_1|19~q ),
	.datac(gnd),
	.datad(\exp3_ALU_1|ALU_reg8_3|reg8_74273_1|19~q ),
	.cin(gnd),
	.combout(\exp3_mux21_6|mux21_OR2_1[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \exp3_mux21_6|mux21_OR2_1[0]~7 .lut_mask = 16'hEE44;
defparam \exp3_mux21_6|mux21_OR2_1[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \exp3_reg8_R1|reg8_74273_1|19 (
	.clk(\exp3_AND2_6~clkctrl_outclk ),
	.d(\exp3_mux21_6|mux21_OR2_1[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\exp3_CROM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exp3_reg8_R1|reg8_74273_1|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exp3_reg8_R1|reg8_74273_1|19 .is_wysiwyg = "true";
defparam \exp3_reg8_R1|reg8_74273_1|19 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N22
cycloneiii_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneiii_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
