#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 20 16:19:39 2019
# Process ID: 11908
# Current directory: D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/impl_1
# Command line: vivado.exe -log ldis_task1_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ldis_task1_bd_wrapper.tcl -notrace
# Log file: D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/impl_1/ldis_task1_bd_wrapper.vdi
# Journal file: D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/David/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source ldis_task1_bd_wrapper.tcl -notrace
WARNING: [Board 49-91] Board repository path '{C:UsersDavidDocumentsivado-boards
ewoard_files}' does not exist, it will not be used to search board files.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 338.523 ; gain = 66.313
Command: link_design -top ldis_task1_bd_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_CTRLWrapper_0_0/ldis_task1_bd_CTRLWrapper_0_0.dcp' for cell 'ldis_task1_bd_i/CTRLWrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_DspWrapper_0_0/ldis_task1_bd_DspWrapper_0_0.dcp' for cell 'ldis_task1_bd_i/DspWrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_OutputWrapper_0_0/ldis_task1_bd_OutputWrapper_0_0.dcp' for cell 'ldis_task1_bd_i/OutputWrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_SamplingWrapper_0_0/ldis_task1_bd_SamplingWrapper_0_0.dcp' for cell 'ldis_task1_bd_i/SamplingWrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_clk_wiz_0_0/ldis_task1_bd_clk_wiz_0_0.dcp' for cell 'ldis_task1_bd_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_ila_0_0/ldis_task1_bd_ila_0_0.dcp' for cell 'ldis_task1_bd_i/ila_0'
INFO: [Netlist 29-17] Analyzing 1035 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ldis_task1_bd_i/ila_0 UUID: 5f470257-8660-5db5-899e-d4adc09847e9 
Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_clk_wiz_0_0/ldis_task1_bd_clk_wiz_0_0_board.xdc] for cell 'ldis_task1_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_clk_wiz_0_0/ldis_task1_bd_clk_wiz_0_0_board.xdc] for cell 'ldis_task1_bd_i/clk_wiz_0/inst'
Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_clk_wiz_0_0/ldis_task1_bd_clk_wiz_0_0.xdc] for cell 'ldis_task1_bd_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_clk_wiz_0_0/ldis_task1_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_clk_wiz_0_0/ldis_task1_bd_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1254.371 ; gain = 533.730
Finished Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_clk_wiz_0_0/ldis_task1_bd_clk_wiz_0_0.xdc] for cell 'ldis_task1_bd_i/clk_wiz_0/inst'
Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ldis_task1_bd_i/ila_0/U0'
Finished Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ldis_task1_bd_i/ila_0/U0'
Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'ldis_task1_bd_i/ila_0/U0'
Finished Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'ldis_task1_bd_i/ila_0/U0'
Parsing XDC File [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_clk_wiz_0_0/ldis_task1_bd_clk_wiz_0_0_late.xdc] for cell 'ldis_task1_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_clk_wiz_0_0/ldis_task1_bd_clk_wiz_0_0_late.xdc] for cell 'ldis_task1_bd_i/clk_wiz_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1260.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 620 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 588 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1260.070 ; gain = 921.547
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.889 . Memory (MB): peak = 1260.070 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21eba8895

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.574 . Memory (MB): peak = 1269.188 ; gain = 9.117

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "df7406f378629456".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1380.238 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1a13c3c3b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1380.238 ; gain = 16.813

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 19a8fb7a4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1380.238 ; gain = 16.813
INFO: [Opt 31-389] Phase Retarget created 41 cells and removed 49 cells
INFO: [Opt 31-1021] In phase Retarget, 189 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 32 inverter(s) to 32 load pin(s).
Phase 3 Constant propagation | Checksum: 1b7a8bee5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1380.238 ; gain = 16.813
INFO: [Opt 31-389] Phase Constant propagation created 54 cells and removed 210 cells
INFO: [Opt 31-1021] In phase Constant propagation, 167 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 12bfd0d5e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1380.238 ; gain = 16.813
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 185 cells
INFO: [Opt 31-1021] In phase Sweep, 1007 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ldis_task1_bd_i/clk_wiz_0/inst/clk_out1_ldis_task1_bd_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net ldis_task1_bd_i/clk_wiz_0/inst/clk_out1_ldis_task1_bd_clk_wiz_0_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 12c01c202

Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1380.238 ; gain = 16.813
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1af334d34

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1380.238 ; gain = 16.813
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 2466ece7c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1380.238 ; gain = 16.813
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              41  |              49  |                                            189  |
|  Constant propagation         |              54  |             210  |                                            167  |
|  Sweep                        |               0  |             185  |                                           1007  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             63  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1380.238 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 23ebe4600

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1380.238 ; gain = 16.813

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.268 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 162ce851c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1586.855 ; gain = 0.000
Ending Power Optimization Task | Checksum: 162ce851c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1586.855 ; gain = 206.617

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 162ce851c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1586.855 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1586.855 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 223c32742

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1586.855 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1586.855 ; gain = 326.785
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1586.855 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1586.855 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1586.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/impl_1/ldis_task1_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ldis_task1_bd_wrapper_drc_opted.rpt -pb ldis_task1_bd_wrapper_drc_opted.pb -rpx ldis_task1_bd_wrapper_drc_opted.rpx
Command: report_drc -file ldis_task1_bd_wrapper_drc_opted.rpt -pb ldis_task1_bd_wrapper_drc_opted.pb -rpx ldis_task1_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/impl_1/ldis_task1_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1586.855 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15d9e5a69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1586.855 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1586.855 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 107a6e5eb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1586.855 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ed94d47f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1586.855 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ed94d47f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1586.855 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ed94d47f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1586.855 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f70eac4d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1586.855 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1586.855 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 127d37db1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1586.855 ; gain = 0.000
Phase 2 Global Placement | Checksum: b4afb4de

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1586.855 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b4afb4de

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1586.855 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b662afea

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1586.855 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17ce5a2e9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1586.855 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 257e719c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1586.855 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 9ca327e2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1586.855 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: dd70247b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1586.855 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 173cbdc57

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1586.855 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 173cbdc57

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1586.855 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 7563ea59

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 7563ea59

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.855 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.156. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e229483d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.855 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: e229483d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.855 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e229483d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.855 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e229483d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.855 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1586.855 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1b04965ae

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.855 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b04965ae

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.855 ; gain = 0.000
Ending Placer Task | Checksum: 130d7d03a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.855 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1586.855 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1586.855 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1586.855 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1586.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/impl_1/ldis_task1_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ldis_task1_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1586.855 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ldis_task1_bd_wrapper_utilization_placed.rpt -pb ldis_task1_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ldis_task1_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1586.855 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 570efe44 ConstDB: 0 ShapeSum: d9c8d1f6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f43f9fa5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1594.172 ; gain = 7.316
Post Restoration Checksum: NetGraph: dad3c7fc NumContArr: 196bd7a9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f43f9fa5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1612.223 ; gain = 25.367

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f43f9fa5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1619.281 ; gain = 32.426

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f43f9fa5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1619.281 ; gain = 32.426
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: fd16959f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1653.465 ; gain = 66.609
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.071 | TNS=0.000  | WHS=-0.200 | THS=-276.965|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: b1683c33

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1681.605 ; gain = 94.750
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.071 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: abb5f4c9

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1685.809 ; gain = 98.953
Phase 2 Router Initialization | Checksum: 4b1fb45d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1685.809 ; gain = 98.953

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 189c8140a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 1685.809 ; gain = 98.953

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 774
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.111 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d5b01fe5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1689.004 ; gain = 102.148

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.111 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1430ccb04

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 1689.004 ; gain = 102.148
Phase 4 Rip-up And Reroute | Checksum: 1430ccb04

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 1689.004 ; gain = 102.148

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e7322bae

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1689.004 ; gain = 102.148
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.118 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: b0b3372a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1689.004 ; gain = 102.148

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b0b3372a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1689.004 ; gain = 102.148
Phase 5 Delay and Skew Optimization | Checksum: b0b3372a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1689.004 ; gain = 102.148

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18e6e88e9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1689.004 ; gain = 102.148
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.118 | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d0971c02

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1689.004 ; gain = 102.148
Phase 6 Post Hold Fix | Checksum: d0971c02

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1689.004 ; gain = 102.148

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.26548 %
  Global Horizontal Routing Utilization  = 1.63868 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f5238b48

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 1689.004 ; gain = 102.148

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f5238b48

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 1689.004 ; gain = 102.148

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14bbbe773

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 1689.004 ; gain = 102.148

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.118 | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14bbbe773

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 1689.004 ; gain = 102.148
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 1689.004 ; gain = 102.148

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 1689.004 ; gain = 102.148
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1689.004 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1689.004 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1689.004 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/impl_1/ldis_task1_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ldis_task1_bd_wrapper_drc_routed.rpt -pb ldis_task1_bd_wrapper_drc_routed.pb -rpx ldis_task1_bd_wrapper_drc_routed.rpx
Command: report_drc -file ldis_task1_bd_wrapper_drc_routed.rpt -pb ldis_task1_bd_wrapper_drc_routed.pb -rpx ldis_task1_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/impl_1/ldis_task1_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ldis_task1_bd_wrapper_methodology_drc_routed.rpt -pb ldis_task1_bd_wrapper_methodology_drc_routed.pb -rpx ldis_task1_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ldis_task1_bd_wrapper_methodology_drc_routed.rpt -pb ldis_task1_bd_wrapper_methodology_drc_routed.pb -rpx ldis_task1_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/impl_1/ldis_task1_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ldis_task1_bd_wrapper_power_routed.rpt -pb ldis_task1_bd_wrapper_power_summary_routed.pb -rpx ldis_task1_bd_wrapper_power_routed.rpx
Command: report_power -file ldis_task1_bd_wrapper_power_routed.rpt -pb ldis_task1_bd_wrapper_power_summary_routed.pb -rpx ldis_task1_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ldis_task1_bd_wrapper_route_status.rpt -pb ldis_task1_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ldis_task1_bd_wrapper_timing_summary_routed.rpt -pb ldis_task1_bd_wrapper_timing_summary_routed.pb -rpx ldis_task1_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ldis_task1_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ldis_task1_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ldis_task1_bd_wrapper_bus_skew_routed.rpt -pb ldis_task1_bd_wrapper_bus_skew_routed.pb -rpx ldis_task1_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon May 20 16:22:13 2019...
