{"version":"1.1.0","info":[["/home/zjw/CODE/MIPS_CPU_Design/alu.v",[[[[[["alu",[[4,0],[12,2]],[[4,7],[4,10]],[],["module"]],[40,9]],[[["A",[[5,1],[5,30]],[[5,29],[5,30]],["alu"],["port","input"]],["B",[[6,1],[6,30]],[[6,29],[6,30]],["alu"],["port","input"]],["ALUop",[[7,1],[7,34]],[[7,29],[7,34]],["alu"],["port","input"]],["Overflow",[[8,1],[8,37]],[[8,29],[8,37]],["alu"],["port","output"]],["CarryOut",[[9,1],[9,37]],[[9,29],[9,37]],["alu"],["port","output"]],["Zero",[[10,1],[10,33]],[[10,29],[10,33]],["alu"],["port","output"]],["Result",[[11,1],[11,35]],[[11,29],[11,35]],["alu"],["port","output"]],["ADD",[[14,1],[14,27]],[[14,24],[14,27]],["alu"],["variable","wire"]],["AND",[[14,1],[14,32]],[[14,29],[14,32]],["alu"],["variable","ADD"]],["OR",[[14,1],[14,36]],[[14,34],[14,36]],["alu"],["variable","AND"]],["is_sub",[[15,1],[15,12]],[[15,6],[15,12]],["alu"],["variable","wire"]],["carry",[[15,1],[15,19]],[[15,14],[15,19]],["alu"],["variable","is_sub"]],["modified_B",[[20,1],[20,34]],[[20,24],[20,34]],["alu"],["variable","wire"]]]]]],null,null,null,[["DATA_WIDTH",[[2,0],[4,0]],[[2,8],[2,18]],["source.systemverilog"],["macro"]]]],null,0]],["/home/zjw/CODE/MIPS_CPU_Design/reg_file.v",[[],null,0]]]}