// Seed: 683682753
module module_0 (
    input reg id_0,
    output id_1
);
  reg id_2;
  always @(1 or 1) begin
    id_1 <= id_2;
    if (id_0) id_1 <= id_0;
  end
  logic id_3;
  logic id_4 = 1;
endmodule
