# Loading project lab2
# Compile of 1bit_full_adder.v failed with 5 errors.
# Compile of 1bit_full_adder_testbench.v failed with 2 errors.
# 2 compiles, 2 failed with 7 errors.
# Compile of 1bit_full_adder.v failed with 5 errors.
# Compile of 1bit_full_adder_testbench.v failed with 2 errors.
# 2 compiles, 2 failed with 7 errors.
# Compile of 1bit_full_adder.v was successful.
# Compile of 1bit_full_adder_testbench.v failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
dataset reload -f
# Dataset not found: 
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_1_bit_testbench
# vsim work.ripple_carry_adder_1_bit_testbench 
# Start time: 15:15:32 on Oct 01,2021
# Loading work.ripple_carry_adder_1_bit_testbench
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_1_bit_testbench.v(15)
#    Time: 100 ns  Iteration: 0  Instance: /ripple_carry_adder_1_bit_testbench
# Break in Module ripple_carry_adder_1_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_1_bit_testbench.v line 15
quit -sim
# End time: 15:15:52 on Oct 01,2021, Elapsed time: 0:00:20
# Errors: 0, Warnings: 16
vsim work.ripple_carry_adder_1_bit_testbench work.ripple_carry_adder_1_bit
# vsim work.ripple_carry_adder_1_bit_testbench work.ripple_carry_adder_1_bit 
# Start time: 15:16:00 on Oct 01,2021
# Loading work.ripple_carry_adder_1_bit_testbench
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/ripple_carry_adder_1_bit_testbench/input_vector \
sim:/ripple_carry_adder_1_bit_testbench/S \
sim:/ripple_carry_adder_1_bit_testbench/Cout
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_1_bit_testbench.v(15)
#    Time: 100 ns  Iteration: 0  Instance: /ripple_carry_adder_1_bit_testbench
# Break in Module ripple_carry_adder_1_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_1_bit_testbench.v line 15
quit -sim
# End time: 15:20:28 on Oct 01,2021, Elapsed time: 0:04:28
# Errors: 0, Warnings: 1
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_1_bit_testbench
# vsim work.ripple_carry_adder_1_bit_testbench 
# Start time: 15:20:40 on Oct 01,2021
# Loading work.ripple_carry_adder_1_bit_testbench
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/ripple_carry_adder_1_bit_testbench/input_vector \
sim:/ripple_carry_adder_1_bit_testbench/S \
sim:/ripple_carry_adder_1_bit_testbench/Cout
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_1bit_wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_1_bit_testbench.v(15)
#    Time: 100 ns  Iteration: 0  Instance: /ripple_carry_adder_1_bit_testbench
# Break in Module ripple_carry_adder_1_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_1_bit_testbench.v line 15
quit -sim
# End time: 15:22:16 on Oct 01,2021, Elapsed time: 0:01:36
# Errors: 0, Warnings: 2
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_1_bit_testbench
# vsim work.ripple_carry_adder_1_bit_testbench 
# Start time: 15:22:28 on Oct 01,2021
# Loading work.ripple_carry_adder_1_bit_testbench
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
do ripple_1bit_wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_1_bit_testbench.v(15)
#    Time: 100 ns  Iteration: 0  Instance: /ripple_carry_adder_1_bit_testbench
# Break in Module ripple_carry_adder_1_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_1_bit_testbench.v line 15
quit -sim
# End time: 16:07:40 on Oct 01,2021, Elapsed time: 0:45:12
# Errors: 0, Warnings: 2
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v failed with 2 errors.
# Compile of ripple_carry_adder_32_bit_testbench.v failed with 1 errors.
# 4 compiles, 2 failed with 3 errors.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v failed with 2 errors.
# Compile of ripple_carry_adder_32_bit_testbench.v failed with 1 errors.
# 4 compiles, 2 failed with 3 errors.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v failed with 2 errors.
# Compile of ripple_carry_adder_32_bit_testbench.v failed with 1 errors.
# 4 compiles, 2 failed with 3 errors.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v failed with 2 errors.
# Compile of ripple_carry_adder_32_bit_testbench.v failed with 1 errors.
# 4 compiles, 2 failed with 3 errors.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v failed with 1 errors.
# Compile of ripple_carry_adder_32_bit_testbench.v failed with 1 errors.
# 4 compiles, 2 failed with 2 errors.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v failed with 1 errors.
# Compile of ripple_carry_adder_32_bit_testbench.v failed with 1 errors.
# 4 compiles, 2 failed with 2 errors.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v failed with 1 errors.
# Compile of ripple_carry_adder_32_bit_testbench.v failed with 1 errors.
# 4 compiles, 2 failed with 2 errors.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v failed with 1 errors.
# 4 compiles, 1 failed with 1 error.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_32_bit
# vsim work.ripple_carry_adder_32_bit 
# Start time: 16:14:27 on Oct 01,2021
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[0]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[1]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[2]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[3]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[4]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[5]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[6]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[7]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[8]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[9]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[10]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[11]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[12]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[13]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[14]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[15]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[16]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[17]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[18]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[19]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[20]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[21]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[22]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[23]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[24]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[25]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[26]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[27]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[28]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[29]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[30]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit/genblk1[31]/r0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit.v Line: 13
# Error loading design
# End time: 16:14:27 on Oct 01,2021, Elapsed time: 0:00:00
# Errors: 32, Warnings: 11
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
# Load canceled
# Load canceled
# Load canceled
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
# Load canceled
# Load canceled
vsim work.ripple_carry_adder_32_bit
# vsim work.ripple_carry_adder_32_bit 
# Start time: 16:18:23 on Oct 01,2021
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
quit -sim
# End time: 16:18:33 on Oct 01,2021, Elapsed time: 0:00:10
# Errors: 0, Warnings: 3
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
# Load canceled
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
# Load canceled
# Load canceled
dataset reload -f
# Dataset not found: 
dataset reload -f
# Dataset not found: 
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_1_bit_testbench
# vsim work.ripple_carry_adder_1_bit_testbench 
# Start time: 16:21:31 on Oct 01,2021
# Loading work.ripple_carry_adder_1_bit_testbench
# ** Error: (vsim-3037) Missing instance name in instantiation of 'ripple_carry_adder_32_bit'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_1_bit_testbench File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v Line: 9
# Error loading design
# End time: 16:21:32 on Oct 01,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 6
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_1_bit_testbench
# vsim work.ripple_carry_adder_1_bit_testbench 
# Start time: 16:22:59 on Oct 01,2021
# Loading work.ripple_carry_adder_1_bit_testbench
# ** Error: (vsim-3037) Missing instance name in instantiation of 'ripple_carry_adder_32_bit'.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_1_bit_testbench File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v Line: 10
# Error loading design
# End time: 16:22:59 on Oct 01,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_1_bit_testbench
# vsim work.ripple_carry_adder_1_bit_testbench 
# Start time: 16:23:23 on Oct 01,2021
# Loading work.ripple_carry_adder_1_bit_testbench
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
do ripple_1bit_wave.do
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_1_bit_testbench/input_vector'.
# Executing ONERROR command at macro ./ripple_1bit_wave.do line 3
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v(32)
#    Time: 100 ns  Iteration: 0  Instance: /ripple_carry_adder_1_bit_testbench
# Break in Module ripple_carry_adder_1_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v line 32
quit -sim
# End time: 16:24:34 on Oct 01,2021, Elapsed time: 0:01:11
# Errors: 0, Warnings: 2
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_1_bit_testbench
# vsim work.ripple_carry_adder_1_bit_testbench 
# Start time: 16:24:44 on Oct 01,2021
# Loading work.ripple_carry_adder_1_bit_testbench
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
do ripple_1bit_wave.do
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_1_bit_testbench/input_vector'.
# Executing ONERROR command at macro ./ripple_1bit_wave.do line 3
# Break key hit
quit -sim
# End time: 16:25:37 on Oct 01,2021, Elapsed time: 0:00:53
# Errors: 0, Warnings: 2
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_32_bit_testbench
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 16:25:45 on Oct 01,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
run ripple_1bit_wave.do
# Invalid time value: ripple_1bit_wave.do
add wave -position insertpoint  \
sim:/ripple_carry_adder_32_bit_testbench/A \
sim:/ripple_carry_adder_32_bit_testbench/B \
sim:/ripple_carry_adder_32_bit_testbench/Cin \
sim:/ripple_carry_adder_32_bit_testbench/S \
sim:/ripple_carry_adder_32_bit_testbench/Cout \
sim:/ripple_carry_adder_32_bit_testbench/expected_out \
sim:/ripple_carry_adder_32_bit_testbench/S_expected_XOR
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_32bit_wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v(32)
#    Time: 100 ns  Iteration: 0  Instance: /ripple_carry_adder_32_bit_testbench
# Break in Module ripple_carry_adder_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v line 32
quit -sim
# End time: 16:34:19 on Oct 01,2021, Elapsed time: 0:08:34
# Errors: 0, Warnings: 2
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_32_bit_testbench
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 16:34:25 on Oct 01,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
do ripple_32bit_wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v(32)
#    Time: 100 ns  Iteration: 0  Instance: /ripple_carry_adder_32_bit_testbench
# Break in Module ripple_carry_adder_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v line 32
quit -sim
# End time: 16:49:26 on Oct 01,2021, Elapsed time: 0:15:01
# Errors: 0, Warnings: 2
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v failed with 1 errors.
# 4 compiles, 1 failed with 1 error.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_32_bit_testbench
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 16:50:24 on Oct 01,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
vsim work.ripple_carry_adder_32_bit_testbench
# End time: 16:50:30 on Oct 01,2021, Elapsed time: 0:00:06
# Errors: 0, Warnings: 3
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 16:50:30 on Oct 01,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
do ripple_32bit_wave.do
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/expected_out'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 8
add wave -position insertpoint  \
sim:/ripple_carry_adder_32_bit_testbench/expected_Cout \
sim:/ripple_carry_adder_32_bit_testbench/Cout_expected_XOR \
sim:/ripple_carry_adder_32_bit_testbench/expected_S \
sim:/ripple_carry_adder_32_bit_testbench/S_expected_XOR
quit -sim
# End time: 16:57:13 on Oct 01,2021, Elapsed time: 0:06:43
# Errors: 0, Warnings: 1
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_32_bit_testbench
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 16:57:18 on Oct 01,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
do ripple_32bit_wave.do
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/expected_out'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/S_expected_XOR'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 9
add wave -position insertpoint  \
sim:/ripple_carry_adder_32_bit_testbench/A \
sim:/ripple_carry_adder_32_bit_testbench/B \
sim:/ripple_carry_adder_32_bit_testbench/Cin \
sim:/ripple_carry_adder_32_bit_testbench/S \
sim:/ripple_carry_adder_32_bit_testbench/Cout \
sim:/ripple_carry_adder_32_bit_testbench/expected_Cout \
sim:/ripple_carry_adder_32_bit_testbench/Cout_expected_XOR \
sim:/ripple_carry_adder_32_bit_testbench/expected_S \
sim:/ripple_carry_adder_32_bit_testbench/S_check
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_32bit_wave.do
do ripple_32bit_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_32bit_wave.do
do ripple_32bit_wave.do
do ripple_32bit_wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v(50)
#    Time: 100 ns  Iteration: 0  Instance: /ripple_carry_adder_32_bit_testbench
# Break in Module ripple_carry_adder_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v line 50
quit -sim
# End time: 16:59:31 on Oct 01,2021, Elapsed time: 0:02:13
# Errors: 0, Warnings: 2
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_32_bit_testbench
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 16:59:38 on Oct 01,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/ripple_carry_adder_32_bit_testbench/A \
sim:/ripple_carry_adder_32_bit_testbench/B \
sim:/ripple_carry_adder_32_bit_testbench/Cin \
sim:/ripple_carry_adder_32_bit_testbench/S \
sim:/ripple_carry_adder_32_bit_testbench/Cout \
sim:/ripple_carry_adder_32_bit_testbench/expected_Cout \
sim:/ripple_carry_adder_32_bit_testbench/Cout_check \
sim:/ripple_carry_adder_32_bit_testbench/expected_S \
sim:/ripple_carry_adder_32_bit_testbench/S_check
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_32bit_wave.do
do ripple_32bit_wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v(50)
#    Time: 100 ns  Iteration: 0  Instance: /ripple_carry_adder_32_bit_testbench
# Break in Module ripple_carry_adder_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v line 50
quit -sim
# End time: 17:04:41 on Oct 01,2021, Elapsed time: 0:05:03
# Errors: 0, Warnings: 2
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_32_bit_testbench
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 17:04:49 on Oct 01,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
do ripple_32bit_wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v(50)
#    Time: 100 ns  Iteration: 0  Instance: /ripple_carry_adder_32_bit_testbench
# Break in Module ripple_carry_adder_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v line 50
quit -sim
# End time: 17:13:28 on Oct 01,2021, Elapsed time: 0:08:39
# Errors: 0, Warnings: 2
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v failed with 15 errors.
# 4 compiles, 1 failed with 15 errors.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v failed with 15 errors.
# 4 compiles, 1 failed with 15 errors.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v failed with 17 errors.
# 4 compiles, 1 failed with 17 errors.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v failed with 20 errors.
# 4 compiles, 1 failed with 20 errors.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_32_bit_testbench
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 17:16:34 on Oct 01,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/ripple_carry_adder_32_bit_testbench/clk \
sim:/ripple_carry_adder_32_bit_testbench/A \
sim:/ripple_carry_adder_32_bit_testbench/A_reg \
sim:/ripple_carry_adder_32_bit_testbench/B \
sim:/ripple_carry_adder_32_bit_testbench/B_reg \
sim:/ripple_carry_adder_32_bit_testbench/Cin \
sim:/ripple_carry_adder_32_bit_testbench/Cin_reg \
sim:/ripple_carry_adder_32_bit_testbench/S \
sim:/ripple_carry_adder_32_bit_testbench/S_reg \
sim:/ripple_carry_adder_32_bit_testbench/Cout \
sim:/ripple_carry_adder_32_bit_testbench/Cout_reg \
sim:/ripple_carry_adder_32_bit_testbench/expected_Cout \
sim:/ripple_carry_adder_32_bit_testbench/Cout_check \
sim:/ripple_carry_adder_32_bit_testbench/expected_S \
sim:/ripple_carry_adder_32_bit_testbench/S_check
add wave -position insertpoint  \
sim:/ripple_carry_adder_32_bit_testbench/clk \
sim:/ripple_carry_adder_32_bit_testbench/A \
sim:/ripple_carry_adder_32_bit_testbench/A_reg \
sim:/ripple_carry_adder_32_bit_testbench/B \
sim:/ripple_carry_adder_32_bit_testbench/B_reg \
sim:/ripple_carry_adder_32_bit_testbench/Cin \
sim:/ripple_carry_adder_32_bit_testbench/Cin_reg \
sim:/ripple_carry_adder_32_bit_testbench/S \
sim:/ripple_carry_adder_32_bit_testbench/S_reg \
sim:/ripple_carry_adder_32_bit_testbench/Cout \
sim:/ripple_carry_adder_32_bit_testbench/Cout_reg \
sim:/ripple_carry_adder_32_bit_testbench/expected_Cout \
sim:/ripple_carry_adder_32_bit_testbench/Cout_check \
sim:/ripple_carry_adder_32_bit_testbench/expected_S \
sim:/ripple_carry_adder_32_bit_testbench/S_check
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_32bit_wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v(74)
#    Time: 100 ns  Iteration: 0  Instance: /ripple_carry_adder_32_bit_testbench
# Break in Module ripple_carry_adder_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v line 74
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_32bit_wave.do
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
quit -sim
# End time: 17:18:38 on Oct 01,2021, Elapsed time: 0:02:04
# Errors: 0, Warnings: 7
vsim work.ripple_carry_adder_32_bit_testbench
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 17:18:44 on Oct 01,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
do ripple_32bit_wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v(74)
#    Time: 100 ns  Iteration: 0  Instance: /ripple_carry_adder_32_bit_testbench
# Break in Module ripple_carry_adder_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v line 74
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
run -all
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 17:25:35 on Oct 01,2021, Elapsed time: 0:06:51
# Errors: 0, Warnings: 3
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_32_bit_testbench
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 17:25:43 on Oct 01,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
do ripple_32bit_wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v(78)
#    Time: 100 ns  Iteration: 0  Instance: /ripple_carry_adder_32_bit_testbench
# Break in Module ripple_carry_adder_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v line 78
quit -sim
# End time: 17:28:27 on Oct 01,2021, Elapsed time: 0:02:44
# Errors: 0, Warnings: 2
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v failed with 1 errors.
# 4 compiles, 1 failed with 1 error.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_32_bit_testbench
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 17:29:09 on Oct 01,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
quit -sim
# End time: 17:29:17 on Oct 01,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 3
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_32_bit_testbench
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 17:29:34 on Oct 01,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
do ripple_32bit_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_32bit_wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v(78)
#    Time: 100 ns  Iteration: 0  Instance: /ripple_carry_adder_32_bit_testbench
# Break in Module ripple_carry_adder_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v line 78
quit -sim
# End time: 17:32:31 on Oct 01,2021, Elapsed time: 0:02:57
# Errors: 0, Warnings: 2
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_32_bit_testbench
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 17:32:38 on Oct 01,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
do ripple_32bit_wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v(78)
#    Time: 100 ns  Iteration: 0  Instance: /ripple_carry_adder_32_bit_testbench
# Break in Module ripple_carry_adder_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v line 78
quit -sim
# End time: 17:34:13 on Oct 01,2021, Elapsed time: 0:01:35
# Errors: 0, Warnings: 2
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_32_bit_testbench
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 17:34:18 on Oct 01,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
do ripple_32bit_wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v(78)
#    Time: 100 ns  Iteration: 0  Instance: /ripple_carry_adder_32_bit_testbench
# Break in Module ripple_carry_adder_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder_32_bit_testbench.v line 78
# End time: 17:35:12 on Oct 01,2021, Elapsed time: 0:00:54
# Errors: 0, Warnings: 2
