Module: DW01_decode_width8, Ports: 264, Input: 8, Output: 256, Inout: 0
Module: DW01_decode_width8, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: Updating design information... (UID-85)
Warning: Design 'icebreaker_v1' contains 7 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
	iSoC/iCPU/iPC/pc_reg[30]/CK iSoC/iCPU/iPC/pc_reg[30]/Q iSoC/iCC_V1/U219/A iSoC/iCC_V1/U219/X iSoC/iCC_V1/U145/A2 iSoC/iCC_V1/U145/X iSoC/iCC_V1/U372/A1 iSoC/iCC_V1/U372/X iSoC/iCC_V1/U221/A1 iSoC/iCC_V1/U221/X iSoC/iCC_V1/U373/A iSoC/iCC_V1/U373/X iSoC/iCC_V1/U374/A iSoC/iCC_V1/U374/X iSoC/U162/A1 iSoC/U162/X 
Information: Timing loop detected. (OPT-150)
	iSoC/iCPU/iPC/pc_reg[29]/CK iSoC/iCPU/iPC/pc_reg[29]/Q iSoC/iCC_V1/U218/A iSoC/iCC_V1/U218/X iSoC/iCC_V1/U146/A2 iSoC/iCC_V1/U146/X iSoC/iCC_V1/U145/A3 iSoC/iCC_V1/U145/X iSoC/iCC_V1/U372/A1 iSoC/iCC_V1/U372/X iSoC/iCC_V1/U221/A1 iSoC/iCC_V1/U221/X iSoC/iCC_V1/U373/A iSoC/iCC_V1/U373/X iSoC/iCC_V1/U374/A iSoC/iCC_V1/U374/X iSoC/U162/A1 iSoC/U162/X 
Warning: Disabling timing arc between pins 'A1' and 'X' on cell 'iSoC/U162'
         to break a timing loop. (OPT-314)
 
****************************************
Report : qor
Design : icebreaker_v1
Version: X-2025.06
Date   : Tue Oct 14 00:35:47 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              45.00
  Critical Path Length:          1.79
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.25
  Total Hold Violation:      -9527.51
  No. of Hold Violations:    67975.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         38
  Hierarchical Port Count:       6111
  Leaf Cell Count:              56135
  Buf/Inv Cell Count:            5856
  Buf Cell Count:                 579
  Inv Cell Count:                5277
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     21050
  Sequential Cell Count:        35085
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2462.378359
  Noncombinational Area:  2599.246877
  Buf/Inv Area:            253.754634
  Total Buffer Area:           102.85
  Total Inverter Area:         150.90
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              5061.625236
  Design Area:            5061.625236


  Design Rules
  -----------------------------------
  Total Number of Nets:         57880
  Nets With Violations:          1210
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:         1210
  -----------------------------------


  Hostname: compute-hal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.09
  Logic Optimization:                 20.31
  Mapping Optimization:               36.50
  -----------------------------------------
  Overall Compile Time:              196.34
  Overall Compile Wall Clock Time:   205.64

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.25  TNS: 9527.51  Number of Violating Paths: 67975

  --------------------------------------------------------------------


1
