

================================================================
== Vivado HLS Report for 'test'
================================================================
* Date:           Sat Feb  8 03:26:03 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        test
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    16.908|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  172305|  172305|  172305|  172305|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  172171|  172171|       308|        168|          1|  1024|    yes   |
        +----------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 168, depth = 308


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 442
* Pipeline : 1
  Pipeline-0 : II = 168, D = 308, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	311  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	278  / true
278 --> 
	279  / true
279 --> 
	280  / true
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	297  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	300  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
	310  / true
310 --> 
	3  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	314  / true
314 --> 
	315  / true
315 --> 
	316  / true
316 --> 
	317  / true
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / true
320 --> 
	321  / true
321 --> 
	322  / true
322 --> 
	323  / true
323 --> 
	324  / true
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	331  / true
331 --> 
	332  / true
332 --> 
	333  / true
333 --> 
	334  / true
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	341  / true
341 --> 
	342  / true
342 --> 
	343  / true
343 --> 
	344  / true
344 --> 
	345  / true
345 --> 
	346  / true
346 --> 
	347  / true
347 --> 
	348  / true
348 --> 
	349  / true
349 --> 
	350  / true
350 --> 
	351  / true
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / true
355 --> 
	356  / true
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	359  / true
359 --> 
	360  / true
360 --> 
	361  / true
361 --> 
	362  / true
362 --> 
	363  / true
363 --> 
	364  / true
364 --> 
	365  / true
365 --> 
	366  / true
366 --> 
	367  / true
367 --> 
	368  / true
368 --> 
	369  / true
369 --> 
	370  / true
370 --> 
	371  / true
371 --> 
	372  / true
372 --> 
	373  / true
373 --> 
	374  / true
374 --> 
	375  / true
375 --> 
	376  / true
376 --> 
	377  / true
377 --> 
	378  / true
378 --> 
	379  / true
379 --> 
	380  / true
380 --> 
	381  / true
381 --> 
	382  / true
382 --> 
	383  / true
383 --> 
	384  / true
384 --> 
	385  / true
385 --> 
	386  / true
386 --> 
	387  / true
387 --> 
	388  / true
388 --> 
	389  / true
389 --> 
	390  / true
390 --> 
	391  / true
391 --> 
	392  / true
392 --> 
	393  / true
393 --> 
	394  / true
394 --> 
	395  / true
395 --> 
	396  / true
396 --> 
	397  / true
397 --> 
	398  / true
398 --> 
	399  / true
399 --> 
	400  / true
400 --> 
	401  / true
401 --> 
	402  / true
402 --> 
	403  / true
403 --> 
	404  / true
404 --> 
	405  / true
405 --> 
	406  / true
406 --> 
	407  / true
407 --> 
	408  / true
408 --> 
	409  / true
409 --> 
	410  / true
410 --> 
	411  / true
411 --> 
	412  / true
412 --> 
	413  / true
413 --> 
	414  / true
414 --> 
	415  / true
415 --> 
	416  / true
416 --> 
	417  / true
417 --> 
	418  / true
418 --> 
	419  / true
419 --> 
	420  / true
420 --> 
	421  / true
421 --> 
	422  / true
422 --> 
	423  / true
423 --> 
	424  / true
424 --> 
	425  / true
425 --> 
	426  / true
426 --> 
	427  / true
427 --> 
	428  / true
428 --> 
	429  / true
429 --> 
	430  / true
430 --> 
	431  / true
431 --> 
	432  / true
432 --> 
	433  / true
433 --> 
	434  / true
434 --> 
	435  / true
435 --> 
	436  / true
436 --> 
	437  / true
437 --> 
	438  / true
438 --> 
	439  / true
439 --> 
	440  / true
440 --> 
	441  / true
441 --> 
	442  / true
442 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 443 [1/1] (1.00ns)   --->   "%A_read = call i64 @_ssdm_op_Read.s_axilite.i64P(i64* %A)" [test_compute_unit:46]   --->   Operation 443 'read' 'A_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%tmp = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %A_read, i32 2, i32 63)" [test_compute_unit:47]   --->   Operation 444 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (1.00ns)   --->   "%B_read = call i64 @_ssdm_op_Read.s_axilite.i64P(i64* %B)" [test_compute_unit:47]   --->   Operation 445 'read' 'B_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %B_read, i32 2, i32 63)" [test_compute_unit:48]   --->   Operation 446 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (1.00ns)   --->   "%C_read = call i64 @_ssdm_op_Read.s_axilite.i64P(i64* %C)" [test_compute_unit:48]   --->   Operation 447 'read' 'C_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_2 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %C_read, i32 2, i32 63)" [test_compute_unit:49]   --->   Operation 448 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (1.00ns)   --->   "%D_read = call i64 @_ssdm_op_Read.s_axilite.i64P(i64* %D)" [test_compute_unit:49]   --->   Operation 449 'read' 'D_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %D_read, i32 2, i32 63)" [test_compute_unit:50]   --->   Operation 450 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (1.00ns)   --->   "%E_read = call i64 @_ssdm_op_Read.s_axilite.i64P(i64* %E)" [test_compute_unit:50]   --->   Operation 451 'read' 'E_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_4 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %E_read, i32 2, i32 63)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 452 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_11 = zext i62 %tmp_4 to i64" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 453 'zext' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 addrspace(1)* %gmem, i64 %tmp_11" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 454 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 addrspace(1)* %gmem), !map !17"   --->   Operation 455 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %A), !map !21"   --->   Operation 456 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %B), !map !25"   --->   Operation 457 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %C), !map !29"   --->   Operation 458 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %D), !map !33"   --->   Operation 459 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %E), !map !37"   --->   Operation 460 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @test_str)"   --->   Operation 461 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 addrspace(1)* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 128, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [test_compute_unit:62]   --->   Operation 462 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [test_compute_unit:63]   --->   Operation 463 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %A, i64* %B, i64* %C, i64* %D, i64* %E, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [test_compute_unit:64]   --->   Operation 464 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_cast = zext i62 %tmp to i63" [test_compute_unit:47]   --->   Operation 465 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i62 %tmp_1 to i63" [test_compute_unit:48]   --->   Operation 466 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i62 %tmp_2 to i63" [test_compute_unit:49]   --->   Operation 467 'zext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i62 %tmp_3 to i63" [test_compute_unit:50]   --->   Operation 468 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (7.30ns)   --->   "%p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4, i32 1024)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 469 'writereq' 'p_wr_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 470 [1/1] (0.65ns)   --->   "br label %1" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 470 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 471 [1/1] (0.00ns)   --->   "%i_0_reg2mem7_0_i_i = phi i11 [ 0, %0 ], [ %p_reg2mem_0_i_i, %2 ]" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 471 'phi' 'i_0_reg2mem7_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.94ns)   --->   "%exitcond = icmp eq i11 %i_0_reg2mem7_0_i_i, -1024" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 472 'icmp' 'exitcond' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 473 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.79ns)   --->   "%p_reg2mem_0_i_i = add i11 %i_0_reg2mem7_0_i_i, 1" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 474 'add' 'p_reg2mem_0_i_i' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 475 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %__AESL_call_work_item_NA2.exit, label %2" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 475 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i11 %i_0_reg2mem7_0_i_i to i63" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 476 'zext' 'tmp_6_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (1.08ns)   --->   "%arg_C_i_0_sum = add i63 %tmp_6_cast, %tmp_2_cast" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 477 'add' 'arg_C_i_0_sum' <Predicate = (!exitcond)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "%arg_C_i_0_sum_cast = zext i63 %arg_C_i_0_sum to i64" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 478 'zext' 'arg_C_i_0_sum_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 479 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr inbounds i32 addrspace(1)* %gmem, i64 %arg_C_i_0_sum_cast, !xcl.port !3" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 479 'getelementptr' 'gmem_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (1.08ns)   --->   "%arg_D_i_0_sum = add i63 %tmp_6_cast, %tmp_3_cast" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 480 'add' 'arg_D_i_0_sum' <Predicate = (!exitcond)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 481 [1/1] (0.00ns)   --->   "%arg_D_i_0_sum_cast = zext i63 %arg_D_i_0_sum to i64" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 481 'zext' 'arg_D_i_0_sum_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr inbounds i32 addrspace(1)* %gmem, i64 %arg_D_i_0_sum_cast, !xcl.port !3" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 482 'getelementptr' 'gmem_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 483 [134/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 483 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 484 [133/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 484 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 485 [134/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 485 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 486 [132/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 486 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 487 [133/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 487 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 488 [131/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 488 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 489 [132/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 489 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 490 [130/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 490 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 491 [131/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 491 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 492 [129/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 492 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 493 [130/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 493 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 494 [128/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 494 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 495 [129/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 495 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 496 [127/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 496 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 497 [128/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 497 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 498 [126/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 498 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 499 [127/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 499 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 500 [125/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 500 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 501 [126/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 501 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 502 [124/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 502 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 503 [125/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 503 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 504 [123/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 504 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 505 [124/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 505 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 506 [122/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 506 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 507 [123/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 507 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 508 [121/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 508 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 509 [122/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 509 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 510 [120/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 510 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 511 [121/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 511 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 512 [119/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 512 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 513 [120/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 513 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 514 [118/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 514 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 515 [119/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 515 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 516 [117/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 516 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 517 [118/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 517 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 518 [116/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 518 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 519 [117/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 519 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 520 [115/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 520 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 521 [116/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 521 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 522 [114/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 522 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 523 [115/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 523 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 524 [113/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 524 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 525 [114/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 525 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 526 [112/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 526 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 527 [113/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 527 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 528 [111/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 528 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 529 [112/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 529 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 530 [110/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 530 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 531 [111/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 531 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 532 [109/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 532 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 533 [110/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 533 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 534 [108/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 534 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 535 [109/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 535 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 536 [107/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 536 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 537 [108/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 537 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 538 [106/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 538 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 539 [107/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 539 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 540 [105/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 540 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 541 [106/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 541 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 542 [104/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 542 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 543 [105/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 543 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 544 [103/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 544 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 545 [104/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 545 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 546 [102/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 546 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 547 [103/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 547 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 548 [101/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 548 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 549 [102/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 549 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 550 [100/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 550 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 551 [101/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 551 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 552 [99/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 552 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 553 [100/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 553 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 554 [98/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 554 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 555 [99/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 555 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 556 [97/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 556 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 557 [98/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 557 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 558 [96/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 558 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 559 [97/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 559 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 560 [95/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 560 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 561 [96/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 561 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 562 [94/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 562 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 563 [95/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 563 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 564 [93/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 564 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 565 [94/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 565 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 566 [92/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 566 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 567 [93/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 567 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 568 [91/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 568 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 569 [92/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 569 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 570 [90/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 570 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 571 [91/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 571 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 572 [89/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 572 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 573 [90/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 573 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 574 [88/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 574 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 575 [89/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 575 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 576 [87/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 576 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 577 [88/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 577 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 578 [86/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 578 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 579 [87/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 579 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 580 [85/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 580 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 581 [86/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 581 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 582 [84/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 582 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 583 [85/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 583 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 584 [83/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 584 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 585 [84/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 585 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 586 [82/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 586 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 587 [83/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 587 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 588 [81/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 588 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 589 [82/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 589 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 590 [80/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 590 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 591 [81/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 591 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 592 [79/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 592 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 593 [80/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 593 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 594 [78/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 594 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 595 [79/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 595 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 596 [77/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 596 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 597 [78/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 597 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 598 [76/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 598 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 599 [77/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 599 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 600 [75/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 600 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 601 [76/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 601 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 602 [74/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 602 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 603 [75/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 603 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 604 [73/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 604 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 605 [74/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 605 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 606 [72/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 606 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 607 [73/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 607 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 608 [71/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 608 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 609 [72/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 609 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 610 [70/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 610 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 611 [71/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 611 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 612 [69/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 612 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 613 [70/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 613 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 614 [68/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 614 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 615 [69/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 615 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 616 [67/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 616 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 617 [68/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 617 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 618 [66/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 618 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 619 [67/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 619 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 620 [65/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 620 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 621 [66/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 621 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 622 [64/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 622 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 623 [65/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 623 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 624 [63/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 624 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 625 [64/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 625 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 626 [62/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 626 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 627 [63/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 627 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 628 [61/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 628 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 629 [62/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 629 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : Operation 630 [60/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 630 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 631 [61/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 631 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 7.30>
ST_79 : Operation 632 [59/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 632 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 633 [60/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 633 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 634 [58/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 634 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 635 [59/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 635 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 636 [57/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 636 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 637 [58/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 637 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 638 [56/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 638 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 639 [57/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 639 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 640 [55/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 640 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 641 [56/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 641 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 7.30>
ST_84 : Operation 642 [54/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 642 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 643 [55/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 643 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 7.30>
ST_85 : Operation 644 [53/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 644 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 645 [54/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 645 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 7.30>
ST_86 : Operation 646 [52/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 646 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 647 [53/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 647 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 7.30>
ST_87 : Operation 648 [51/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 648 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 649 [52/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 649 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 7.30>
ST_88 : Operation 650 [50/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 650 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 651 [51/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 651 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 7.30>
ST_89 : Operation 652 [49/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 652 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 653 [50/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 653 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 7.30>
ST_90 : Operation 654 [48/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 654 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 655 [49/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 655 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 7.30>
ST_91 : Operation 656 [47/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 656 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 657 [48/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 657 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 7.30>
ST_92 : Operation 658 [46/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 658 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 659 [47/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 659 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 7.30>
ST_93 : Operation 660 [45/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 660 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 661 [46/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 661 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 7.30>
ST_94 : Operation 662 [44/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 662 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 663 [45/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 663 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 7.30>
ST_95 : Operation 664 [43/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 664 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 665 [44/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 665 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 7.30>
ST_96 : Operation 666 [42/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 666 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 667 [43/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 667 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 7.30>
ST_97 : Operation 668 [41/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 668 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 669 [42/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 669 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 7.30>
ST_98 : Operation 670 [40/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 670 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 671 [41/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 671 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 7.30>
ST_99 : Operation 672 [39/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 672 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 673 [40/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 673 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 7.30>
ST_100 : Operation 674 [38/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 674 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 675 [39/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 675 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 7.30>
ST_101 : Operation 676 [37/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 676 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 677 [38/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 677 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 7.30>
ST_102 : Operation 678 [36/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 678 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 679 [37/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 679 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 7.30>
ST_103 : Operation 680 [35/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 680 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 681 [36/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 681 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 7.30>
ST_104 : Operation 682 [34/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 682 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 683 [35/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 683 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 7.30>
ST_105 : Operation 684 [33/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 684 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 685 [34/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 685 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 7.30>
ST_106 : Operation 686 [32/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 686 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 687 [33/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 687 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 7.30>
ST_107 : Operation 688 [31/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 688 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 689 [32/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 689 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 7.30>
ST_108 : Operation 690 [30/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 690 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 691 [31/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 691 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 7.30>
ST_109 : Operation 692 [29/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 692 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 693 [30/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 693 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 7.30>
ST_110 : Operation 694 [28/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 694 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 695 [29/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 695 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 7.30>
ST_111 : Operation 696 [27/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 696 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 697 [28/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 697 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 7.30>
ST_112 : Operation 698 [26/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 698 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 699 [27/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 699 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 7.30>
ST_113 : Operation 700 [25/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 700 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 701 [26/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 701 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 7.30>
ST_114 : Operation 702 [24/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 702 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 703 [25/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 703 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 7.30>
ST_115 : Operation 704 [23/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 704 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 705 [24/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 705 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 7.30>
ST_116 : Operation 706 [22/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 706 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 707 [23/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 707 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 7.30>
ST_117 : Operation 708 [21/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 708 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 709 [22/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 709 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 7.30>
ST_118 : Operation 710 [20/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 710 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 711 [21/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 711 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 7.30>
ST_119 : Operation 712 [19/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 712 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 713 [20/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 713 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 7.30>
ST_120 : Operation 714 [18/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 714 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 715 [19/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 715 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 7.30>
ST_121 : Operation 716 [17/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 716 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 717 [18/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 717 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 7.30>
ST_122 : Operation 718 [16/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 718 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 719 [17/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 719 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 7.30>
ST_123 : Operation 720 [15/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 720 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 721 [16/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 721 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 7.30>
ST_124 : Operation 722 [14/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 722 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 723 [15/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 723 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 7.30>
ST_125 : Operation 724 [13/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 724 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 725 [14/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 725 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 7.30>
ST_126 : Operation 726 [12/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 726 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 727 [13/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 727 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 7.30>
ST_127 : Operation 728 [11/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 728 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 729 [12/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 729 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 7.30>
ST_128 : Operation 730 [10/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 730 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 731 [11/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 731 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 7.30>
ST_129 : Operation 732 [9/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 732 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 733 [10/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 733 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 129> <Delay = 7.30>
ST_130 : Operation 734 [8/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 734 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 735 [9/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 735 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 7.30>
ST_131 : Operation 736 [7/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 736 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 737 [8/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 737 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 7.30>
ST_132 : Operation 738 [6/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 738 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 739 [7/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 739 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 7.30>
ST_133 : Operation 740 [5/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 740 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 741 [6/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 741 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 7.30>
ST_134 : Operation 742 [4/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 742 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 743 [5/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 743 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 7.30>
ST_135 : Operation 744 [3/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 744 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 745 [4/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 745 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 7.30>
ST_136 : Operation 746 [2/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 746 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 747 [3/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 747 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 7.30>
ST_137 : Operation 748 [1/134] (7.30ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 748 'readreq' 'gmem_load_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 749 [2/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 749 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 12.4>
ST_138 : Operation 750 [1/1] (7.30ns)   --->   "%gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32 addrspace(1)* %gmem_addr)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 750 'read' 'gmem_addr_read' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 751 [4/4] (5.19ns)   --->   "%tmp_7 = uitofp i32 %gmem_addr_read to float" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 751 'uitofp' 'tmp_7' <Predicate = (!exitcond)> <Delay = 5.19> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_138 : Operation 752 [1/134] (7.30ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 752 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 138> <Delay = 7.30>
ST_139 : Operation 753 [3/4] (5.19ns)   --->   "%tmp_7 = uitofp i32 %gmem_addr_read to float" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 753 'uitofp' 'tmp_7' <Predicate = (!exitcond)> <Delay = 5.19> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_139 : Operation 754 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 754 'read' 'gmem_addr_1_read' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 5.19>
ST_140 : Operation 755 [2/4] (5.19ns)   --->   "%tmp_7 = uitofp i32 %gmem_addr_read to float" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 755 'uitofp' 'tmp_7' <Predicate = (!exitcond)> <Delay = 5.19> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_140 : Operation 756 [4/4] (5.19ns)   --->   "%tmp_s = uitofp i32 %gmem_addr_1_read to float" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 756 'uitofp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 5.19> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 141 <SV = 140> <Delay = 12.1>
ST_141 : Operation 757 [1/4] (5.19ns)   --->   "%tmp_7 = uitofp i32 %gmem_addr_read to float" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 757 'uitofp' 'tmp_7' <Predicate = (!exitcond)> <Delay = 5.19> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_141 : Operation 758 [3/3] (6.98ns)   --->   "%tmp_8 = fmul float %tmp_7, 3.500000e+00" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 758 'fmul' 'tmp_8' <Predicate = (!exitcond)> <Delay = 6.98> <Core = "FMul_fulldsp">   --->   Core 127 'FMul_fulldsp' <Latency = 2> <II = 1> <Delay = 6.98> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 759 [3/4] (5.19ns)   --->   "%tmp_s = uitofp i32 %gmem_addr_1_read to float" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 759 'uitofp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 5.19> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 142 <SV = 141> <Delay = 6.98>
ST_142 : Operation 760 [2/3] (6.98ns)   --->   "%tmp_8 = fmul float %tmp_7, 3.500000e+00" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 760 'fmul' 'tmp_8' <Predicate = (!exitcond)> <Delay = 6.98> <Core = "FMul_fulldsp">   --->   Core 127 'FMul_fulldsp' <Latency = 2> <II = 1> <Delay = 6.98> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 761 [2/4] (5.19ns)   --->   "%tmp_s = uitofp i32 %gmem_addr_1_read to float" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 761 'uitofp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 5.19> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 143 <SV = 142> <Delay = 14.0>
ST_143 : Operation 762 [1/3] (6.98ns)   --->   "%tmp_8 = fmul float %tmp_7, 3.500000e+00" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 762 'fmul' 'tmp_8' <Predicate = (!exitcond)> <Delay = 6.98> <Core = "FMul_fulldsp">   --->   Core 127 'FMul_fulldsp' <Latency = 2> <II = 1> <Delay = 6.98> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 763 [9/9] (7.05ns)   --->   "%tmp_9 = fdiv float %tmp_8, 0x40059999A0000000, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 763 'fdiv' 'tmp_9' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 764 [1/4] (5.19ns)   --->   "%tmp_s = uitofp i32 %gmem_addr_1_read to float" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 764 'uitofp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 5.19> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.05>
ST_144 : Operation 765 [8/9] (7.05ns)   --->   "%tmp_9 = fdiv float %tmp_8, 0x40059999A0000000, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 765 'fdiv' 'tmp_9' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.05>
ST_145 : Operation 766 [7/9] (7.05ns)   --->   "%tmp_9 = fdiv float %tmp_8, 0x40059999A0000000, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 766 'fdiv' 'tmp_9' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.05>
ST_146 : Operation 767 [6/9] (7.05ns)   --->   "%tmp_9 = fdiv float %tmp_8, 0x40059999A0000000, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 767 'fdiv' 'tmp_9' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.05>
ST_147 : Operation 768 [5/9] (7.05ns)   --->   "%tmp_9 = fdiv float %tmp_8, 0x40059999A0000000, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 768 'fdiv' 'tmp_9' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.05>
ST_148 : Operation 769 [4/9] (7.05ns)   --->   "%tmp_9 = fdiv float %tmp_8, 0x40059999A0000000, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 769 'fdiv' 'tmp_9' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.05>
ST_149 : Operation 770 [3/9] (7.05ns)   --->   "%tmp_9 = fdiv float %tmp_8, 0x40059999A0000000, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 770 'fdiv' 'tmp_9' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.05>
ST_150 : Operation 771 [2/9] (7.05ns)   --->   "%tmp_9 = fdiv float %tmp_8, 0x40059999A0000000, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 771 'fdiv' 'tmp_9' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 14.0>
ST_151 : Operation 772 [1/9] (7.05ns)   --->   "%tmp_9 = fdiv float %tmp_8, 0x40059999A0000000, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 772 'fdiv' 'tmp_9' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 773 [3/3] (6.98ns)   --->   "%x_assign = fmul float %tmp_9, 5.500000e+00" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 773 'fmul' 'x_assign' <Predicate = (!exitcond)> <Delay = 6.98> <Core = "FMul_fulldsp">   --->   Core 127 'FMul_fulldsp' <Latency = 2> <II = 1> <Delay = 6.98> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 6.98>
ST_152 : Operation 774 [2/3] (6.98ns)   --->   "%x_assign = fmul float %tmp_9, 5.500000e+00" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 774 'fmul' 'x_assign' <Predicate = (!exitcond)> <Delay = 6.98> <Core = "FMul_fulldsp">   --->   Core 127 'FMul_fulldsp' <Latency = 2> <II = 1> <Delay = 6.98> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 14.0>
ST_153 : Operation 775 [1/3] (6.98ns)   --->   "%x_assign = fmul float %tmp_9, 5.500000e+00" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10]   --->   Operation 775 'fmul' 'x_assign' <Predicate = (!exitcond)> <Delay = 6.98> <Core = "FMul_fulldsp">   --->   Core 127 'FMul_fulldsp' <Latency = 2> <II = 1> <Delay = 6.98> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 776 [9/9] (7.05ns)   --->   "%tmp_6 = fdiv float %tmp_s, %x_assign, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 776 'fdiv' 'tmp_6' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.05>
ST_154 : Operation 777 [8/9] (7.05ns)   --->   "%tmp_6 = fdiv float %tmp_s, %x_assign, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 777 'fdiv' 'tmp_6' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 778 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:273->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 778 'bitcast' 'p_Val2_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_154 : Operation 779 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:280->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 779 'partselect' 'loc_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_154 : Operation 780 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i32 %p_Val2_s to i23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:281->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 780 'trunc' 'loc_V_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_154 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_19_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_1, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 781 'bitconcatenate' 'tmp_19_i_i_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_154 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node arg_A_i_0_sum)   --->   "%tmp_19_i_i_i_cast4 = zext i25 %tmp_19_i_i_i to i79" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 782 'zext' 'tmp_19_i_i_i_cast4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_154 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast3 = zext i8 %loc_V to i9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 783 'zext' 'tmp_i_i_i_i_cast3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_154 : Operation 784 [1/1] (0.76ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast3" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 784 'add' 'sh_assign' <Predicate = (!exitcond)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 785 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 785 'bitselect' 'isNeg' <Predicate = (!exitcond)> <Delay = 0.00>
ST_154 : Operation 786 [1/1] (0.76ns)   --->   "%tmp_20_i_i_i = sub i8 127, %loc_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 786 'sub' 'tmp_20_i_i_i' <Predicate = (!exitcond)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_20_i_i_i_cast = sext i8 %tmp_20_i_i_i to i9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 787 'sext' 'tmp_20_i_i_i_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_154 : Operation 788 [1/1] (0.39ns)   --->   "%sh_assign_1 = select i1 %isNeg, i9 %tmp_20_i_i_i_cast, i9 %sh_assign" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 788 'select' 'sh_assign_1' <Predicate = (!exitcond)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node arg_A_i_0_sum)   --->   "%sh_assign_1_cast = sext i9 %sh_assign_1 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 789 'sext' 'sh_assign_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_154 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node arg_A_i_0_sum)   --->   "%sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 790 'sext' 'sh_assign_1_cast_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_154 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node arg_A_i_0_sum)   --->   "%tmp_21_i_i_i = zext i32 %sh_assign_1_cast to i79" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 791 'zext' 'tmp_21_i_i_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_154 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node arg_A_i_0_sum)   --->   "%tmp_22_i_i_i = lshr i25 %tmp_19_i_i_i, %sh_assign_1_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 792 'lshr' 'tmp_22_i_i_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node arg_A_i_0_sum)   --->   "%tmp_23_i_i_i = shl i79 %tmp_19_i_i_i_cast4, %tmp_21_i_i_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 793 'shl' 'tmp_23_i_i_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node arg_A_i_0_sum)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_22_i_i_i, i32 24)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 794 'bitselect' 'tmp_21' <Predicate = (!exitcond)> <Delay = 0.00>
ST_154 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node arg_A_i_0_sum)   --->   "%tmp_12 = zext i1 %tmp_21 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 795 'zext' 'tmp_12' <Predicate = (!exitcond)> <Delay = 0.00>
ST_154 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node arg_A_i_0_sum)   --->   "%tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_23_i_i_i, i32 24, i32 55)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 796 'partselect' 'tmp_14' <Predicate = (!exitcond)> <Delay = 0.00>
ST_154 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node arg_A_i_0_sum)   --->   "%p_Val2_3 = select i1 %isNeg, i32 %tmp_12, i32 %tmp_14" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 797 'select' 'p_Val2_3' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node arg_A_i_0_sum)   --->   "%tmp_12_cast = zext i32 %p_Val2_3 to i63" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 798 'zext' 'tmp_12_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_154 : Operation 799 [1/1] (1.38ns) (out node of the LUT)   --->   "%arg_A_i_0_sum = add i63 %tmp_12_cast, %tmp_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 799 'add' 'arg_A_i_0_sum' <Predicate = (!exitcond)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 800 [1/1] (0.00ns)   --->   "%arg_A_i_0_sum_cast = zext i63 %arg_A_i_0_sum to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 800 'zext' 'arg_A_i_0_sum_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_154 : Operation 801 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 addrspace(1)* %gmem, i64 %arg_A_i_0_sum_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 801 'getelementptr' 'gmem_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>

State 155 <SV = 154> <Delay = 7.30>
ST_155 : Operation 802 [7/9] (7.05ns)   --->   "%tmp_6 = fdiv float %tmp_s, %x_assign, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 802 'fdiv' 'tmp_6' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 803 [134/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 803 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 155> <Delay = 7.30>
ST_156 : Operation 804 [6/9] (7.05ns)   --->   "%tmp_6 = fdiv float %tmp_s, %x_assign, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 804 'fdiv' 'tmp_6' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 805 [133/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 805 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 156> <Delay = 7.30>
ST_157 : Operation 806 [5/9] (7.05ns)   --->   "%tmp_6 = fdiv float %tmp_s, %x_assign, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 806 'fdiv' 'tmp_6' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 807 [132/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 807 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 157> <Delay = 7.30>
ST_158 : Operation 808 [4/9] (7.05ns)   --->   "%tmp_6 = fdiv float %tmp_s, %x_assign, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 808 'fdiv' 'tmp_6' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 809 [131/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 809 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 158> <Delay = 7.30>
ST_159 : Operation 810 [3/9] (7.05ns)   --->   "%tmp_6 = fdiv float %tmp_s, %x_assign, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 810 'fdiv' 'tmp_6' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 811 [130/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 811 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 159> <Delay = 7.30>
ST_160 : Operation 812 [2/9] (7.05ns)   --->   "%tmp_6 = fdiv float %tmp_s, %x_assign, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 812 'fdiv' 'tmp_6' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 813 [129/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 813 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 160> <Delay = 14.0>
ST_161 : Operation 814 [1/9] (7.05ns)   --->   "%tmp_6 = fdiv float %tmp_s, %x_assign, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 814 'fdiv' 'tmp_6' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 815 [3/3] (6.98ns)   --->   "%tmp_10 = fmul float %tmp_6, 0x40059999A0000000" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 815 'fmul' 'tmp_10' <Predicate = (!exitcond)> <Delay = 6.98> <Core = "FMul_fulldsp">   --->   Core 127 'FMul_fulldsp' <Latency = 2> <II = 1> <Delay = 6.98> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 816 [128/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 816 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 161> <Delay = 7.30>
ST_162 : Operation 817 [2/3] (6.98ns)   --->   "%tmp_10 = fmul float %tmp_6, 0x40059999A0000000" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 817 'fmul' 'tmp_10' <Predicate = (!exitcond)> <Delay = 6.98> <Core = "FMul_fulldsp">   --->   Core 127 'FMul_fulldsp' <Latency = 2> <II = 1> <Delay = 6.98> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 818 [127/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 818 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 162> <Delay = 14.0>
ST_163 : Operation 819 [1/3] (6.98ns)   --->   "%tmp_10 = fmul float %tmp_6, 0x40059999A0000000" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 819 'fmul' 'tmp_10' <Predicate = (!exitcond)> <Delay = 6.98> <Core = "FMul_fulldsp">   --->   Core 127 'FMul_fulldsp' <Latency = 2> <II = 1> <Delay = 6.98> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 820 [9/9] (7.05ns)   --->   "%x_assign_1 = fdiv float %tmp_10, 5.500000e+00, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 820 'fdiv' 'x_assign_1' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 821 [126/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 821 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 163> <Delay = 7.30>
ST_164 : Operation 822 [8/9] (7.05ns)   --->   "%x_assign_1 = fdiv float %tmp_10, 5.500000e+00, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 822 'fdiv' 'x_assign_1' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 823 [125/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 823 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 164> <Delay = 7.30>
ST_165 : Operation 824 [7/9] (7.05ns)   --->   "%x_assign_1 = fdiv float %tmp_10, 5.500000e+00, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 824 'fdiv' 'x_assign_1' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 825 [124/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 825 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 165> <Delay = 7.30>
ST_166 : Operation 826 [6/9] (7.05ns)   --->   "%x_assign_1 = fdiv float %tmp_10, 5.500000e+00, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 826 'fdiv' 'x_assign_1' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 827 [123/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 827 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 166> <Delay = 7.30>
ST_167 : Operation 828 [5/9] (7.05ns)   --->   "%x_assign_1 = fdiv float %tmp_10, 5.500000e+00, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 828 'fdiv' 'x_assign_1' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 829 [122/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 829 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 167> <Delay = 7.30>
ST_168 : Operation 830 [4/9] (7.05ns)   --->   "%x_assign_1 = fdiv float %tmp_10, 5.500000e+00, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 830 'fdiv' 'x_assign_1' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 831 [121/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 831 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 168> <Delay = 7.30>
ST_169 : Operation 832 [3/9] (7.05ns)   --->   "%x_assign_1 = fdiv float %tmp_10, 5.500000e+00, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 832 'fdiv' 'x_assign_1' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 833 [120/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 833 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 169> <Delay = 7.30>
ST_170 : Operation 834 [2/9] (7.05ns)   --->   "%x_assign_1 = fdiv float %tmp_10, 5.500000e+00, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 834 'fdiv' 'x_assign_1' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 835 [119/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 835 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 170> <Delay = 16.9>
ST_171 : Operation 836 [1/9] (7.05ns)   --->   "%x_assign_1 = fdiv float %tmp_10, 5.500000e+00, !fpmath !41" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11]   --->   Operation 836 'fdiv' 'x_assign_1' <Predicate = (!exitcond)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 837 [118/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 837 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 838 [1/1] (0.00ns)   --->   "%p_Val2_4 = bitcast float %x_assign_1 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:273->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 838 'bitcast' 'p_Val2_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_171 : Operation 839 [1/1] (0.00ns)   --->   "%loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 23, i32 30) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:280->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 839 'partselect' 'loc_V_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_171 : Operation 840 [1/1] (0.00ns)   --->   "%loc_V_3 = trunc i32 %p_Val2_4 to i23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:281->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 840 'trunc' 'loc_V_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_171 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_19_i_i_i1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_3, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 841 'bitconcatenate' 'tmp_19_i_i_i1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_171 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node arg_B_i_0_sum)   --->   "%tmp_19_i_i_i1_cast2 = zext i25 %tmp_19_i_i_i1 to i79" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 842 'zext' 'tmp_19_i_i_i1_cast2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_171 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i1_cast1 = zext i8 %loc_V_2 to i9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 843 'zext' 'tmp_i_i_i_i1_cast1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_171 : Operation 844 [1/1] (0.76ns)   --->   "%sh_assign_2 = add i9 -127, %tmp_i_i_i_i1_cast1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 844 'add' 'sh_assign_2' <Predicate = (!exitcond)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 845 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 845 'bitselect' 'isNeg_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_171 : Operation 846 [1/1] (0.76ns)   --->   "%tmp_20_i_i_i1 = sub i8 127, %loc_V_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 846 'sub' 'tmp_20_i_i_i1' <Predicate = (!exitcond)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_20_i_i_i1_cast = sext i8 %tmp_20_i_i_i1 to i9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 847 'sext' 'tmp_20_i_i_i1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_171 : Operation 848 [1/1] (0.39ns)   --->   "%sh_assign_3 = select i1 %isNeg_1, i9 %tmp_20_i_i_i1_cast, i9 %sh_assign_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 848 'select' 'sh_assign_3' <Predicate = (!exitcond)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node arg_B_i_0_sum)   --->   "%sh_assign_3_cast = sext i9 %sh_assign_3 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 849 'sext' 'sh_assign_3_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_171 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node arg_B_i_0_sum)   --->   "%sh_assign_3_cast_cast = sext i9 %sh_assign_3 to i25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 850 'sext' 'sh_assign_3_cast_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_171 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node arg_B_i_0_sum)   --->   "%tmp_21_i_i_i1 = zext i32 %sh_assign_3_cast to i79" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 851 'zext' 'tmp_21_i_i_i1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_171 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node arg_B_i_0_sum)   --->   "%tmp_22_i_i_i1 = lshr i25 %tmp_19_i_i_i1, %sh_assign_3_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 852 'lshr' 'tmp_22_i_i_i1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node arg_B_i_0_sum)   --->   "%tmp_23_i_i_i1 = shl i79 %tmp_19_i_i_i1_cast2, %tmp_21_i_i_i1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 853 'shl' 'tmp_23_i_i_i1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node arg_B_i_0_sum)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_22_i_i_i1, i32 24)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 854 'bitselect' 'tmp_24' <Predicate = (!exitcond)> <Delay = 0.00>
ST_171 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node arg_B_i_0_sum)   --->   "%tmp_17 = zext i1 %tmp_24 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 855 'zext' 'tmp_17' <Predicate = (!exitcond)> <Delay = 0.00>
ST_171 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node arg_B_i_0_sum)   --->   "%tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_23_i_i_i1, i32 24, i32 55)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 856 'partselect' 'tmp_18' <Predicate = (!exitcond)> <Delay = 0.00>
ST_171 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node arg_B_i_0_sum)   --->   "%p_Val2_7 = select i1 %isNeg_1, i32 %tmp_17, i32 %tmp_18" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 857 'select' 'p_Val2_7' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node arg_B_i_0_sum)   --->   "%tmp_14_cast = zext i32 %p_Val2_7 to i63" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 858 'zext' 'tmp_14_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_171 : Operation 859 [1/1] (1.38ns) (out node of the LUT)   --->   "%arg_B_i_0_sum = add i63 %tmp_14_cast, %tmp_1_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 859 'add' 'arg_B_i_0_sum' <Predicate = (!exitcond)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 860 [1/1] (0.00ns)   --->   "%arg_B_i_0_sum_cast = zext i63 %arg_B_i_0_sum to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 860 'zext' 'arg_B_i_0_sum_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_171 : Operation 861 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 addrspace(1)* %gmem, i64 %arg_B_i_0_sum_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 861 'getelementptr' 'gmem_addr_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_171 : Operation 862 [134/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 862 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 171> <Delay = 7.30>
ST_172 : Operation 863 [117/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 863 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 864 [133/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 864 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 172> <Delay = 7.30>
ST_173 : Operation 865 [116/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 865 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 866 [132/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 866 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 173> <Delay = 7.30>
ST_174 : Operation 867 [115/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 867 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 868 [131/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 868 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 174> <Delay = 7.30>
ST_175 : Operation 869 [114/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 869 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 870 [130/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 870 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 175> <Delay = 7.30>
ST_176 : Operation 871 [113/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 871 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 872 [129/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 872 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 176> <Delay = 7.30>
ST_177 : Operation 873 [112/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 873 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 874 [128/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 874 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 177> <Delay = 7.30>
ST_178 : Operation 875 [111/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 875 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 876 [127/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 876 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 178> <Delay = 7.30>
ST_179 : Operation 877 [110/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 877 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 878 [126/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 878 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 179> <Delay = 7.30>
ST_180 : Operation 879 [109/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 879 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 880 [125/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 880 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 180> <Delay = 7.30>
ST_181 : Operation 881 [108/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 881 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 882 [124/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 882 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 181> <Delay = 7.30>
ST_182 : Operation 883 [107/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 883 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 884 [123/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 884 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 182> <Delay = 7.30>
ST_183 : Operation 885 [106/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 885 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 886 [122/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 886 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 184 <SV = 183> <Delay = 7.30>
ST_184 : Operation 887 [105/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 887 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 888 [121/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 888 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 184> <Delay = 7.30>
ST_185 : Operation 889 [104/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 889 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 890 [120/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 890 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 185> <Delay = 7.30>
ST_186 : Operation 891 [103/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 891 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 892 [119/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 892 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 186> <Delay = 7.30>
ST_187 : Operation 893 [102/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 893 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 894 [118/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 894 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 187> <Delay = 7.30>
ST_188 : Operation 895 [101/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 895 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 896 [117/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 896 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 189 <SV = 188> <Delay = 7.30>
ST_189 : Operation 897 [100/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 897 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 898 [116/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 898 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 190 <SV = 189> <Delay = 7.30>
ST_190 : Operation 899 [99/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 899 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 900 [115/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 900 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 190> <Delay = 7.30>
ST_191 : Operation 901 [98/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 901 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 902 [114/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 902 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 191> <Delay = 7.30>
ST_192 : Operation 903 [97/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 903 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 904 [113/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 904 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 192> <Delay = 7.30>
ST_193 : Operation 905 [96/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 905 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 906 [112/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 906 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 193> <Delay = 7.30>
ST_194 : Operation 907 [95/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 907 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 908 [111/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 908 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 194> <Delay = 7.30>
ST_195 : Operation 909 [94/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 909 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 910 [110/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 910 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 195> <Delay = 7.30>
ST_196 : Operation 911 [93/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 911 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 912 [109/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 912 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 196> <Delay = 7.30>
ST_197 : Operation 913 [92/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 913 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 914 [108/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 914 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 197> <Delay = 7.30>
ST_198 : Operation 915 [91/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 915 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 916 [107/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 916 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 198> <Delay = 7.30>
ST_199 : Operation 917 [90/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 917 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 918 [106/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 918 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 199> <Delay = 7.30>
ST_200 : Operation 919 [89/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 919 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 920 [105/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 920 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 200> <Delay = 7.30>
ST_201 : Operation 921 [88/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 921 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 922 [104/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 922 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 201> <Delay = 7.30>
ST_202 : Operation 923 [87/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 923 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 924 [103/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 924 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 202> <Delay = 7.30>
ST_203 : Operation 925 [86/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 925 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 926 [102/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 926 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 203> <Delay = 7.30>
ST_204 : Operation 927 [85/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 927 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 928 [101/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 928 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 204> <Delay = 7.30>
ST_205 : Operation 929 [84/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 929 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 930 [100/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 930 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 205> <Delay = 7.30>
ST_206 : Operation 931 [83/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 931 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_206 : Operation 932 [99/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 932 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 206> <Delay = 7.30>
ST_207 : Operation 933 [82/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 933 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_207 : Operation 934 [98/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 934 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 207> <Delay = 7.30>
ST_208 : Operation 935 [81/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 935 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_208 : Operation 936 [97/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 936 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 208> <Delay = 7.30>
ST_209 : Operation 937 [80/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 937 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_209 : Operation 938 [96/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 938 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 209> <Delay = 7.30>
ST_210 : Operation 939 [79/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 939 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_210 : Operation 940 [95/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 940 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 210> <Delay = 7.30>
ST_211 : Operation 941 [78/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 941 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_211 : Operation 942 [94/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 942 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 211> <Delay = 7.30>
ST_212 : Operation 943 [77/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 943 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_212 : Operation 944 [93/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 944 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 213 <SV = 212> <Delay = 7.30>
ST_213 : Operation 945 [76/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 945 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_213 : Operation 946 [92/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 946 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 214 <SV = 213> <Delay = 7.30>
ST_214 : Operation 947 [75/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 947 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_214 : Operation 948 [91/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 948 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 215 <SV = 214> <Delay = 7.30>
ST_215 : Operation 949 [74/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 949 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_215 : Operation 950 [90/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 950 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 216 <SV = 215> <Delay = 7.30>
ST_216 : Operation 951 [73/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 951 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_216 : Operation 952 [89/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 952 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 216> <Delay = 7.30>
ST_217 : Operation 953 [72/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 953 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_217 : Operation 954 [88/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 954 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 218 <SV = 217> <Delay = 7.30>
ST_218 : Operation 955 [71/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 955 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_218 : Operation 956 [87/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 956 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 219 <SV = 218> <Delay = 7.30>
ST_219 : Operation 957 [70/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 957 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_219 : Operation 958 [86/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 958 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 220 <SV = 219> <Delay = 7.30>
ST_220 : Operation 959 [69/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 959 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_220 : Operation 960 [85/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 960 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 220> <Delay = 7.30>
ST_221 : Operation 961 [68/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 961 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_221 : Operation 962 [84/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 962 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 221> <Delay = 7.30>
ST_222 : Operation 963 [67/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 963 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_222 : Operation 964 [83/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 964 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 223 <SV = 222> <Delay = 7.30>
ST_223 : Operation 965 [66/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 965 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_223 : Operation 966 [82/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 966 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 223> <Delay = 7.30>
ST_224 : Operation 967 [65/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 967 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_224 : Operation 968 [81/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 968 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 224> <Delay = 7.30>
ST_225 : Operation 969 [64/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 969 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_225 : Operation 970 [80/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 970 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 225> <Delay = 7.30>
ST_226 : Operation 971 [63/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 971 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_226 : Operation 972 [79/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 972 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 226> <Delay = 7.30>
ST_227 : Operation 973 [62/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 973 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_227 : Operation 974 [78/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 974 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 227> <Delay = 7.30>
ST_228 : Operation 975 [61/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 975 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_228 : Operation 976 [77/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 976 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 228> <Delay = 7.30>
ST_229 : Operation 977 [60/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 977 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_229 : Operation 978 [76/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 978 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 230 <SV = 229> <Delay = 7.30>
ST_230 : Operation 979 [59/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 979 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_230 : Operation 980 [75/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 980 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 231 <SV = 230> <Delay = 7.30>
ST_231 : Operation 981 [58/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 981 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_231 : Operation 982 [74/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 982 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 232 <SV = 231> <Delay = 7.30>
ST_232 : Operation 983 [57/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 983 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_232 : Operation 984 [73/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 984 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 233 <SV = 232> <Delay = 7.30>
ST_233 : Operation 985 [56/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 985 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_233 : Operation 986 [72/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 986 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 234 <SV = 233> <Delay = 7.30>
ST_234 : Operation 987 [55/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 987 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_234 : Operation 988 [71/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 988 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 235 <SV = 234> <Delay = 7.30>
ST_235 : Operation 989 [54/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 989 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_235 : Operation 990 [70/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 990 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 236 <SV = 235> <Delay = 7.30>
ST_236 : Operation 991 [53/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 991 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_236 : Operation 992 [69/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 992 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 237 <SV = 236> <Delay = 7.30>
ST_237 : Operation 993 [52/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 993 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_237 : Operation 994 [68/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 994 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 238 <SV = 237> <Delay = 7.30>
ST_238 : Operation 995 [51/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 995 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_238 : Operation 996 [67/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 996 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 238> <Delay = 7.30>
ST_239 : Operation 997 [50/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 997 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_239 : Operation 998 [66/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 998 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 240 <SV = 239> <Delay = 7.30>
ST_240 : Operation 999 [49/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 999 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_240 : Operation 1000 [65/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1000 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 240> <Delay = 7.30>
ST_241 : Operation 1001 [48/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1001 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_241 : Operation 1002 [64/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1002 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 242 <SV = 241> <Delay = 7.30>
ST_242 : Operation 1003 [47/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1003 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_242 : Operation 1004 [63/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1004 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 242> <Delay = 7.30>
ST_243 : Operation 1005 [46/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1005 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_243 : Operation 1006 [62/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1006 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 244 <SV = 243> <Delay = 7.30>
ST_244 : Operation 1007 [45/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1007 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_244 : Operation 1008 [61/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1008 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 245 <SV = 244> <Delay = 7.30>
ST_245 : Operation 1009 [44/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1009 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_245 : Operation 1010 [60/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1010 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 246 <SV = 245> <Delay = 7.30>
ST_246 : Operation 1011 [43/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1011 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_246 : Operation 1012 [59/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1012 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 247 <SV = 246> <Delay = 7.30>
ST_247 : Operation 1013 [42/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1013 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_247 : Operation 1014 [58/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1014 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 248 <SV = 247> <Delay = 7.30>
ST_248 : Operation 1015 [41/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1015 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_248 : Operation 1016 [57/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1016 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 249 <SV = 248> <Delay = 7.30>
ST_249 : Operation 1017 [40/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1017 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_249 : Operation 1018 [56/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1018 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 250 <SV = 249> <Delay = 7.30>
ST_250 : Operation 1019 [39/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1019 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_250 : Operation 1020 [55/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1020 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 251 <SV = 250> <Delay = 7.30>
ST_251 : Operation 1021 [38/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1021 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_251 : Operation 1022 [54/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1022 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 252 <SV = 251> <Delay = 7.30>
ST_252 : Operation 1023 [37/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1023 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_252 : Operation 1024 [53/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1024 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 253 <SV = 252> <Delay = 7.30>
ST_253 : Operation 1025 [36/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1025 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_253 : Operation 1026 [52/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1026 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 254 <SV = 253> <Delay = 7.30>
ST_254 : Operation 1027 [35/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1027 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_254 : Operation 1028 [51/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1028 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 255 <SV = 254> <Delay = 7.30>
ST_255 : Operation 1029 [34/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1029 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_255 : Operation 1030 [50/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1030 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 256 <SV = 255> <Delay = 7.30>
ST_256 : Operation 1031 [33/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1031 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_256 : Operation 1032 [49/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1032 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 257 <SV = 256> <Delay = 7.30>
ST_257 : Operation 1033 [32/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1033 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_257 : Operation 1034 [48/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1034 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 258 <SV = 257> <Delay = 7.30>
ST_258 : Operation 1035 [31/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1035 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_258 : Operation 1036 [47/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1036 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 259 <SV = 258> <Delay = 7.30>
ST_259 : Operation 1037 [30/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1037 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_259 : Operation 1038 [46/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1038 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 260 <SV = 259> <Delay = 7.30>
ST_260 : Operation 1039 [29/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1039 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_260 : Operation 1040 [45/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1040 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 261 <SV = 260> <Delay = 7.30>
ST_261 : Operation 1041 [28/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1041 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_261 : Operation 1042 [44/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1042 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 262 <SV = 261> <Delay = 7.30>
ST_262 : Operation 1043 [27/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1043 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_262 : Operation 1044 [43/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1044 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 263 <SV = 262> <Delay = 7.30>
ST_263 : Operation 1045 [26/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1045 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_263 : Operation 1046 [42/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1046 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 264 <SV = 263> <Delay = 7.30>
ST_264 : Operation 1047 [25/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1047 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_264 : Operation 1048 [41/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1048 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 265 <SV = 264> <Delay = 7.30>
ST_265 : Operation 1049 [24/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1049 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_265 : Operation 1050 [40/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1050 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 266 <SV = 265> <Delay = 7.30>
ST_266 : Operation 1051 [23/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1051 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_266 : Operation 1052 [39/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1052 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 267 <SV = 266> <Delay = 7.30>
ST_267 : Operation 1053 [22/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1053 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_267 : Operation 1054 [38/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1054 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 268 <SV = 267> <Delay = 7.30>
ST_268 : Operation 1055 [21/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1055 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_268 : Operation 1056 [37/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1056 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 269 <SV = 268> <Delay = 7.30>
ST_269 : Operation 1057 [20/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1057 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_269 : Operation 1058 [36/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1058 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 270 <SV = 269> <Delay = 7.30>
ST_270 : Operation 1059 [19/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1059 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_270 : Operation 1060 [35/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1060 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 271 <SV = 270> <Delay = 7.30>
ST_271 : Operation 1061 [18/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1061 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_271 : Operation 1062 [34/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1062 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 272 <SV = 271> <Delay = 7.30>
ST_272 : Operation 1063 [17/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1063 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_272 : Operation 1064 [33/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1064 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 273 <SV = 272> <Delay = 7.30>
ST_273 : Operation 1065 [16/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1065 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_273 : Operation 1066 [32/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1066 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 274 <SV = 273> <Delay = 7.30>
ST_274 : Operation 1067 [15/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1067 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_274 : Operation 1068 [31/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1068 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 275 <SV = 274> <Delay = 7.30>
ST_275 : Operation 1069 [14/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1069 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_275 : Operation 1070 [30/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1070 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 276 <SV = 275> <Delay = 7.30>
ST_276 : Operation 1071 [13/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1071 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_276 : Operation 1072 [29/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1072 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 277 <SV = 276> <Delay = 7.30>
ST_277 : Operation 1073 [12/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1073 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 1074 [28/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1074 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 278 <SV = 277> <Delay = 7.30>
ST_278 : Operation 1075 [11/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1075 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_278 : Operation 1076 [27/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1076 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 279 <SV = 278> <Delay = 7.30>
ST_279 : Operation 1077 [10/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1077 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_279 : Operation 1078 [26/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1078 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 280 <SV = 279> <Delay = 7.30>
ST_280 : Operation 1079 [9/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1079 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_280 : Operation 1080 [25/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1080 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 281 <SV = 280> <Delay = 7.30>
ST_281 : Operation 1081 [8/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1081 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_281 : Operation 1082 [24/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1082 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 282 <SV = 281> <Delay = 7.30>
ST_282 : Operation 1083 [7/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1083 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_282 : Operation 1084 [23/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1084 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 283 <SV = 282> <Delay = 7.30>
ST_283 : Operation 1085 [6/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1085 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_283 : Operation 1086 [22/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1086 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 284 <SV = 283> <Delay = 7.30>
ST_284 : Operation 1087 [5/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1087 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_284 : Operation 1088 [21/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1088 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 285 <SV = 284> <Delay = 7.30>
ST_285 : Operation 1089 [4/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1089 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_285 : Operation 1090 [20/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1090 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 286 <SV = 285> <Delay = 7.30>
ST_286 : Operation 1091 [3/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1091 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_286 : Operation 1092 [19/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1092 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 287 <SV = 286> <Delay = 7.30>
ST_287 : Operation 1093 [2/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1093 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_287 : Operation 1094 [18/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1094 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 288 <SV = 287> <Delay = 7.30>
ST_288 : Operation 1095 [1/134] (7.30ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1095 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_288 : Operation 1096 [17/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1096 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 289 <SV = 288> <Delay = 7.30>
ST_289 : Operation 1097 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1097 'read' 'gmem_addr_2_read' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_289 : Operation 1098 [16/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1098 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 290 <SV = 289> <Delay = 7.30>
ST_290 : Operation 1099 [15/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1099 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 291 <SV = 290> <Delay = 7.30>
ST_291 : Operation 1100 [14/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1100 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 292 <SV = 291> <Delay = 7.30>
ST_292 : Operation 1101 [13/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1101 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 293 <SV = 292> <Delay = 7.30>
ST_293 : Operation 1102 [12/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1102 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 294 <SV = 293> <Delay = 7.30>
ST_294 : Operation 1103 [11/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1103 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 295 <SV = 294> <Delay = 7.30>
ST_295 : Operation 1104 [10/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1104 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 296 <SV = 295> <Delay = 7.30>
ST_296 : Operation 1105 [9/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1105 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 297 <SV = 296> <Delay = 7.30>
ST_297 : Operation 1106 [8/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1106 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 298 <SV = 297> <Delay = 7.30>
ST_298 : Operation 1107 [7/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1107 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 299 <SV = 298> <Delay = 7.30>
ST_299 : Operation 1108 [6/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1108 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 300 <SV = 299> <Delay = 7.30>
ST_300 : Operation 1109 [5/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1109 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 301 <SV = 300> <Delay = 7.30>
ST_301 : Operation 1110 [4/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1110 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 302 <SV = 301> <Delay = 7.30>
ST_302 : Operation 1111 [3/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1111 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 303 <SV = 302> <Delay = 7.30>
ST_303 : Operation 1112 [2/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1112 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 304 <SV = 303> <Delay = 7.30>
ST_304 : Operation 1113 [1/134] (7.30ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 1)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1113 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 305 <SV = 304> <Delay = 7.30>
ST_305 : Operation 1114 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1114 'read' 'gmem_addr_3_read' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 306 <SV = 305> <Delay = 6.43>
ST_306 : Operation 1115 [1/1] (0.00ns)   --->   "%tmp_13 = bitcast i32 %gmem_addr_2_read to float" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1115 'bitcast' 'tmp_13' <Predicate = (!exitcond)> <Delay = 0.00>
ST_306 : Operation 1116 [1/1] (0.00ns)   --->   "%tmp_15 = bitcast i32 %gmem_addr_3_read to float" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1116 'bitcast' 'tmp_15' <Predicate = (!exitcond)> <Delay = 0.00>
ST_306 : Operation 1117 [4/4] (6.43ns)   --->   "%tmp_16 = fadd float %tmp_13, %tmp_15" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1117 'fadd' 'tmp_16' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 306> <Delay = 6.43>
ST_307 : Operation 1118 [3/4] (6.43ns)   --->   "%tmp_16 = fadd float %tmp_13, %tmp_15" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1118 'fadd' 'tmp_16' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 307> <Delay = 6.43>
ST_308 : Operation 1119 [2/4] (6.43ns)   --->   "%tmp_16 = fadd float %tmp_13, %tmp_15" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1119 'fadd' 'tmp_16' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 6.43>
ST_309 : Operation 1120 [1/4] (6.43ns)   --->   "%tmp_16 = fadd float %tmp_13, %tmp_15" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1120 'fadd' 'tmp_16' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 309> <Delay = 7.30>
ST_310 : Operation 1121 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @hls_region)"   --->   Operation 1121 'specregionbegin' 'tmp_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_310 : Operation 1122 [1/1] (0.00ns)   --->   "%val_i_i = bitcast float %tmp_16 to i32" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12]   --->   Operation 1122 'bitcast' 'val_i_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_310 : Operation 1123 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4, i32 %val_i_i, i4 -1)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1123 'write' <Predicate = (!exitcond)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_310 : Operation 1124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [13 x i8]* @hls_region)"   --->   Operation 1124 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_310 : Operation 1125 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @hls_region, i32 %tmp_5)"   --->   Operation 1125 'specregionend' 'empty_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_310 : Operation 1126 [1/1] (0.00ns)   --->   "br label %1, !xcl.pipeline !42, !xcl.pipeline.N !43" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1126 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 311 <SV = 3> <Delay = 7.30>
ST_311 : Operation 1127 [132/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1127 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 312 <SV = 4> <Delay = 7.30>
ST_312 : Operation 1128 [131/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1128 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 313 <SV = 5> <Delay = 7.30>
ST_313 : Operation 1129 [130/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1129 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 314 <SV = 6> <Delay = 7.30>
ST_314 : Operation 1130 [129/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1130 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 315 <SV = 7> <Delay = 7.30>
ST_315 : Operation 1131 [128/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1131 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 316 <SV = 8> <Delay = 7.30>
ST_316 : Operation 1132 [127/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1132 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 317 <SV = 9> <Delay = 7.30>
ST_317 : Operation 1133 [126/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1133 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 318 <SV = 10> <Delay = 7.30>
ST_318 : Operation 1134 [125/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1134 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 319 <SV = 11> <Delay = 7.30>
ST_319 : Operation 1135 [124/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1135 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 320 <SV = 12> <Delay = 7.30>
ST_320 : Operation 1136 [123/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1136 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 321 <SV = 13> <Delay = 7.30>
ST_321 : Operation 1137 [122/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1137 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 322 <SV = 14> <Delay = 7.30>
ST_322 : Operation 1138 [121/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1138 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 323 <SV = 15> <Delay = 7.30>
ST_323 : Operation 1139 [120/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1139 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 324 <SV = 16> <Delay = 7.30>
ST_324 : Operation 1140 [119/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1140 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 325 <SV = 17> <Delay = 7.30>
ST_325 : Operation 1141 [118/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1141 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 326 <SV = 18> <Delay = 7.30>
ST_326 : Operation 1142 [117/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1142 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 327 <SV = 19> <Delay = 7.30>
ST_327 : Operation 1143 [116/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1143 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 328 <SV = 20> <Delay = 7.30>
ST_328 : Operation 1144 [115/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1144 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 329 <SV = 21> <Delay = 7.30>
ST_329 : Operation 1145 [114/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1145 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 330 <SV = 22> <Delay = 7.30>
ST_330 : Operation 1146 [113/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1146 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 331 <SV = 23> <Delay = 7.30>
ST_331 : Operation 1147 [112/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1147 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 332 <SV = 24> <Delay = 7.30>
ST_332 : Operation 1148 [111/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1148 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 333 <SV = 25> <Delay = 7.30>
ST_333 : Operation 1149 [110/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1149 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 334 <SV = 26> <Delay = 7.30>
ST_334 : Operation 1150 [109/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1150 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 335 <SV = 27> <Delay = 7.30>
ST_335 : Operation 1151 [108/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1151 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 336 <SV = 28> <Delay = 7.30>
ST_336 : Operation 1152 [107/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1152 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 337 <SV = 29> <Delay = 7.30>
ST_337 : Operation 1153 [106/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1153 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 338 <SV = 30> <Delay = 7.30>
ST_338 : Operation 1154 [105/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1154 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 339 <SV = 31> <Delay = 7.30>
ST_339 : Operation 1155 [104/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1155 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 340 <SV = 32> <Delay = 7.30>
ST_340 : Operation 1156 [103/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1156 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 341 <SV = 33> <Delay = 7.30>
ST_341 : Operation 1157 [102/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1157 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 342 <SV = 34> <Delay = 7.30>
ST_342 : Operation 1158 [101/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1158 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 343 <SV = 35> <Delay = 7.30>
ST_343 : Operation 1159 [100/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1159 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 344 <SV = 36> <Delay = 7.30>
ST_344 : Operation 1160 [99/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1160 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 345 <SV = 37> <Delay = 7.30>
ST_345 : Operation 1161 [98/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1161 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 346 <SV = 38> <Delay = 7.30>
ST_346 : Operation 1162 [97/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1162 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 347 <SV = 39> <Delay = 7.30>
ST_347 : Operation 1163 [96/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1163 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 348 <SV = 40> <Delay = 7.30>
ST_348 : Operation 1164 [95/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1164 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 349 <SV = 41> <Delay = 7.30>
ST_349 : Operation 1165 [94/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1165 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 350 <SV = 42> <Delay = 7.30>
ST_350 : Operation 1166 [93/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1166 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 351 <SV = 43> <Delay = 7.30>
ST_351 : Operation 1167 [92/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1167 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 352 <SV = 44> <Delay = 7.30>
ST_352 : Operation 1168 [91/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1168 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 353 <SV = 45> <Delay = 7.30>
ST_353 : Operation 1169 [90/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1169 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 354 <SV = 46> <Delay = 7.30>
ST_354 : Operation 1170 [89/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1170 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 355 <SV = 47> <Delay = 7.30>
ST_355 : Operation 1171 [88/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1171 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 356 <SV = 48> <Delay = 7.30>
ST_356 : Operation 1172 [87/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1172 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 357 <SV = 49> <Delay = 7.30>
ST_357 : Operation 1173 [86/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1173 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 358 <SV = 50> <Delay = 7.30>
ST_358 : Operation 1174 [85/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1174 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 359 <SV = 51> <Delay = 7.30>
ST_359 : Operation 1175 [84/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1175 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 360 <SV = 52> <Delay = 7.30>
ST_360 : Operation 1176 [83/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1176 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 361 <SV = 53> <Delay = 7.30>
ST_361 : Operation 1177 [82/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1177 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 362 <SV = 54> <Delay = 7.30>
ST_362 : Operation 1178 [81/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1178 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 363 <SV = 55> <Delay = 7.30>
ST_363 : Operation 1179 [80/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1179 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 364 <SV = 56> <Delay = 7.30>
ST_364 : Operation 1180 [79/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1180 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 365 <SV = 57> <Delay = 7.30>
ST_365 : Operation 1181 [78/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1181 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 366 <SV = 58> <Delay = 7.30>
ST_366 : Operation 1182 [77/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1182 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 367 <SV = 59> <Delay = 7.30>
ST_367 : Operation 1183 [76/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1183 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 368 <SV = 60> <Delay = 7.30>
ST_368 : Operation 1184 [75/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1184 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 369 <SV = 61> <Delay = 7.30>
ST_369 : Operation 1185 [74/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1185 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 370 <SV = 62> <Delay = 7.30>
ST_370 : Operation 1186 [73/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1186 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 371 <SV = 63> <Delay = 7.30>
ST_371 : Operation 1187 [72/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1187 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 372 <SV = 64> <Delay = 7.30>
ST_372 : Operation 1188 [71/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1188 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 373 <SV = 65> <Delay = 7.30>
ST_373 : Operation 1189 [70/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1189 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 374 <SV = 66> <Delay = 7.30>
ST_374 : Operation 1190 [69/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1190 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 375 <SV = 67> <Delay = 7.30>
ST_375 : Operation 1191 [68/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1191 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 376 <SV = 68> <Delay = 7.30>
ST_376 : Operation 1192 [67/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1192 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 377 <SV = 69> <Delay = 7.30>
ST_377 : Operation 1193 [66/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1193 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 378 <SV = 70> <Delay = 7.30>
ST_378 : Operation 1194 [65/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1194 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 379 <SV = 71> <Delay = 7.30>
ST_379 : Operation 1195 [64/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1195 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 380 <SV = 72> <Delay = 7.30>
ST_380 : Operation 1196 [63/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1196 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 381 <SV = 73> <Delay = 7.30>
ST_381 : Operation 1197 [62/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1197 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 382 <SV = 74> <Delay = 7.30>
ST_382 : Operation 1198 [61/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1198 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 383 <SV = 75> <Delay = 7.30>
ST_383 : Operation 1199 [60/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1199 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 384 <SV = 76> <Delay = 7.30>
ST_384 : Operation 1200 [59/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1200 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 385 <SV = 77> <Delay = 7.30>
ST_385 : Operation 1201 [58/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1201 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 386 <SV = 78> <Delay = 7.30>
ST_386 : Operation 1202 [57/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1202 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 387 <SV = 79> <Delay = 7.30>
ST_387 : Operation 1203 [56/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1203 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 388 <SV = 80> <Delay = 7.30>
ST_388 : Operation 1204 [55/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1204 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 389 <SV = 81> <Delay = 7.30>
ST_389 : Operation 1205 [54/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1205 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 390 <SV = 82> <Delay = 7.30>
ST_390 : Operation 1206 [53/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1206 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 391 <SV = 83> <Delay = 7.30>
ST_391 : Operation 1207 [52/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1207 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 392 <SV = 84> <Delay = 7.30>
ST_392 : Operation 1208 [51/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1208 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 393 <SV = 85> <Delay = 7.30>
ST_393 : Operation 1209 [50/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1209 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 394 <SV = 86> <Delay = 7.30>
ST_394 : Operation 1210 [49/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1210 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 395 <SV = 87> <Delay = 7.30>
ST_395 : Operation 1211 [48/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1211 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 396 <SV = 88> <Delay = 7.30>
ST_396 : Operation 1212 [47/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1212 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 397 <SV = 89> <Delay = 7.30>
ST_397 : Operation 1213 [46/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1213 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 398 <SV = 90> <Delay = 7.30>
ST_398 : Operation 1214 [45/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1214 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 399 <SV = 91> <Delay = 7.30>
ST_399 : Operation 1215 [44/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1215 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 400 <SV = 92> <Delay = 7.30>
ST_400 : Operation 1216 [43/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1216 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 401 <SV = 93> <Delay = 7.30>
ST_401 : Operation 1217 [42/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1217 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 402 <SV = 94> <Delay = 7.30>
ST_402 : Operation 1218 [41/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1218 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 403 <SV = 95> <Delay = 7.30>
ST_403 : Operation 1219 [40/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1219 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 404 <SV = 96> <Delay = 7.30>
ST_404 : Operation 1220 [39/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1220 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 405 <SV = 97> <Delay = 7.30>
ST_405 : Operation 1221 [38/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1221 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 406 <SV = 98> <Delay = 7.30>
ST_406 : Operation 1222 [37/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1222 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 407 <SV = 99> <Delay = 7.30>
ST_407 : Operation 1223 [36/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1223 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 408 <SV = 100> <Delay = 7.30>
ST_408 : Operation 1224 [35/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1224 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 409 <SV = 101> <Delay = 7.30>
ST_409 : Operation 1225 [34/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1225 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 410 <SV = 102> <Delay = 7.30>
ST_410 : Operation 1226 [33/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1226 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 411 <SV = 103> <Delay = 7.30>
ST_411 : Operation 1227 [32/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1227 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 412 <SV = 104> <Delay = 7.30>
ST_412 : Operation 1228 [31/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1228 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 413 <SV = 105> <Delay = 7.30>
ST_413 : Operation 1229 [30/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1229 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 414 <SV = 106> <Delay = 7.30>
ST_414 : Operation 1230 [29/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1230 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 415 <SV = 107> <Delay = 7.30>
ST_415 : Operation 1231 [28/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1231 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 416 <SV = 108> <Delay = 7.30>
ST_416 : Operation 1232 [27/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1232 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 417 <SV = 109> <Delay = 7.30>
ST_417 : Operation 1233 [26/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1233 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 418 <SV = 110> <Delay = 7.30>
ST_418 : Operation 1234 [25/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1234 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 419 <SV = 111> <Delay = 7.30>
ST_419 : Operation 1235 [24/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1235 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 420 <SV = 112> <Delay = 7.30>
ST_420 : Operation 1236 [23/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1236 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 421 <SV = 113> <Delay = 7.30>
ST_421 : Operation 1237 [22/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1237 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 422 <SV = 114> <Delay = 7.30>
ST_422 : Operation 1238 [21/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1238 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 423 <SV = 115> <Delay = 7.30>
ST_423 : Operation 1239 [20/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1239 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 424 <SV = 116> <Delay = 7.30>
ST_424 : Operation 1240 [19/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1240 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 425 <SV = 117> <Delay = 7.30>
ST_425 : Operation 1241 [18/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1241 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 426 <SV = 118> <Delay = 7.30>
ST_426 : Operation 1242 [17/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1242 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 427 <SV = 119> <Delay = 7.30>
ST_427 : Operation 1243 [16/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1243 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 428 <SV = 120> <Delay = 7.30>
ST_428 : Operation 1244 [15/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1244 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 429 <SV = 121> <Delay = 7.30>
ST_429 : Operation 1245 [14/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1245 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 430 <SV = 122> <Delay = 7.30>
ST_430 : Operation 1246 [13/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1246 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 431 <SV = 123> <Delay = 7.30>
ST_431 : Operation 1247 [12/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1247 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 432 <SV = 124> <Delay = 7.30>
ST_432 : Operation 1248 [11/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1248 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 433 <SV = 125> <Delay = 7.30>
ST_433 : Operation 1249 [10/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1249 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 434 <SV = 126> <Delay = 7.30>
ST_434 : Operation 1250 [9/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1250 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 435 <SV = 127> <Delay = 7.30>
ST_435 : Operation 1251 [8/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1251 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 436 <SV = 128> <Delay = 7.30>
ST_436 : Operation 1252 [7/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1252 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 437 <SV = 129> <Delay = 7.30>
ST_437 : Operation 1253 [6/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1253 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 438 <SV = 130> <Delay = 7.30>
ST_438 : Operation 1254 [5/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1254 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 439 <SV = 131> <Delay = 7.30>
ST_439 : Operation 1255 [4/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1255 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 440 <SV = 132> <Delay = 7.30>
ST_440 : Operation 1256 [3/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1256 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 441 <SV = 133> <Delay = 7.30>
ST_441 : Operation 1257 [2/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1257 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 442 <SV = 134> <Delay = 7.30>
ST_442 : Operation 1258 [1/132] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9]   --->   Operation 1258 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_442 : Operation 1259 [1/1] (0.00ns)   --->   "ret void" [test_compute_unit:69]   --->   Operation 1259 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'A' (test_compute_unit:46) [17]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [33]  (7.3 ns)

 <State 3>: 1.23ns
The critical path consists of the following:
	'icmp' operation ('exitcond', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [37]  (0.944 ns)
	blocking operation 0.287 ns on control path)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 75>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 77>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 78>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 80>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 81>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 82>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 83>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 84>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 87>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 89>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 90>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 91>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 92>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 93>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 94>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 95>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 96>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 97>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 98>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 99>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 100>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 101>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 103>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 105>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 106>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 107>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 109>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 110>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 113>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 115>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 121>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 122>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 123>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 124>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 125>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 126>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 127>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 128>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 129>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 130>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 131>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 132>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 133>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 134>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 135>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 136>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 137>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [47]  (7.3 ns)

 <State 138>: 12.5ns
The critical path consists of the following:
	bus read on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [48]  (7.3 ns)
	'uitofp' operation ('tmp_7', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [49]  (5.2 ns)

 <State 139>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11) [57]  (7.3 ns)

 <State 140>: 5.2ns
The critical path consists of the following:
	'uitofp' operation ('tmp_7', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [49]  (5.2 ns)

 <State 141>: 12.2ns
The critical path consists of the following:
	'uitofp' operation ('tmp_7', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [49]  (5.2 ns)
	'fmul' operation ('tmp_8', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [50]  (6.98 ns)

 <State 142>: 6.98ns
The critical path consists of the following:
	'fmul' operation ('tmp_8', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [50]  (6.98 ns)

 <State 143>: 14ns
The critical path consists of the following:
	'fmul' operation ('tmp_8', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [50]  (6.98 ns)
	'fdiv' operation ('tmp_9', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [51]  (7.06 ns)

 <State 144>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp_9', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [51]  (7.06 ns)

 <State 145>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp_9', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [51]  (7.06 ns)

 <State 146>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp_9', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [51]  (7.06 ns)

 <State 147>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp_9', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [51]  (7.06 ns)

 <State 148>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp_9', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [51]  (7.06 ns)

 <State 149>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp_9', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [51]  (7.06 ns)

 <State 150>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp_9', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [51]  (7.06 ns)

 <State 151>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_9', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [51]  (7.06 ns)
	'fmul' operation ('x', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [52]  (6.98 ns)

 <State 152>: 6.98ns
The critical path consists of the following:
	'fmul' operation ('x', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [52]  (6.98 ns)

 <State 153>: 14ns
The critical path consists of the following:
	'fmul' operation ('x', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:10) [52]  (6.98 ns)
	'fdiv' operation ('tmp_6', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11) [59]  (7.06 ns)

 <State 154>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11) [59]  (7.06 ns)

 <State 155>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 156>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 157>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 158>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 159>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 160>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 161>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11) [59]  (7.06 ns)
	'fmul' operation ('tmp_10', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11) [60]  (6.98 ns)

 <State 162>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 163>: 14ns
The critical path consists of the following:
	'fmul' operation ('tmp_10', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11) [60]  (6.98 ns)
	'fdiv' operation ('x', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11) [61]  (7.06 ns)

 <State 164>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 165>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 166>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 167>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 168>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 169>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 170>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 171>: 16.9ns
The critical path consists of the following:
	'fdiv' operation ('x', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:11) [61]  (7.06 ns)
	'add' operation ('sh', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [95]  (0.765 ns)
	'select' operation ('sh', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [99]  (0.398 ns)
	'lshr' operation ('tmp_22_i_i_i1', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [103]  (0 ns)
	'select' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [108]  (0 ns)
	'add' operation ('arg_B_i_0_sum', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [110]  (1.39 ns)
	'getelementptr' operation ('gmem_addr_3', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [112]  (0 ns)
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [113]  (7.3 ns)

 <State 172>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 173>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 174>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 175>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 176>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 177>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 178>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 179>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 180>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 181>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 182>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 183>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 184>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 185>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 186>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 187>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 188>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 189>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 190>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 191>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 192>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 193>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 194>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 195>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 196>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 197>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 198>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 199>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 200>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 201>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 202>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 203>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 204>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 205>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 206>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 207>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 208>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 209>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 210>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 211>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 212>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 213>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 214>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 215>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 216>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 217>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 218>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 219>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 220>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 221>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 222>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 223>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 224>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 225>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 226>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 227>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 228>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 229>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 230>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 231>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 232>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 233>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 234>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 235>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 236>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 237>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 238>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 239>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 240>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 241>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 242>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 243>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 244>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 245>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 246>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 247>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 248>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 249>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 250>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 251>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 252>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 253>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 254>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 255>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 256>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 257>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 258>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 259>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 260>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 261>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 262>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 263>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 264>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 265>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 266>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 267>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 268>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 269>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 270>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 271>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 272>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 273>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 274>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 275>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 276>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 277>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 278>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 279>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 280>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 281>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 282>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 283>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 284>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 285>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 286>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 287>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 288>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [86]  (7.3 ns)

 <State 289>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [87]  (7.3 ns)

 <State 290>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [113]  (7.3 ns)

 <State 291>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [113]  (7.3 ns)

 <State 292>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [113]  (7.3 ns)

 <State 293>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [113]  (7.3 ns)

 <State 294>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [113]  (7.3 ns)

 <State 295>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [113]  (7.3 ns)

 <State 296>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [113]  (7.3 ns)

 <State 297>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [113]  (7.3 ns)

 <State 298>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [113]  (7.3 ns)

 <State 299>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [113]  (7.3 ns)

 <State 300>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [113]  (7.3 ns)

 <State 301>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [113]  (7.3 ns)

 <State 302>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [113]  (7.3 ns)

 <State 303>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [113]  (7.3 ns)

 <State 304>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [113]  (7.3 ns)

 <State 305>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [114]  (7.3 ns)

 <State 306>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [116]  (6.44 ns)

 <State 307>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [116]  (6.44 ns)

 <State 308>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [116]  (6.44 ns)

 <State 309>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', /home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:12) [116]  (6.44 ns)

 <State 310>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [118]  (7.3 ns)

 <State 311>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 312>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 313>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 314>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 315>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 316>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 317>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 318>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 319>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 320>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 321>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 322>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 323>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 324>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 325>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 326>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 327>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 328>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 329>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 330>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 331>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 332>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 333>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 334>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 335>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 336>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 337>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 338>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 339>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 340>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 341>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 342>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 343>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 344>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 345>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 346>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 347>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 348>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 349>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 350>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 351>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 352>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 353>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 354>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 355>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 356>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 357>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 358>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 359>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 360>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 361>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 362>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 363>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 364>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 365>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 366>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 367>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 368>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 369>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 370>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 371>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 372>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 373>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 374>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 375>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 376>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 377>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 378>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 379>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 380>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 381>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 382>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 383>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 384>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 385>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 386>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 387>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 388>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 389>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 390>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 391>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 392>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 393>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 394>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 395>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 396>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 397>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 398>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 399>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 400>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 401>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 402>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 403>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 404>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 405>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 406>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 407>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 408>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 409>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 410>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 411>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 412>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 413>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 414>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 415>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 416>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 417>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 418>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 419>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 420>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 421>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 422>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 423>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 424>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 425>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 426>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 427>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 428>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 429>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 430>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 431>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 432>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 433>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 434>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 435>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 436>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 437>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 438>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 439>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 440>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 441>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)

 <State 442>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/perina/Desktop/testesdasexta/class1/p/global-read/src/test.cl:9) [123]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
