{
 "builder": {
  "_version": "<undefined>",
  "_logger": "hdl_checker.builders.fallback",
  "_work_folder": "/home/madsr2d2/DTU/dds/.hdl_checker",
  "_builtin_libraries": [],
  "_added_libraries": [
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "IEEE",
    "case_sensitive": false,
    "__class__": "VhdlIdentifier"
   },
   {
    "name": "work",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "__class__": "Fallback"
 },
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid1765687.json",
   "__class__": "Path"
  },
  1729930288.8868313,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task2/gcd_tb.vhd",
     "__class__": "Path"
    },
    "mtime": 1727247959.1792164,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task2/gcd_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task2/gcd_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/tb_sobel_acc_1.vhd",
     "__class__": "Path"
    },
    "mtime": 1729849836.3647804,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/tb_sobel_acc_1.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/tb_sobel_acc_1.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_stub.v",
     "__class__": "Path"
    },
    "mtime": 1729632740.6737227,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_top.vhd",
     "__class__": "Path"
    },
    "mtime": 1727958245.2445505,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_top.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_top.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_stub.vhdl",
     "__class__": "Path"
    },
    "mtime": 1729632740.9127195,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_stub.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/uart.vhd",
     "__class__": "Path"
    },
    "mtime": 1727727422.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/uart.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        45,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/uart.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        44,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/uart.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        46,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sources_1/new/line_buffer_memory.vhd",
     "__class__": "Path"
    },
    "mtime": 1729167541.649004,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sources_1/new/line_buffer_memory.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sources_1/new/line_buffer_memory.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt_1.vhd",
     "__class__": "Path"
    },
    "mtime": 1727455237.4537158,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt_1.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt_1.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/gcd_tb.vhd",
     "__class__": "Path"
    },
    "mtime": 1727464524.5814095,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/gcd_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/gcd_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sources_1/new/ram_test.vhd",
     "__class__": "Path"
    },
    "mtime": 1729167440.682544,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sources_1/new/ram_test.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sources_1/new/ram_test.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/line_buffer_tb.vhd",
     "__class__": "Path"
    },
    "mtime": 1729148311.734412,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/line_buffer_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/line_buffer_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/line_buffer_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_checker.vhd",
     "__class__": "Path"
    },
    "mtime": 1729632523.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_checker.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        68,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_checker.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ABC_TB_PKG",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        73,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_checker.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_UNSIGNED",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        70,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_checker.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_ARITH",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        69,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_checker.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "DATA_GEN",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        118,
        32
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_stub.vhdl",
     "__class__": "Path"
    },
    "mtime": 1729632740.6737227,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_stub.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.sim/sim_1/synth/func/xsim/gcd_tb_func_synth.vhd",
     "__class__": "Path"
    },
    "mtime": 1727272903.1110349,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.sim/sim_1/synth/func/xsim/gcd_tb_func_synth.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1292,
        4
       ],
       [
        3165,
        4
       ],
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.sim/sim_1/synth/func/xsim/gcd_tb_func_synth.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "VCOMPONENTS",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "UNISIM",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2395,
        23
       ],
       [
        2332,
        19
       ],
       [
        2640,
        16
       ],
       [
        2739,
        16
       ],
       [
        2750,
        16
       ],
       [
        910,
        16
       ],
       [
        179,
        35
       ],
       [
        921,
        16
       ],
       [
        3053,
        17
       ],
       [
        815,
        16
       ],
       [
        3218,
        20
       ],
       [
        553,
        16
       ],
       [
        1768,
        19
       ],
       [
        2408,
        23
       ],
       [
        1094,
        17
       ],
       [
        2091,
        23
       ],
       [
        2500,
        17
       ],
       [
        2897,
        16
       ],
       [
        975,
        17
       ],
       [
        606,
        16
       ],
       [
        647,
        17
       ],
       [
        2580,
        16
       ],
       [
        1867,
        16
       ],
       [
        1878,
        16
       ],
       [
        3108,
        16
       ],
       [
        3238,
        19
       ],
       [
        3318,
        18
       ],
       [
        2021,
        28
       ],
       [
        1138,
        16
       ],
       [
        2208,
        28
       ],
       [
        371,
        24
       ],
       [
        426,
        24
       ],
       [
        2039,
        24
       ],
       [
        3167,
        4
       ],
       [
        3086,
        16
       ],
       [
        3097,
        16
       ],
       [
        1257,
        16
       ],
       [
        1127,
        16
       ],
       [
        889,
        16
       ],
       [
        3358,
        20
       ],
       [
        1569,
        22
       ],
       [
        1580,
        22
       ],
       [
        1635,
        22
       ],
       [
        2347,
        24
       ],
       [
        2260,
        28
       ],
       [
        2836,
        17
       ],
       [
        2530,
        17
       ],
       [
        2064,
        28
       ],
       [
        2927,
        16
       ],
       [
        2610,
        16
       ],
       [
        2651,
        17
       ],
       [
        2662,
        17
       ],
       [
        2490,
        17
       ],
       [
        3268,
        19
       ],
       [
        348,
        24
       ],
       [
        2570,
        16
       ],
       [
        637,
        17
       ],
       [
        482,
        24
       ],
       [
        1937,
        24
       ],
       [
        3203,
        20
       ],
       [
        214,
        35
       ],
       [
        190,
        35
       ],
       [
        932,
        16
       ],
       [
        3020,
        17
       ],
       [
        3009,
        17
       ],
       [
        3298,
        19
       ],
       [
        1105,
        17
       ],
       [
        1116,
        17
       ],
       [
        2235,
        28
       ],
       [
        3258,
        19
       ],
       [
        879,
        16
       ],
       [
        573,
        16
       ],
       [
        1834,
        16
       ],
       [
        1922,
        19
       ],
       [
        1889,
        16
       ],
       [
        2998,
        17
       ],
       [
        2100,
        23
       ],
       [
        2761,
        16
       ],
       [
        2826,
        17
       ],
       [
        2520,
        17
       ],
       [
        997,
        17
       ],
       [
        2917,
        16
       ],
       [
        2600,
        16
       ],
       [
        2055,
        28
       ],
       [
        2421,
        23
       ],
       [
        2470,
        16
       ],
       [
        1779,
        19
       ],
       [
        1536,
        23
       ],
       [
        1547,
        23
       ],
       [
        1790,
        19
       ],
       [
        2030,
        28
       ],
       [
        2987,
        16
       ],
       [
        2217,
        28
       ],
       [
        522,
        19
       ],
       [
        1979,
        28
       ],
       [
        233,
        35
       ],
       [
        1693,
        31
       ],
       [
        2166,
        28
       ],
       [
        340,
        24
       ],
       [
        395,
        24
       ],
       [
        474,
        24
       ],
       [
        3208,
        20
       ],
       [
        1149,
        16
       ],
       [
        1160,
        16
       ],
       [
        3288,
        19
       ],
       [
        3253,
        19
       ],
       [
        2003,
        28
       ],
       [
        657,
        17
       ],
       [
        1029,
        17
       ],
       [
        3333,
        18
       ],
       [
        506,
        19
       ],
       [
        2269,
        28
       ],
       [
        1952,
        28
       ],
       [
        2856,
        17
       ],
       [
        3348,
        18
       ],
       [
        2073,
        28
       ],
       [
        1988,
        24
       ],
       [
        2684,
        17
       ],
       [
        2695,
        17
       ],
       [
        1236,
        20
       ],
       [
        3278,
        19
       ],
       [
        3373,
        17
       ],
       [
        1591,
        22
       ],
       [
        701,
        17
       ],
       [
        1646,
        22
       ],
       [
        1657,
        22
       ],
       [
        543,
        16
       ],
       [
        3363,
        15
       ],
       [
        2673,
        17
       ],
       [
        1192,
        16
       ],
       [
        785,
        16
       ],
       [
        3223,
        20
       ],
       [
        223,
        35
       ],
       [
        3228,
        19
       ],
       [
        3283,
        19
       ],
       [
        2296,
        23
       ],
       [
        3308,
        18
       ],
       [
        2957,
        16
       ],
       [
        418,
        24
       ],
       [
        742,
        17
       ],
       [
        753,
        17
       ],
       [
        2717,
        16
       ],
       [
        2728,
        16
       ],
       [
        514,
        19
       ],
       [
        899,
        16
       ],
       [
        2772,
        16
       ],
       [
        943,
        16
       ],
       [
        201,
        35
       ],
       [
        2783,
        16
       ],
       [
        3031,
        17
       ],
       [
        3243,
        19
       ],
       [
        3323,
        18
       ],
       [
        837,
        16
       ],
       [
        2846,
        17
       ],
       [
        2369,
        28
       ],
       [
        1801,
        19
       ],
       [
        3338,
        18
       ],
       [
        466,
        24
       ],
       [
        442,
        24
       ],
       [
        731,
        17
       ],
       [
        2244,
        24
       ],
       [
        584,
        16
       ],
       [
        986,
        17
       ],
       [
        1845,
        16
       ],
       [
        1856,
        16
       ],
       [
        1900,
        16
       ],
       [
        1911,
        16
       ],
       [
        2226,
        28
       ],
       [
        826,
        16
       ],
       [
        533,
        16
       ],
       [
        1268,
        13
       ],
       [
        1279,
        13
       ],
       [
        356,
        20
       ],
       [
        1737,
        19
       ],
       [
        2360,
        28
       ],
       [
        2175,
        28
       ],
       [
        775,
        16
       ],
       [
        2480,
        17
       ],
       [
        1503,
        23
       ],
       [
        1073,
        21
       ],
       [
        627,
        17
       ],
       [
        1558,
        23
       ],
       [
        3064,
        16
       ],
       [
        3119,
        16
       ],
       [
        2947,
        16
       ],
       [
        721,
        17
       ],
       [
        2630,
        16
       ],
       [
        2278,
        28
       ],
       [
        2193,
        24
       ],
       [
        1961,
        28
       ],
       [
        3233,
        19
       ],
       [
        3313,
        18
       ],
       [
        259,
        35
       ],
       [
        246,
        35
       ],
       [
        1602,
        22
       ],
       [
        1613,
        22
       ],
       [
        2082,
        28
       ],
       [
        2142,
        24
       ],
       [
        2590,
        16
       ],
       [
        1668,
        31
       ],
       [
        434,
        24
       ],
       [
        1040,
        17
       ],
       [
        1051,
        17
       ],
       [
        954,
        20
       ],
       [
        869,
        16
       ],
       [
        3303,
        19
       ],
       [
        563,
        16
       ],
       [
        2452,
        39
       ],
       [
        2118,
        23
       ],
       [
        805,
        16
       ],
       [
        1681,
        31
       ],
       [
        2510,
        17
       ],
       [
        1008,
        21
       ],
       [
        2305,
        23
       ],
       [
        2382,
        23
       ],
       [
        2977,
        16
       ],
       [
        3042,
        17
       ],
       [
        2109,
        23
       ],
       [
        2816,
        16
       ],
       [
        1203,
        16
       ],
       [
        1214,
        16
       ],
       [
        2805,
        16
       ],
       [
        332,
        24
       ],
       [
        2540,
        17
       ],
       [
        387,
        24
       ],
       [
        711,
        17
       ],
       [
        403,
        20
       ],
       [
        1171,
        20
       ],
       [
        2620,
        16
       ],
       [
        2937,
        16
       ],
       [
        2127,
        19
       ],
       [
        595,
        16
       ],
       [
        764,
        17
       ],
       [
        498,
        19
       ],
       [
        3198,
        20
       ],
       [
        2434,
        36
       ],
       [
        2794,
        16
       ],
       [
        16,
        4
       ],
       [
        294,
        15
       ],
       [
        490,
        24
       ],
       [
        3213,
        20
       ],
       [
        3263,
        19
       ],
       [
        848,
        16
       ],
       [
        859,
        16
       ],
       [
        1746,
        19
       ],
       [
        1514,
        23
       ],
       [
        1525,
        23
       ],
       [
        1757,
        19
       ],
       [
        1812,
        19
       ],
       [
        1823,
        19
       ],
       [
        3293,
        19
       ],
       [
        2184,
        28
       ],
       [
        795,
        16
       ],
       [
        2012,
        28
       ],
       [
        1704,
        31
       ],
       [
        1715,
        31
       ],
       [
        1726,
        31
       ],
       [
        3141,
        16
       ],
       [
        3152,
        16
       ],
       [
        2876,
        17
       ],
       [
        2887,
        17
       ],
       [
        2967,
        16
       ],
       [
        2560,
        16
       ],
       [
        3130,
        16
       ],
       [
        3353,
        15
       ],
       [
        1294,
        4
       ],
       [
        2287,
        28
       ],
       [
        1970,
        28
       ],
       [
        690,
        17
       ],
       [
        1062,
        17
       ],
       [
        3368,
        15
       ],
       [
        2157,
        28
       ],
       [
        1492,
        22
       ],
       [
        283,
        35
       ],
       [
        2706,
        17
       ],
       [
        324,
        24
       ],
       [
        2323,
        23
       ],
       [
        379,
        24
       ],
       [
        2907,
        16
       ],
       [
        668,
        17
       ],
       [
        679,
        17
       ],
       [
        450,
        20
       ],
       [
        1624,
        22
       ],
       [
        3193,
        19
       ],
       [
        3075,
        16
       ],
       [
        3248,
        19
       ],
       [
        3273,
        18
       ],
       [
        3328,
        18
       ],
       [
        617,
        17
       ],
       [
        309,
        20
       ],
       [
        272,
        35
       ],
       [
        1225,
        16
       ],
       [
        3343,
        18
       ],
       [
        2314,
        23
       ],
       [
        2866,
        17
       ],
       [
        2550,
        16
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.sim/sim_1/synth/func/xsim/gcd_tb_func_synth.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "gcd",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        3385,
        11
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.sim/sim_1/synth/func/xsim/gcd_tb_func_synth.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "debounce",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        3378,
        11
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_0/modelsim/glbl.v",
     "__class__": "Path"
    },
    "mtime": 1708598507.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task1/gcd_top.vhd",
     "__class__": "Path"
    },
    "mtime": 1724933288.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task1/gcd_top.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task1/gcd_top.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/sim/axi_bram_ctrl_0_stub.sv",
     "__class__": "Path"
    },
    "mtime": 1729632538.4762654,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_stub.v",
     "__class__": "Path"
    },
    "mtime": 1729632740.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/sobel_filter_8bit.vhd",
     "__class__": "Path"
    },
    "mtime": 1729769781.6188293,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/sobel_filter_8bit.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/sobel_filter_8bit.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/sobel_filter_8bit.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "types_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task1/gcd_tb.vhd",
     "__class__": "Path"
    },
    "mtime": 1724933288.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task1/gcd_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task1/gcd_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/tb_sobel_filter_8bit.vhd",
     "__class__": "Path"
    },
    "mtime": 1729770870.6880858,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/tb_sobel_filter_8bit.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/tb_sobel_filter_8bit.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/tb_sobel_filter_8bit.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "types_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/controller.vhd",
     "__class__": "Path"
    },
    "mtime": 1727727422.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/controller.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        12,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/controller.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/memory2.vhd",
     "__class__": "Path"
    },
    "mtime": 1729861634.4008536,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/memory2.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/memory2.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/memory2.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_unsigned",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/tb_ram_buffer_2.vhd",
     "__class__": "Path"
    },
    "mtime": 1729700312.57176,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/tb_ram_buffer_2.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/tb_ram_buffer_2.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_tb_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1729632523.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_tb_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_ARITH",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        69,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_tb_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_UNSIGNED",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        70,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_tb_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ABC_TB_PKG",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        109,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_tb_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        68,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "mtime": 1729632740.6737227,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_bram_ctrl_top",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9745,
        37
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "VCOMPONENTS",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "UNISIM",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6018,
        35
       ],
       [
        7879,
        42
       ],
       [
        7621,
        43
       ],
       [
        4287,
        97
       ],
       [
        4298,
        97
       ],
       [
        4025,
        97
       ],
       [
        1769,
        36
       ],
       [
        8616,
        42
       ],
       [
        7454,
        42
       ],
       [
        7465,
        42
       ],
       [
        5089,
        56
       ],
       [
        8605,
        42
       ],
       [
        8594,
        42
       ],
       [
        4572,
        95
       ],
       [
        4583,
        95
       ],
       [
        6917,
        75
       ],
       [
        657,
        36
       ],
       [
        7100,
        29
       ],
       [
        4511,
        97
       ],
       [
        2901,
        59
       ],
       [
        3779,
        59
       ],
       [
        6465,
        40
       ],
       [
        8528,
        42
       ],
       [
        7563,
        43
       ],
       [
        8004,
        41
       ],
       [
        7753,
        41
       ],
       [
        531,
        27
       ],
       [
        2877,
        70
       ],
       [
        3608,
        60
       ],
       [
        3619,
        60
       ],
       [
        3630,
        60
       ],
       [
        4530,
        97
       ],
       [
        5515,
        43
       ],
       [
        6291,
        35
       ],
       [
        6112,
        42
       ],
       [
        1970,
        30
       ],
       [
        5667,
        37
       ],
       [
        3475,
        61
       ],
       [
        3486,
        61
       ],
       [
        3171,
        58
       ],
       [
        6029,
        35
       ],
       [
        7632,
        43
       ],
       [
        7643,
        43
       ],
       [
        3369,
        61
       ],
       [
        336,
        43
       ],
       [
        7476,
        42
       ],
       [
        9346,
        4
       ],
       [
        6526,
        32
       ],
       [
        7157,
        33
       ],
       [
        6245,
        40
       ],
       [
        750,
        33
       ],
       [
        1960,
        30
       ],
       [
        298,
        43
       ],
       [
        8361,
        63
       ],
       [
        1282,
        61
       ],
       [
        3281,
        60
       ],
       [
        3292,
        60
       ],
       [
        1483,
        60
       ],
       [
        4434,
        97
       ],
       [
        762,
        34
       ],
       [
        4172,
        97
       ],
       [
        4077,
        97
       ],
       [
        3903,
        70
       ],
       [
        6833,
        75
       ],
       [
        8166,
        52
       ],
       [
        2638,
        57
       ],
       [
        461,
        42
       ],
       [
        5861,
        37
       ],
       [
        2973,
        47
       ],
       [
        6324,
        36
       ],
       [
        7286,
        57
       ],
       [
        7297,
        57
       ],
       [
        568,
        34
       ],
       [
        9046,
        21
       ],
       [
        9319,
        27
       ],
       [
        5982,
        34
       ],
       [
        3865,
        70
       ],
       [
        8326,
        55
       ],
       [
        8337,
        55
       ],
       [
        412,
        42
       ],
       [
        2734,
        57
       ],
       [
        2745,
        57
       ],
       [
        5572,
        37
       ],
       [
        1913,
        30
       ],
       [
        5314,
        38
       ],
       [
        2483,
        66
       ],
       [
        8506,
        40
       ],
       [
        1628,
        37
       ],
       [
        9281,
        27
       ],
       [
        542,
        26
       ],
       [
        8962,
        18
       ],
       [
        4987,
        57
       ],
       [
        7168,
        33
       ],
       [
        508,
        42
       ],
       [
        7654,
        43
       ],
       [
        4203,
        97
       ],
       [
        3382,
        61
       ],
       [
        2619,
        57
       ],
       [
        8638,
        42
       ],
       [
        7487,
        42
       ],
       [
        7498,
        42
       ],
       [
        3717,
        60
       ],
       [
        5747,
        37
       ],
       [
        253,
        35
       ],
       [
        3914,
        70
       ],
       [
        3006,
        75
       ],
       [
        6172,
        37
       ],
       [
        2995,
        47
       ],
       [
        1020,
        27
       ],
       [
        3972,
        57
       ],
       [
        5804,
        37
       ],
       [
        5960,
        37
       ],
       [
        4350,
        97
       ],
       [
        4088,
        97
       ],
       [
        7242,
        57
       ],
       [
        8037,
        41
       ],
       [
        5420,
        38
       ],
       [
        2782,
        55
       ],
       [
        63,
        23
       ],
       [
        1902,
        33
       ],
       [
        8280,
        55
       ],
       [
        1924,
        30
       ],
       [
        2543,
        57
       ],
       [
        4635,
        95
       ],
       [
        4646,
        95
       ],
       [
        5632,
        37
       ],
       [
        6374,
        36
       ],
       [
        290,
        43
       ],
       [
        7410,
        46
       ],
       [
        2073,
        27
       ],
       [
        3193,
        58
       ],
       [
        7531,
        43
       ],
       [
        7866,
        42
       ],
       [
        1225,
        55
       ],
       [
        3804,
        59
       ],
       [
        1247,
        61
       ],
       [
        2496,
        66
       ],
       [
        1459,
        60
       ],
       [
        1745,
        36
       ],
       [
        5009,
        57
       ],
       [
        6267,
        40
       ],
       [
        5238,
        38
       ],
       [
        6893,
        75
       ],
       [
        7828,
        42
       ],
       [
        3303,
        60
       ],
       [
        3314,
        60
       ],
       [
        3325,
        60
       ],
       [
        3766,
        59
       ],
       [
        3116,
        75
       ],
       [
        5883,
        41
       ],
       [
        8649,
        42
       ],
       [
        952,
        27
       ],
       [
        8920,
        20
       ],
       [
        773,
        34
       ],
       [
        784,
        34
       ],
       [
        795,
        34
       ],
       [
        1410,
        60
       ],
       [
        4361,
        97
       ],
       [
        472,
        42
       ],
       [
        5894,
        37
       ],
       [
        7991,
        41
       ],
       [
        7308,
        57
       ],
       [
        7319,
        57
       ],
       [
        7330,
        57
       ],
       [
        3394,
        61
       ],
       [
        3405,
        61
       ],
       [
        4712,
        58
       ],
       [
        894,
        27
       ],
       [
        905,
        27
       ],
       [
        1345,
        61
       ],
       [
        1836,
        33
       ],
       [
        1847,
        33
       ],
       [
        5491,
        43
       ],
       [
        3679,
        59
       ],
       [
        6278,
        35
       ],
       [
        6099,
        42
       ],
       [
        6551,
        32
       ],
       [
        3462,
        61
       ],
       [
        7953,
        41
       ],
       [
        4140,
        97
       ],
       [
        7432,
        46
       ],
       [
        7421,
        46
       ],
       [
        2690,
        57
       ],
       [
        4445,
        95
       ],
       [
        1307,
        61
       ],
       [
        6387,
        36
       ],
       [
        1508,
        60
       ],
       [
        5065,
        56
       ],
       [
        3641,
        59
       ],
       [
        5076,
        56
       ],
       [
        6513,
        32
       ],
       [
        8049,
        41
       ],
       [
        4487,
        97
       ],
       [
        9131,
        27
       ],
       [
        2888,
        59
       ],
       [
        6452,
        40
       ],
       [
        4943,
        57
       ],
       [
        1269,
        61
       ],
       [
        7509,
        42
       ],
       [
        7520,
        42
       ],
       [
        8348,
        63
       ],
       [
        7665,
        42
       ],
       [
        1031,
        27
       ],
       [
        1042,
        27
       ],
       [
        5251,
        38
       ],
       [
        5848,
        37
       ],
       [
        2960,
        47
       ],
       [
        4266,
        97
       ],
       [
        4277,
        97
       ],
       [
        5338,
        42
       ],
       [
        7253,
        57
       ],
       [
        4004,
        97
       ],
       [
        7264,
        57
       ],
       [
        9306,
        27
       ],
       [
        5905,
        37
       ],
       [
        5916,
        37
       ],
       [
        8302,
        55
       ],
       [
        8313,
        55
       ],
       [
        4551,
        95
       ],
       [
        4562,
        95
       ],
       [
        323,
        43
       ],
       [
        6407,
        36
       ],
       [
        4723,
        58
       ],
       [
        4734,
        58
       ],
       [
        1604,
        37
       ],
       [
        9268,
        27
       ],
       [
        1710,
        36
       ],
       [
        7144,
        33
       ],
       [
        5772,
        37
       ],
       [
        704,
        36
       ],
       [
        3248,
        64
       ],
       [
        47,
        4
       ],
       [
        3259,
        64
       ],
       [
        726,
        33
       ],
       [
        4151,
        97
       ],
       [
        6232,
        40
       ],
       [
        8999,
        24
       ],
       [
        5020,
        57
       ],
       [
        604,
        34
       ],
       [
        5031,
        57
       ],
       [
        5042,
        57
       ],
       [
        5829,
        37
       ],
       [
        8885,
        20
       ],
       [
        3704,
        60
       ],
       [
        6007,
        34
       ],
       [
        6183,
        40
       ],
       [
        7087,
        29
       ],
       [
        4498,
        97
       ],
       [
        9142,
        27
       ],
       [
        3336,
        60
       ],
       [
        3347,
        60
       ],
       [
        4224,
        95
       ],
       [
        8062,
        41
       ],
       [
        220,
        35
       ],
       [
        448,
        42
       ],
       [
        3127,
        75
       ],
       [
        3138,
        75
       ],
       [
        555,
        25
       ],
       [
        806,
        34
       ],
       [
        6311,
        36
       ],
       [
        1676,
        33
       ],
       [
        7918,
        42
       ],
       [
        5927,
        37
       ],
       [
        1053,
        27
       ],
       [
        8024,
        41
       ],
       [
        5373,
        45
       ],
       [
        3416,
        61
       ],
       [
        5290,
        38
       ],
       [
        9199,
        26
       ],
       [
        7353,
        40
       ],
       [
        4745,
        58
       ],
       [
        1858,
        33
       ],
       [
        1869,
        33
       ],
       [
        1880,
        33
       ],
       [
        277,
        43
       ],
       [
        6300,
        35
       ],
       [
        5609,
        38
       ],
       [
        6573,
        32
       ],
       [
        7055,
        35
       ],
       [
        4413,
        97
       ],
       [
        4424,
        97
       ],
       [
        1664,
        36
       ],
       [
        5704,
        37
       ],
       [
        624,
        34
       ],
       [
        7079,
        29
       ],
       [
        4056,
        97
       ],
       [
        2723,
        57
       ],
       [
        691,
        33
       ],
       [
        5539,
        40
       ],
       [
        7853,
        42
       ],
       [
        3791,
        59
       ],
       [
        2606,
        57
       ],
       [
        2628,
        57
       ],
       [
        1234,
        61
       ],
       [
        5467,
        39
       ],
       [
        3270,
        64
       ],
       [
        9153,
        27
       ],
       [
        9164,
        27
       ],
       [
        4976,
        57
       ],
       [
        6590,
        4
       ],
       [
        497,
        42
       ],
       [
        996,
        27
       ],
       [
        3742,
        59
       ],
       [
        7687,
        42
       ],
       [
        7698,
        42
       ],
       [
        9012,
        24
       ],
       [
        1397,
        60
       ],
       [
        3072,
        75
       ],
       [
        3083,
        75
       ],
       [
        8898,
        20
       ],
       [
        3358,
        60
       ],
       [
        7766,
        42
       ],
       [
        6196,
        40
       ],
       [
        8952,
        18
       ],
       [
        8267,
        55
       ],
       [
        2530,
        57
       ],
       [
        7275,
        57
       ],
       [
        4688,
        58
       ],
       [
        1580,
        37
       ],
       [
        4833,
        58
       ],
       [
        817,
        33
       ],
       [
        828,
        33
       ],
       [
        5938,
        37
       ],
       [
        5949,
        37
       ],
       [
        5101,
        56
       ],
       [
        3666,
        59
       ],
       [
        243,
        35
       ],
       [
        8244,
        62
       ],
       [
        4756,
        58
       ],
       [
        4767,
        58
       ],
       [
        5303,
        38
       ],
       [
        3951,
        57
       ],
       [
        6976,
        34
       ],
       [
        8214,
        39
       ],
       [
        8225,
        39
       ],
       [
        5794,
        37
       ],
       [
        80,
        4
       ],
       [
        9085,
        21
       ],
       [
        8123,
        46
       ],
       [
        4329,
        97
       ],
       [
        7815,
        42
       ],
       [
        2051,
        27
       ],
       [
        2062,
        27
       ],
       [
        4067,
        97
       ],
       [
        9118,
        27
       ],
       [
        3753,
        59
       ],
       [
        8715,
        40
       ],
       [
        8396,
        42
       ],
       [
        6478,
        40
       ],
       [
        5622,
        37
       ],
       [
        4614,
        95
       ],
       [
        4625,
        95
       ],
       [
        375,
        43
       ],
       [
        8750,
        36
       ],
       [
        1572,
        19
       ],
       [
        6063,
        45
       ],
       [
        9175,
        27
       ],
       [
        3149,
        75
       ],
       [
        3160,
        75
       ],
       [
        1007,
        27
       ],
       [
        7978,
        41
       ],
       [
        3498,
        61
       ],
       [
        3183,
        58
       ],
       [
        1332,
        61
       ],
       [
        2769,
        55
       ],
       [
        5585,
        38
       ],
       [
        6086,
        42
       ],
       [
        7940,
        41
       ],
       [
        1891,
        33
       ],
       [
        310,
        43
       ],
       [
        2677,
        57
       ],
       [
        645,
        33
       ],
       [
        1294,
        61
       ],
       [
        9035,
        24
       ],
       [
        4193,
        97
       ],
       [
        2582,
        57
       ],
       [
        6363,
        36
       ],
       [
        1495,
        60
       ],
       [
        942,
        27
       ],
       [
        6500,
        32
       ],
       [
        4340,
        97
       ],
       [
        5550,
        40
       ],
       [
        5561,
        40
       ],
       [
        8156,
        52
       ],
       [
        1256,
        61
       ],
       [
        6987,
        34
       ],
       [
        6998,
        34
       ],
       [
        580,
        34
       ],
       [
        5994,
        34
       ],
       [
        4998,
        57
       ],
       [
        7720,
        42
       ],
       [
        3509,
        61
       ],
       [
        6489,
        22
       ],
       [
        7731,
        42
       ],
       [
        2947,
        47
       ],
       [
        4476,
        97
       ],
       [
        8761,
        36
       ],
       [
        8772,
        36
       ],
       [
        3094,
        75
       ],
       [
        3105,
        75
       ],
       [
        4119,
        97
       ],
       [
        7587,
        43
       ],
       [
        1640,
        37
       ],
       [
        4866,
        58
       ],
       [
        9255,
        27
       ],
       [
        7111,
        37
       ],
       [
        839,
        33
       ],
       [
        850,
        33
       ],
       [
        3854,
        64
       ],
       [
        5971,
        37
       ],
       [
        6442,
        40
       ],
       [
        4778,
        58
       ],
       [
        4789,
        58
       ],
       [
        4800,
        58
       ],
       [
        3824,
        59
       ],
       [
        3835,
        59
       ],
       [
        2821,
        55
       ],
       [
        7187,
        59
       ],
       [
        7198,
        59
       ],
       [
        7209,
        59
       ],
       [
        2593,
        57
       ],
       [
        5693,
        37
       ],
       [
        9096,
        21
       ],
       [
        9107,
        21
       ],
       [
        2854,
        70
       ],
       [
        3451,
        60
       ],
       [
        4245,
        97
       ],
       [
        4701,
        57
       ],
       [
        972,
        27
       ],
       [
        983,
        27
       ],
       [
        8407,
        42
       ],
       [
        1947,
        30
       ],
       [
        8418,
        42
       ],
       [
        8429,
        42
       ],
       [
        8783,
        36
       ],
       [
        6040,
        46
       ],
       [
        9741,
        5
       ],
       [
        7905,
        42
       ],
       [
        4541,
        95
       ],
       [
        1781,
        34
       ],
       [
        5444,
        39
       ],
       [
        6431,
        44
       ],
       [
        3846,
        64
       ],
       [
        7742,
        42
       ],
       [
        3520,
        61
       ],
       [
        3531,
        61
       ],
       [
        8179,
        52
       ],
       [
        8190,
        52
       ],
       [
        2517,
        57
       ],
       [
        6943,
        75
       ],
       [
        6954,
        75
       ],
       [
        1365,
        61
       ],
       [
        264,
        43
       ],
       [
        861,
        33
       ],
       [
        2927,
        59
       ],
       [
        4130,
        97
       ],
       [
        5325,
        42
       ],
       [
        7377,
        47
       ],
       [
        4035,
        97
       ],
       [
        7009,
        38
       ],
       [
        7388,
        44
       ],
       [
        7399,
        44
       ],
       [
        7042,
        35
       ],
       [
        9525,
        4
       ],
       [
        1757,
        36
       ],
       [
        4677,
        95
       ],
       [
        7840,
        42
       ],
       [
        5526,
        40
       ],
       [
        8932,
        20
       ],
       [
        3938,
        57
       ],
       [
        8627,
        40
       ],
       [
        5759,
        37
       ],
       [
        7802,
        42
       ],
       [
        484,
        42
       ],
       [
        8988,
        18
       ],
       [
        2832,
        55
       ],
       [
        5397,
        38
       ],
       [
        1384,
        60
       ],
       [
        8737,
        36
       ],
       [
        362,
        43
       ],
       [
        7552,
        43
       ],
       [
        1531,
        97
       ],
       [
        4256,
        97
       ],
       [
        3542,
        61
       ],
       [
        3993,
        95
       ],
       [
        5503,
        43
       ],
       [
        7965,
        41
       ],
       [
        8099,
        41
       ],
       [
        5655,
        37
       ],
       [
        8794,
        36
       ],
       [
        4392,
        97
       ],
       [
        4403,
        97
       ],
       [
        3983,
        95
       ],
       [
        7676,
        42
       ],
       [
        2702,
        57
       ],
       [
        1319,
        61
       ],
       [
        2866,
        70
       ],
       [
        9235,
        25
       ],
       [
        2756,
        55
       ],
       [
        3653,
        59
       ],
       [
        3204,
        65
       ],
       [
        6965,
        75
       ],
       [
        6222,
        40
       ],
       [
        3226,
        62
       ],
       [
        738,
        33
       ],
       [
        3017,
        77
       ],
       [
        872,
        33
       ],
       [
        883,
        33
       ],
       [
        2664,
        57
       ],
       [
        7928,
        42
       ],
       [
        8201,
        39
       ],
       [
        2569,
        57
       ],
       [
        6350,
        36
       ],
       [
        9072,
        21
       ],
       [
        4811,
        58
       ],
       [
        4182,
        97
       ],
       [
        8110,
        46
       ],
       [
        3891,
        70
       ],
       [
        8143,
        52
       ],
       [
        2843,
        55
       ],
       [
        7220,
        59
       ],
       [
        4214,
        95
       ],
       [
        7231,
        59
       ],
       [
        1723,
        33
       ],
       [
        1472,
        60
       ],
       [
        2000,
        27
       ],
       [
        8440,
        42
       ],
       [
        8451,
        42
       ],
       [
        8462,
        42
       ],
       [
        1540,
        60
       ],
       [
        1803,
        34
       ],
       [
        1814,
        34
       ],
       [
        7574,
        43
       ],
       [
        1616,
        37
       ],
       [
        6149,
        41
       ],
       [
        5734,
        37
       ],
       [
        4308,
        97
       ],
       [
        4046,
        97
       ],
       [
        5715,
        41
       ],
       [
        616,
        34
       ],
       [
        929,
        27
       ],
       [
        8132,
        46
       ],
       [
        4593,
        95
       ],
       [
        4604,
        95
       ],
       [
        3237,
        62
       ],
       [
        4521,
        97
       ],
       [
        2088,
        4
       ],
       [
        4899,
        58
       ],
       [
        4910,
        58
       ],
       [
        4921,
        58
       ],
       [
        6160,
        37
       ],
       [
        8660,
        40
       ],
       [
        2808,
        55
       ],
       [
        8671,
        40
       ],
       [
        10006,
        5
       ],
       [
        3427,
        60
       ],
       [
        5480,
        39
       ],
       [
        8014,
        41
       ],
       [
        5408,
        38
       ],
       [
        5137,
        60
       ],
       [
        5871,
        37
       ],
       [
        4822,
        57
       ],
       [
        9211,
        26
       ],
       [
        8539,
        42
       ],
       [
        8550,
        42
       ],
       [
        5350,
        42
       ],
       [
        9329,
        27
       ],
       [
        6418,
        44
       ],
       [
        1980,
        30
       ],
       [
        9444,
        4
       ],
       [
        5264,
        38
       ],
       [
        4319,
        97
       ],
       [
        6930,
        75
       ],
       [
        636,
        34
       ],
       [
        7709,
        42
       ],
       [
        7029,
        35
       ],
       [
        1436,
        60
       ],
       [
        1447,
        60
       ],
       [
        1733,
        36
       ],
       [
        3215,
        65
       ],
       [
        5784,
        37
       ],
       [
        6881,
        75
       ],
       [
        3028,
        77
       ],
       [
        3039,
        77
       ],
       [
        3050,
        77
       ],
       [
        3553,
        60
       ],
       [
        3564,
        60
       ],
       [
        4466,
        97
       ],
       [
        4844,
        58
       ],
       [
        4855,
        58
       ],
       [
        3438,
        60
       ],
       [
        2038,
        30
       ],
       [
        4098,
        97
       ],
       [
        6843,
        75
       ],
       [
        7778,
        42
       ],
       [
        7789,
        42
       ],
       [
        680,
        36
       ],
       [
        8682,
        40
       ],
       [
        6125,
        42
       ],
       [
        8374,
        63
       ],
       [
        1592,
        37
       ],
       [
        8473,
        42
       ],
       [
        8484,
        42
       ],
       [
        8495,
        42
       ],
       [
        5113,
        56
       ],
       [
        6539,
        32
       ],
       [
        8075,
        41
       ],
       [
        233,
        35
       ],
       [
        8256,
        62
       ],
       [
        1825,
        34
       ],
       [
        2914,
        59
       ],
       [
        7364,
        47
       ],
       [
        3814,
        59
       ],
       [
        3963,
        57
       ],
       [
        9222,
        25
       ],
       [
        5053,
        56
       ],
       [
        7892,
        41
       ],
       [
        5277,
        38
       ],
       [
        3925,
        57
       ],
       [
        962,
        27
       ],
       [
        2986,
        47
       ],
       [
        387,
        43
       ],
       [
        9059,
        21
       ],
       [
        6075,
        45
       ],
       [
        7068,
        35
       ],
       [
        4932,
        58
       ],
       [
        4954,
        58
       ],
       [
        5596,
        38
       ],
       [
        1562,
        37
       ],
       [
        8693,
        40
       ],
       [
        8704,
        40
       ],
       [
        8975,
        18
       ],
       [
        1699,
        33
       ],
       [
        5384,
        38
       ],
       [
        5680,
        37
       ],
       [
        7121,
        37
       ],
       [
        349,
        43
       ],
       [
        520,
        41
       ],
       [
        1355,
        61
       ],
       [
        4109,
        97
       ],
       [
        9294,
        27
       ],
       [
        4014,
        97
       ],
       [
        9188,
        27
       ],
       [
        6856,
        75
       ],
       [
        5642,
        37
       ],
       [
        4656,
        95
       ],
       [
        1068,
        4
       ],
       [
        6258,
        40
       ],
       [
        8561,
        42
       ],
       [
        8572,
        42
       ],
       [
        8583,
        42
       ],
       [
        9025,
        24
       ],
       [
        6136,
        41
       ],
       [
        2013,
        30
       ],
       [
        8911,
        20
       ],
       [
        7541,
        43
       ],
       [
        1687,
        36
       ],
       [
        7132,
        33
       ],
       [
        6209,
        40
       ],
       [
        714,
        33
       ],
       [
        2936,
        59
       ],
       [
        8088,
        41
       ],
       [
        2651,
        57
       ],
       [
        2506,
        66
       ],
       [
        7018,
        38
       ],
       [
        9785,
        4
       ],
       [
        3730,
        59
       ],
       [
        6337,
        36
       ],
       [
        7176,
        57
       ],
       [
        592,
        34
       ],
       [
        5817,
        37
       ],
       [
        3692,
        60
       ],
       [
        3061,
        77
       ],
       [
        5722,
        37
       ],
       [
        3575,
        60
       ],
       [
        3586,
        60
       ],
       [
        3878,
        70
       ],
       [
        3597,
        60
       ],
       [
        4235,
        97
       ],
       [
        425,
        42
       ],
       [
        436,
        42
       ],
       [
        1375,
        61
       ],
       [
        5433,
        38
       ],
       [
        8941,
        20
       ],
       [
        4877,
        58
       ],
       [
        1937,
        30
       ],
       [
        4888,
        58
       ],
       [
        8385,
        40
       ],
       [
        4371,
        97
       ],
       [
        4382,
        97
       ],
       [
        7599,
        43
       ],
       [
        7610,
        43
       ],
       [
        1652,
        37
       ],
       [
        4667,
        95
       ],
       [
        7443,
        42
       ],
       [
        5361,
        45
       ],
       [
        7341,
        40
       ],
       [
        16,
        4
       ],
       [
        399,
        43
       ],
       [
        8517,
        42
       ],
       [
        6561,
        32
       ],
       [
        4161,
        97
       ],
       [
        6906,
        75
       ],
       [
        668,
        33
       ],
       [
        4455,
        95
       ],
       [
        9244,
        25
       ],
       [
        6397,
        36
       ],
       [
        30,
        23
       ],
       [
        1792,
        34
       ],
       [
        5839,
        37
       ],
       [
        1423,
        60
       ],
       [
        6868,
        75
       ],
       [
        1990,
        27
       ],
       [
        2795,
        55
       ],
       [
        8293,
        55
       ],
       [
        2556,
        57
       ],
       [
        2712,
        57
       ],
       [
        6052,
        46
       ],
       [
        1519,
        60
       ],
       [
        2025,
        30
       ],
       [
        4965,
        58
       ],
       [
        1550,
        38
       ],
       [
        5456,
        39
       ],
       [
        918,
        27
       ],
       [
        8726,
        40
       ],
       [
        5124,
        60
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_chnl",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9392,
        18
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ua_narrow",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8236,
        36
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_chnl",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9414,
        18
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        45,
        4
       ],
       [
        78,
        4
       ],
       [
        14,
        4
       ],
       [
        1066,
        4
       ],
       [
        6588,
        4
       ],
       [
        9523,
        4
       ],
       [
        9442,
        4
       ],
       [
        2086,
        4
       ],
       [
        9783,
        4
       ],
       [
        9344,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wrap_brst_1",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5156,
        40
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ua_narrow_0",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5148,
        54
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_bram_ctrl",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10010,
        11
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wrap_brst",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8805,
        20
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_axi",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9485,
        30
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/acc.vhd",
     "__class__": "Path"
    },
    "mtime": 1729930411.5146923,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/acc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "types_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/acc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/acc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sim_1/new/line_buffer_tb.vhd",
     "__class__": "Path"
    },
    "mtime": 1729117004.739271,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sim_1/new/line_buffer_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sim_1/new/line_buffer_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sim_1/new/line_buffer_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt_3.vhd",
     "__class__": "Path"
    },
    "mtime": 1727944775.1195765,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt_3.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt_3.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_stim_gen.vhd",
     "__class__": "Path"
    },
    "mtime": 1729632523.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_stim_gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "DATA_GEN",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        407,
        30
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_stim_gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ALL",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        71,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_stim_gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ABC_TB_PKG",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        72,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_stim_gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_ARITH",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        66,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_stim_gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        65,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_stim_gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_UNSIGNED",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        67,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_stim_gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_MISC",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        68,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/types.vhd",
     "__class__": "Path"
    },
    "mtime": 1729349796.1965053,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/types.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/types.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        76,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/types.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        31,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task2/gcd.vhd",
     "__class__": "Path"
    },
    "mtime": 1727202543.1903772,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task2/gcd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task2/gcd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_0/activehdl/glbl.v",
     "__class__": "Path"
    },
    "mtime": 1708598507.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_0/xsim/glbl.v",
     "__class__": "Path"
    },
    "mtime": 1708598507.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/buffer.vhd",
     "__class__": "Path"
    },
    "mtime": 1729146558.2172878,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/debounce.vhd",
     "__class__": "Path"
    },
    "mtime": 1727727422.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/debounce.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/debounce.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "NUMERIC_STD",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/ram_dp.vhd",
     "__class__": "Path"
    },
    "mtime": 1729720090.1879344,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/ram_dp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/ram_dp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task1/gcd_top.vhd",
     "__class__": "Path"
    },
    "mtime": 1724933288.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task1/gcd_top.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task1/gcd_top.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sources_1/new/line_buffer.vhd",
     "__class__": "Path"
    },
    "mtime": 1729092343.7609398,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sources_1/new/line_buffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/test2.vhd",
     "__class__": "Path"
    },
    "mtime": 1729857565.194244,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/test2.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/test2.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/datapath.vhd",
     "__class__": "Path"
    },
    "mtime": 1727452786.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/datapath.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/datapath.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/data_gen.vhd",
     "__class__": "Path"
    },
    "mtime": 1729632523.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/data_gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ABC_TB_PKG",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        72,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/data_gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "RANDOM",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        122,
        25
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/data_gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_ARITH",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        68,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/data_gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        67,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/data_gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_UNSIGNED",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        69,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_stub.v",
     "__class__": "Path"
    },
    "mtime": 1729632740.8607202,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt.vhd",
     "__class__": "Path"
    },
    "mtime": 1727298879.561787,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/clock_divider.vhd",
     "__class__": "Path"
    },
    "mtime": 1727727422.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/clock_divider.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/clock_divider.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/clock_divider.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Vcomponents",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "UNISIM",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        12,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/lab1/lab1/project_1.srcs/sim_1/new/full_adder_tb.vhd",
     "__class__": "Path"
    },
    "mtime": 1726586167.2567651,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/lab1/lab1/project_1.srcs/sim_1/new/full_adder_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "full_adder",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        38,
        20
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/lab1/lab1/project_1.srcs/sim_1/new/full_adder_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_axi_protocol_chkr.vhd",
     "__class__": "Path"
    },
    "mtime": 1729632523.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_axi_protocol_chkr.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_MISC",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        71,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_axi_protocol_chkr.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ABC_TB_PKG",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        75,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_axi_protocol_chkr.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ALL",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        74,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_axi_protocol_chkr.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_ARITH",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        69,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_axi_protocol_chkr.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        68,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_axi_protocol_chkr.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_UNSIGNED",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        70,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_tb.vhd",
     "__class__": "Path"
    },
    "mtime": 1729632523.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_UNSIGNED",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        65,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_ARITH",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        64,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ALL",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        68,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        63,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_tb.vhd",
     "__class__": "Path"
    },
    "mtime": 1727519877.47068,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/clock.vhd",
     "__class__": "Path"
    },
    "mtime": 1727727422.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/clock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_0/riviera/glbl.v",
     "__class__": "Path"
    },
    "mtime": 1708598507.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_0/questa/glbl.v",
     "__class__": "Path"
    },
    "mtime": 1708598507.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task4/comp.vhd",
     "__class__": "Path"
    },
    "mtime": 1724933288.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task4/comp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        45,
        4
       ],
       [
        24,
        4
       ],
       [
        68,
        4
       ],
       [
        104,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task4/comp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        105,
        4
       ],
       [
        46,
        4
       ],
       [
        25,
        4
       ],
       [
        69,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task2/gcd_top.vhd",
     "__class__": "Path"
    },
    "mtime": 1727200997.047349,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task2/gcd_top.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task2/gcd_top.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/lab1/lab1/project_1.srcs/sources_1/new/full_adder.vhd",
     "__class__": "Path"
    },
    "mtime": 1726585939.8199267,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/lab1/lab1/project_1.srcs/sources_1/new/full_adder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "mtime": 1729632740.6737227,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sources_1/new/buffer.vhd",
     "__class__": "Path"
    },
    "mtime": 1729146155.142246,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sources_1/new/buffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_0/xcelium/glbl.v",
     "__class__": "Path"
    },
    "mtime": 1708598507.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/random.vhd",
     "__class__": "Path"
    },
    "mtime": 1729632523.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/random.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_UNSIGNED",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        70,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/random.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        68,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/random.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_ARITH",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        69,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/types.vhd",
     "__class__": "Path"
    },
    "mtime": 1727727422.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/types.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        61,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/types.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_stub.vhdl",
     "__class__": "Path"
    },
    "mtime": 1729632740.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_stub.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/types_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1729768947.644388,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/types_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_0/vcs/glbl.v",
     "__class__": "Path"
    },
    "mtime": 1708598507.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/synth/axi_bram_ctrl_0.vhd",
     "__class__": "Path"
    },
    "mtime": 1729632538.4712656,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/synth/axi_bram_ctrl_0.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        52,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/synth/axi_bram_ctrl_0.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_bram_ctrl",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "axi_bram_ctrl_v4_1_10",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        56,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/synth/axi_bram_ctrl_0.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        53,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task4/comp.vhd",
     "__class__": "Path"
    },
    "mtime": 1724933288.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task4/comp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        45,
        4
       ],
       [
        24,
        4
       ],
       [
        68,
        4
       ],
       [
        104,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task4/comp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        105,
        4
       ],
       [
        46,
        4
       ],
       [
        25,
        4
       ],
       [
        69,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_exdes.vhd",
     "__class__": "Path"
    },
    "mtime": 1729632523.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_exdes.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        66,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_exdes.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_UNSIGNED",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        68,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_exdes.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vcomponents",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "xpm",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        72,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_exdes.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_ARITH",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        67,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_exdes.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "VCOMPONENTS",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "UNISIM",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        76,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "mtime": 1729632740.9727187,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/comp.vhd",
     "__class__": "Path"
    },
    "mtime": 1724933288.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/comp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        45,
        4
       ],
       [
        24,
        4
       ],
       [
        68,
        4
       ],
       [
        104,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/comp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        105,
        4
       ],
       [
        46,
        4
       ],
       [
        25,
        4
       ],
       [
        69,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/top.vhd",
     "__class__": "Path"
    },
    "mtime": 1727727422.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/top.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/top.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "clock_divider",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        62,
        34
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/top.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "acc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        81,
        32
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/top.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "uart",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        113,
        25
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/top.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/top.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/top.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "debounce",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        71,
        29
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/top.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "controller",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        94,
        31
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/top.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "memory3",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        130,
        28
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd",
     "__class__": "Path"
    },
    "mtime": 1729632538.4752655,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        53,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        52,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_bram_ctrl",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "axi_bram_ctrl_v4_1_10",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        56,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "mtime": 1729632543.6882007,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "wrap_brst_rd",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23637,
        25
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "correct_one_bit",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6558,
        4
       ],
       [
        28376,
        44
       ],
       [
        9961,
        40
       ],
       [
        23930,
        4
       ],
       [
        23457,
        44
       ],
       [
        20458,
        44
       ],
       [
        14535,
        4
       ],
       [
        7807,
        40
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "all",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "unisim",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        68,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "full_axi",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30212,
        4
       ],
       [
        30996,
        28
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_unsigned",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4679,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "wrap_brst",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14531,
        4
       ],
       [
        24955,
        25
       ],
       [
        23926,
        4
       ],
       [
        16179,
        25
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_lite_if",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5369,
        31
       ],
       [
        4980,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_lite",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30211,
        4
       ],
       [
        30854,
        28
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_arith",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        31249,
        4
       ],
       [
        30207,
        4
       ],
       [
        4680,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_bram_ctrl_top",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        31257,
        4
       ],
       [
        31865,
        26
       ],
       [
        31689,
        26
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vcomponents",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "unisim",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        966,
        4
       ],
       [
        1241,
        4
       ],
       [
        3178,
        4
       ],
       [
        4423,
        4
       ],
       [
        3960,
        4
       ],
       [
        3751,
        4
       ],
       [
        4184,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ua_narrow",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        16317,
        29
       ],
       [
        14532,
        4
       ],
       [
        25592,
        29
       ],
       [
        23927,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vcomponents",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "xpm",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        31254,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "correct_one_bit_64",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20608,
        44
       ],
       [
        23931,
        4
       ],
       [
        28561,
        43
       ],
       [
        23566,
        44
       ],
       [
        14536,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "checkbit_handler_64",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14534,
        4
       ],
       [
        23929,
        4
       ],
       [
        28443,
        42
       ],
       [
        28487,
        42
       ],
       [
        23070,
        39
       ],
       [
        21692,
        39
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ecc_gen",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6559,
        4
       ],
       [
        10865,
        34
       ],
       [
        23119,
        36
       ],
       [
        28113,
        34
       ],
       [
        8660,
        34
       ],
       [
        23932,
        4
       ],
       [
        14537,
        4
       ],
       [
        21748,
        36
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "srl_fifo",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23925,
        4
       ],
       [
        27630,
        21
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "parity",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14538,
        4
       ],
       [
        23535,
        38
       ],
       [
        28356,
        36
       ],
       [
        23426,
        36
       ],
       [
        20570,
        38
       ],
       [
        7778,
        32
       ],
       [
        23382,
        36
       ],
       [
        20375,
        36
       ],
       [
        20419,
        36
       ],
       [
        20532,
        38
       ],
       [
        9932,
        32
       ],
       [
        20576,
        38
       ],
       [
        28532,
        38
       ],
       [
        7786,
        32
       ],
       [
        23529,
        38
       ],
       [
        6556,
        4
       ],
       [
        20427,
        36
       ],
       [
        20538,
        38
       ],
       [
        23374,
        36
       ],
       [
        23418,
        36
       ],
       [
        28348,
        36
       ],
       [
        20383,
        36
       ],
       [
        28538,
        38
       ],
       [
        9940,
        32
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "wr_chnl",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29869,
        23
       ],
       [
        28973,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6551,
        4
       ],
       [
        375,
        4
       ],
       [
        419,
        4
       ],
       [
        30206,
        4
       ],
       [
        4409,
        4
       ],
       [
        1213,
        4
       ],
       [
        12330,
        4
       ],
       [
        13340,
        4
       ],
       [
        3152,
        4
       ],
       [
        11339,
        4
       ],
       [
        11874,
        4
       ],
       [
        3748,
        4
       ],
       [
        66,
        4
       ],
       [
        924,
        4
       ],
       [
        4976,
        4
       ],
       [
        3957,
        4
       ],
       [
        28966,
        4
       ],
       [
        4181,
        4
       ],
       [
        31248,
        4
       ],
       [
        23921,
        4
       ],
       [
        4678,
        7
       ],
       [
        14527,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_bram_ctrl_funcs",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23933,
        4
       ],
       [
        31258,
        4
       ],
       [
        6560,
        4
       ],
       [
        13344,
        4
       ],
       [
        4981,
        4
       ],
       [
        30213,
        4
       ],
       [
        12334,
        4
       ],
       [
        11878,
        4
       ],
       [
        28970,
        4
       ],
       [
        14539,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_bram_ctrl_funcs",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        424,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "lite_ecc_reg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6555,
        4
       ],
       [
        9092,
        32
       ],
       [
        29615,
        36
       ],
       [
        7087,
        32
       ],
       [
        29509,
        36
       ],
       [
        28971,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "rd_chnl",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28974,
        4
       ],
       [
        29963,
        23
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "checkbit_handler",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8569,
        38
       ],
       [
        10801,
        38
       ],
       [
        28269,
        42
       ],
       [
        23928,
        4
       ],
       [
        6557,
        4
       ],
       [
        8596,
        38
       ],
       [
        21645,
        39
       ],
       [
        10774,
        38
       ],
       [
        14533,
        4
       ],
       [
        28305,
        42
       ],
       [
        23028,
        39
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6552,
        4
       ],
       [
        12331,
        4
       ],
       [
        11875,
        4
       ],
       [
        420,
        4
       ],
       [
        31250,
        4
       ],
       [
        11340,
        4
       ],
       [
        30208,
        4
       ],
       [
        4977,
        4
       ],
       [
        23922,
        4
       ],
       [
        28967,
        4
       ],
       [
        14528,
        4
       ],
       [
        13341,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "sng_port_arb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28972,
        4
       ],
       [
        29803,
        28
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/memory3.vhd",
     "__class__": "Path"
    },
    "mtime": 1727727422.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/memory3.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_unsigned",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/memory3.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task2/debounce.vhd",
     "__class__": "Path"
    },
    "mtime": 1727201891.386621,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task2/debounce.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task2/debounce.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/addr_gen.vhd",
     "__class__": "Path"
    },
    "mtime": 1729632523.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/addr_gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_UNSIGNED",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        71,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/addr_gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_ARITH",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        70,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/addr_gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        69,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt_4.vhd",
     "__class__": "Path"
    },
    "mtime": 1727457306.8216639,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt_4.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt_4.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_synth.vhd",
     "__class__": "Path"
    },
    "mtime": 1729632523.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_synth.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_MISC",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        72,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_synth.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ABC_TB_PKG",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        82,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_synth.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "AXI_CHECKER",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        295,
        33
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_synth.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_UNSIGNED",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        69,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_synth.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_ARITH",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        70,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_synth.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ALL",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        81,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_synth.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TEXTIO",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "STD",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        75,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_synth.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vcomponents",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "unisim",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        78,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_synth.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        68,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_synth.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "NUMERIC_STD",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        71,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt_2.vhd",
     "__class__": "Path"
    },
    "mtime": 1727958503.7710927,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt_2.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt_2.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/acc2.vhd",
     "__class__": "Path"
    },
    "mtime": 1729855294.7923,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/acc2.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/acc2.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/acc2.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "mtime": 1729632538.4702654,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_bram_ctrl_funcs",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        424,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "lite_ecc_reg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6555,
        4
       ],
       [
        9092,
        32
       ],
       [
        29615,
        36
       ],
       [
        7087,
        32
       ],
       [
        29509,
        36
       ],
       [
        28971,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_arith",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        31249,
        4
       ],
       [
        30207,
        4
       ],
       [
        4680,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "rd_chnl",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28974,
        4
       ],
       [
        29963,
        23
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vcomponents",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "xpm",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        31254,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "checkbit_handler",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8569,
        38
       ],
       [
        10801,
        38
       ],
       [
        28269,
        42
       ],
       [
        23928,
        4
       ],
       [
        6557,
        4
       ],
       [
        8596,
        38
       ],
       [
        21645,
        39
       ],
       [
        10774,
        38
       ],
       [
        14533,
        4
       ],
       [
        28305,
        42
       ],
       [
        23028,
        39
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6551,
        4
       ],
       [
        375,
        4
       ],
       [
        419,
        4
       ],
       [
        30206,
        4
       ],
       [
        4409,
        4
       ],
       [
        1213,
        4
       ],
       [
        12330,
        4
       ],
       [
        13340,
        4
       ],
       [
        3152,
        4
       ],
       [
        11339,
        4
       ],
       [
        11874,
        4
       ],
       [
        3748,
        4
       ],
       [
        66,
        4
       ],
       [
        924,
        4
       ],
       [
        4976,
        4
       ],
       [
        3957,
        4
       ],
       [
        28966,
        4
       ],
       [
        4181,
        4
       ],
       [
        31248,
        4
       ],
       [
        23921,
        4
       ],
       [
        4678,
        7
       ],
       [
        14527,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_bram_ctrl_funcs",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23933,
        4
       ],
       [
        31258,
        4
       ],
       [
        6560,
        4
       ],
       [
        13344,
        4
       ],
       [
        4981,
        4
       ],
       [
        30213,
        4
       ],
       [
        12334,
        4
       ],
       [
        11878,
        4
       ],
       [
        28970,
        4
       ],
       [
        14539,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "sng_port_arb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28972,
        4
       ],
       [
        29803,
        28
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "wrap_brst_rd",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23637,
        25
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "correct_one_bit",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6558,
        4
       ],
       [
        28376,
        44
       ],
       [
        9961,
        40
       ],
       [
        23930,
        4
       ],
       [
        23457,
        44
       ],
       [
        20458,
        44
       ],
       [
        14535,
        4
       ],
       [
        7807,
        40
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "all",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "unisim",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        68,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "full_axi",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30212,
        4
       ],
       [
        30996,
        28
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_lite_if",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5369,
        31
       ],
       [
        4980,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "wrap_brst",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14531,
        4
       ],
       [
        24955,
        25
       ],
       [
        23926,
        4
       ],
       [
        16179,
        25
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_lite",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30211,
        4
       ],
       [
        30854,
        28
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_bram_ctrl_top",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        31257,
        4
       ],
       [
        31865,
        26
       ],
       [
        31689,
        26
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vcomponents",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "unisim",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        966,
        4
       ],
       [
        1241,
        4
       ],
       [
        3178,
        4
       ],
       [
        4423,
        4
       ],
       [
        3960,
        4
       ],
       [
        3751,
        4
       ],
       [
        4184,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ua_narrow",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        16317,
        29
       ],
       [
        14532,
        4
       ],
       [
        25592,
        29
       ],
       [
        23927,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6552,
        4
       ],
       [
        12331,
        4
       ],
       [
        11875,
        4
       ],
       [
        420,
        4
       ],
       [
        31250,
        4
       ],
       [
        11340,
        4
       ],
       [
        30208,
        4
       ],
       [
        4977,
        4
       ],
       [
        23922,
        4
       ],
       [
        28967,
        4
       ],
       [
        14528,
        4
       ],
       [
        13341,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "correct_one_bit_64",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20608,
        44
       ],
       [
        23931,
        4
       ],
       [
        28561,
        43
       ],
       [
        23566,
        44
       ],
       [
        14536,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_unsigned",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4679,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ecc_gen",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6559,
        4
       ],
       [
        10865,
        34
       ],
       [
        23119,
        36
       ],
       [
        28113,
        34
       ],
       [
        8660,
        34
       ],
       [
        23932,
        4
       ],
       [
        14537,
        4
       ],
       [
        21748,
        36
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "srl_fifo",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23925,
        4
       ],
       [
        27630,
        21
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "parity",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14538,
        4
       ],
       [
        23535,
        38
       ],
       [
        28356,
        36
       ],
       [
        23426,
        36
       ],
       [
        20570,
        38
       ],
       [
        7778,
        32
       ],
       [
        23382,
        36
       ],
       [
        20375,
        36
       ],
       [
        20419,
        36
       ],
       [
        20532,
        38
       ],
       [
        9932,
        32
       ],
       [
        20576,
        38
       ],
       [
        28532,
        38
       ],
       [
        7786,
        32
       ],
       [
        23529,
        38
       ],
       [
        6556,
        4
       ],
       [
        20427,
        36
       ],
       [
        20538,
        38
       ],
       [
        23374,
        36
       ],
       [
        23418,
        36
       ],
       [
        28348,
        36
       ],
       [
        20383,
        36
       ],
       [
        28538,
        38
       ],
       [
        9940,
        32
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "checkbit_handler_64",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14534,
        4
       ],
       [
        23929,
        4
       ],
       [
        28443,
        42
       ],
       [
        28487,
        42
       ],
       [
        23070,
        39
       ],
       [
        21692,
        39
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "wr_chnl",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29869,
        23
       ],
       [
        28973,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/fsm.vhd",
     "__class__": "Path"
    },
    "mtime": 1727453102.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/fsm.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/fsm.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task1/gcd_tb.vhd",
     "__class__": "Path"
    },
    "mtime": 1724933288.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task1/gcd_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task1/gcd_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/sobel acc_1_tb.vhd",
     "__class__": "Path"
    },
    "mtime": 1729507591.981798,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/sobel acc_1_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/sobel acc_1_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        29,
        4
       ],
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "mtime": 1729632741.040718,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_bram_ctrl_0_wrap_brst",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8813,
        20
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "VCOMPONENTS",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "UNISIM",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        946,
        27
       ],
       [
        4610,
        95
       ],
       [
        7063,
        35
       ],
       [
        4527,
        97
       ],
       [
        4927,
        58
       ],
       [
        4938,
        58
       ],
       [
        9327,
        27
       ],
       [
        9799,
        4
       ],
       [
        2814,
        55
       ],
       [
        8334,
        55
       ],
       [
        5686,
        37
       ],
       [
        3388,
        61
       ],
       [
        3433,
        60
       ],
       [
        3444,
        60
       ],
       [
        8514,
        40
       ],
       [
        5486,
        39
       ],
       [
        4104,
        97
       ],
       [
        9289,
        27
       ],
       [
        9172,
        27
       ],
       [
        976,
        27
       ],
       [
        987,
        27
       ],
       [
        4828,
        57
       ],
       [
        9354,
        4
       ],
       [
        1951,
        30
       ],
       [
        5648,
        37
       ],
       [
        7165,
        33
       ],
       [
        7176,
        33
       ],
       [
        9020,
        24
       ],
       [
        8369,
        63
       ],
       [
        8906,
        20
       ],
       [
        8624,
        42
       ],
       [
        7484,
        42
       ],
       [
        6215,
        40
       ],
       [
        7108,
        29
       ],
       [
        1369,
        61
       ],
       [
        268,
        43
       ],
       [
        3820,
        59
       ],
       [
        2657,
        57
       ],
       [
        8083,
        41
       ],
       [
        2512,
        66
       ],
       [
        2992,
        47
       ],
       [
        7305,
        57
       ],
       [
        6081,
        45
       ],
       [
        3056,
        77
       ],
       [
        3067,
        77
       ],
       [
        3570,
        60
       ],
       [
        3581,
        60
       ],
       [
        4241,
        97
       ],
       [
        8045,
        41
       ],
       [
        4472,
        97
       ],
       [
        4861,
        58
       ],
       [
        4872,
        58
       ],
       [
        4883,
        58
       ],
       [
        49,
        4
       ],
       [
        4115,
        97
       ],
       [
        7418,
        46
       ],
       [
        488,
        42
       ],
       [
        8970,
        18
       ],
       [
        6131,
        42
       ],
       [
        4662,
        95
       ],
       [
        5390,
        38
       ],
       [
        1388,
        60
       ],
       [
        5367,
        45
       ],
       [
        7651,
        43
       ],
       [
        7662,
        43
       ],
       [
        1535,
        97
       ],
       [
        8646,
        42
       ],
       [
        7495,
        42
       ],
       [
        7506,
        42
       ],
       [
        6567,
        32
       ],
       [
        6264,
        40
       ],
       [
        2942,
        59
       ],
       [
        6901,
        75
       ],
       [
        1323,
        61
       ],
       [
        6046,
        46
       ],
       [
        1761,
        36
       ],
       [
        5823,
        37
       ],
       [
        5450,
        39
       ],
       [
        3698,
        60
       ],
       [
        8919,
        20
       ],
       [
        876,
        33
       ],
       [
        865,
        33
       ],
       [
        5283,
        38
       ],
       [
        5439,
        38
       ],
       [
        8288,
        55
       ],
       [
        2562,
        57
       ],
       [
        6343,
        36
       ],
       [
        4960,
        58
       ],
       [
        4971,
        58
       ],
       [
        3592,
        60
       ],
       [
        3884,
        70
       ],
       [
        1727,
        33
       ],
       [
        5130,
        60
       ],
       [
        366,
        43
       ],
       [
        4377,
        97
       ],
       [
        4388,
        97
       ],
       [
        7874,
        42
       ],
       [
        7429,
        46
       ],
       [
        2004,
        27
       ],
       [
        4020,
        97
       ],
       [
        4031,
        97
       ],
       [
        4673,
        95
       ],
       [
        4578,
        95
       ],
       [
        1544,
        60
       ],
       [
        1807,
        34
       ],
       [
        1818,
        34
       ],
       [
        4461,
        95
       ],
       [
        7836,
        42
       ],
       [
        1620,
        37
       ],
       [
        3785,
        59
       ],
       [
        6142,
        41
       ],
       [
        7129,
        37
       ],
       [
        7349,
        40
       ],
       [
        8928,
        20
       ],
       [
        8657,
        42
       ],
       [
        7517,
        42
       ],
       [
        843,
        33
       ],
       [
        742,
        33
       ],
       [
        9196,
        27
       ],
       [
        887,
        33
       ],
       [
        3736,
        59
       ],
       [
        7999,
        41
       ],
       [
        7327,
        57
       ],
       [
        7338,
        57
       ],
       [
        620,
        34
       ],
       [
        922,
        27
       ],
       [
        933,
        27
       ],
       [
        5845,
        37
       ],
       [
        2872,
        70
       ],
       [
        5728,
        37
       ],
       [
        3614,
        60
       ],
       [
        3603,
        60
       ],
       [
        7250,
        57
       ],
       [
        7261,
        57
       ],
       [
        3989,
        95
       ],
       [
        2801,
        55
       ],
       [
        7961,
        41
       ],
       [
        3481,
        61
       ],
       [
        6024,
        35
       ],
       [
        82,
        4
       ],
       [
        3375,
        61
       ],
       [
        7440,
        46
       ],
       [
        6532,
        32
       ],
       [
        7152,
        33
       ],
       [
        8356,
        63
       ],
       [
        7528,
        42
       ],
       [
        1984,
        30
       ],
       [
        4440,
        97
       ],
       [
        4167,
        97
       ],
       [
        640,
        34
       ],
       [
        2979,
        47
       ],
       [
        1440,
        60
       ],
       [
        1451,
        60
       ],
       [
        4536,
        97
       ],
       [
        7050,
        35
       ],
       [
        2092,
        4
       ],
       [
        9314,
        27
       ],
       [
        1974,
        30
       ],
       [
        8310,
        55
       ],
       [
        8321,
        55
       ],
       [
        3492,
        61
       ],
       [
        5673,
        37
       ],
       [
        2729,
        57
       ],
       [
        2042,
        30
       ],
       [
        7361,
        40
       ],
       [
        9276,
        27
       ],
       [
        684,
        36
       ],
       [
        5521,
        43
       ],
       [
        754,
        33
       ],
       [
        6297,
        35
       ],
       [
        6118,
        42
       ],
       [
        6035,
        35
       ],
       [
        4293,
        97
       ],
       [
        4304,
        97
       ],
       [
        1596,
        37
       ],
       [
        5095,
        56
       ],
       [
        3723,
        60
       ],
       [
        4589,
        95
       ],
       [
        7095,
        29
       ],
       [
        1829,
        34
       ],
       [
        4517,
        97
       ],
       [
        9150,
        27
       ],
       [
        2907,
        59
       ],
       [
        9161,
        27
       ],
       [
        3012,
        75
       ],
       [
        3287,
        60
       ],
       [
        7684,
        42
       ],
       [
        7695,
        42
       ],
       [
        1737,
        36
       ],
       [
        5810,
        37
       ],
       [
        7926,
        42
       ],
       [
        4083,
        97
       ],
       [
        8032,
        41
       ],
       [
        5270,
        38
       ],
       [
        5426,
        38
       ],
       [
        966,
        27
       ],
       [
        5867,
        37
       ],
       [
        8275,
        55
       ],
       [
        9207,
        26
       ],
       [
        6330,
        36
       ],
       [
        5309,
        38
       ],
       [
        391,
        43
       ],
       [
        3625,
        60
       ],
       [
        3636,
        60
       ],
       [
        7283,
        57
       ],
       [
        7294,
        57
       ],
       [
        247,
        35
       ],
       [
        1566,
        37
       ],
       [
        1703,
        33
       ],
       [
        3177,
        58
       ],
       [
        5578,
        37
       ],
       [
        353,
        43
       ],
       [
        7087,
        29
       ],
       [
        7861,
        42
       ],
       [
        1359,
        61
       ],
       [
        3810,
        59
       ],
       [
        2625,
        57
       ],
       [
        6984,
        34
       ],
       [
        5004,
        57
       ],
       [
        1072,
        4
       ],
       [
        6251,
        40
       ],
       [
        7823,
        42
       ],
       [
        6178,
        37
       ],
       [
        3978,
        57
       ],
       [
        3298,
        60
       ],
       [
        3309,
        60
       ],
       [
        4209,
        97
       ],
       [
        3772,
        59
       ],
       [
        7706,
        42
       ],
       [
        2017,
        30
       ],
       [
        1785,
        34
       ],
       [
        1691,
        36
       ],
       [
        8758,
        36
       ],
       [
        5753,
        37
       ],
       [
        6202,
        40
       ],
       [
        4094,
        97
       ],
       [
        718,
        33
       ],
       [
        3909,
        70
       ],
       [
        3920,
        70
       ],
       [
        7774,
        42
       ],
       [
        2644,
        57
       ],
       [
        8960,
        18
       ],
       [
        3001,
        47
       ],
       [
        7986,
        41
       ],
       [
        2549,
        57
       ],
       [
        4641,
        95
       ],
       [
        596,
        34
       ],
       [
        5988,
        34
       ],
       [
        3871,
        70
       ],
       [
        5497,
        43
       ],
       [
        429,
        42
       ],
       [
        440,
        42
       ],
       [
        1379,
        61
       ],
       [
        2751,
        57
       ],
       [
        3685,
        59
       ],
       [
        7948,
        41
       ],
       [
        5320,
        38
       ],
       [
        8252,
        62
       ],
       [
        524,
        41
       ],
       [
        1656,
        37
       ],
       [
        8222,
        39
       ],
       [
        8233,
        39
       ],
       [
        9054,
        21
       ],
       [
        5071,
        56
       ],
       [
        3647,
        59
       ],
       [
        9093,
        21
       ],
       [
        8131,
        46
       ],
       [
        4482,
        97
       ],
       [
        9126,
        27
       ],
       [
        8164,
        52
       ],
       [
        6458,
        40
       ],
       [
        403,
        43
       ],
       [
        5889,
        41
       ],
       [
        8404,
        42
       ],
       [
        9183,
        27
       ],
       [
        672,
        33
       ],
       [
        3320,
        60
       ],
       [
        7717,
        42
       ],
       [
        7728,
        42
       ],
       [
        1851,
        33
       ],
       [
        3400,
        61
       ],
       [
        5977,
        37
       ],
       [
        4356,
        97
       ],
       [
        4367,
        97
       ],
       [
        7595,
        43
       ],
       [
        4010,
        97
       ],
       [
        1994,
        27
       ],
       [
        2788,
        55
       ],
       [
        5900,
        37
       ],
       [
        5911,
        37
       ],
       [
        3468,
        61
       ],
       [
        1941,
        30
       ],
       [
        4652,
        95
       ],
       [
        5638,
        37
       ],
       [
        6841,
        75
       ],
       [
        4557,
        95
       ],
       [
        1512,
        60
       ],
       [
        1523,
        60
       ],
       [
        7316,
        57
       ],
       [
        2029,
        30
       ],
       [
        2696,
        57
       ],
       [
        4718,
        58
       ],
       [
        4729,
        58
       ],
       [
        9043,
        24
       ],
       [
        7119,
        37
       ],
       [
        6105,
        42
       ],
       [
        3254,
        64
       ],
       [
        2502,
        66
       ],
       [
        6995,
        34
       ],
       [
        7006,
        34
       ],
       [
        7195,
        59
       ],
       [
        1476,
        60
       ],
       [
        1773,
        36
       ],
       [
        5015,
        57
       ],
       [
        5026,
        57
       ],
       [
        5037,
        57
       ],
       [
        5082,
        56
       ],
       [
        5835,
        37
       ],
       [
        3852,
        64
       ],
       [
        6273,
        40
       ],
       [
        8492,
        42
       ],
       [
        9104,
        21
       ],
       [
        661,
        36
       ],
       [
        4493,
        97
       ],
       [
        4504,
        97
       ],
       [
        2894,
        59
       ],
       [
        3331,
        60
       ],
       [
        3342,
        60
       ],
       [
        7739,
        42
       ],
       [
        8057,
        41
       ],
       [
        3122,
        75
       ],
       [
        3133,
        75
       ],
       [
        1796,
        34
       ],
       [
        2966,
        47
       ],
       [
        1427,
        60
       ],
       [
        8415,
        42
       ],
       [
        8769,
        36
       ],
       [
        8780,
        36
       ],
       [
        7913,
        42
       ],
       [
        7673,
        42
       ],
       [
        4683,
        95
       ],
       [
        535,
        27
       ],
       [
        5854,
        37
       ],
       [
        9454,
        4
       ],
       [
        3411,
        61
       ],
       [
        3422,
        61
       ],
       [
        5296,
        38
       ],
       [
        6951,
        75
       ],
       [
        4272,
        97
       ],
       [
        7396,
        44
       ],
       [
        7017,
        38
       ],
       [
        6284,
        35
       ],
       [
        5615,
        38
       ],
       [
        6557,
        32
       ],
       [
        6579,
        32
       ],
       [
        4419,
        97
       ],
       [
        4146,
        97
       ],
       [
        4157,
        97
       ],
       [
        4568,
        95
       ],
       [
        340,
        43
       ],
       [
        5699,
        37
       ],
       [
        5710,
        37
       ],
       [
        2718,
        57
       ],
       [
        4451,
        95
       ],
       [
        6058,
        46
       ],
       [
        7206,
        59
       ],
       [
        7217,
        59
       ],
       [
        2860,
        70
       ],
       [
        9263,
        27
       ],
       [
        2612,
        57
       ],
       [
        6393,
        36
       ],
       [
        5462,
        39
       ],
       [
        5473,
        39
       ],
       [
        3710,
        60
       ],
       [
        6519,
        32
       ],
       [
        8635,
        40
       ],
       [
        9115,
        21
       ],
       [
        6238,
        40
       ],
       [
        1964,
        30
       ],
       [
        6864,
        75
       ],
       [
        4949,
        57
       ],
       [
        6596,
        4
       ],
       [
        1286,
        61
       ],
       [
        8426,
        42
       ],
       [
        8437,
        42
       ],
       [
        1487,
        60
       ],
       [
        2708,
        57
       ],
       [
        9007,
        24
       ],
       [
        6013,
        34
       ],
       [
        8893,
        20
       ],
       [
        7549,
        43
       ],
       [
        7560,
        43
       ],
       [
        3353,
        60
       ],
       [
        4230,
        95
       ],
       [
        5257,
        38
       ],
       [
        7750,
        42
       ],
       [
        2536,
        57
       ],
       [
        6317,
        36
       ],
       [
        8096,
        41
       ],
       [
        8107,
        41
       ],
       [
        8791,
        36
       ],
       [
        7385,
        47
       ],
       [
        4283,
        97
       ],
       [
        5344,
        42
       ],
       [
        7407,
        44
       ],
       [
        5922,
        37
       ],
       [
        5933,
        37
       ],
       [
        5944,
        37
       ],
       [
        416,
        42
       ],
       [
        5379,
        45
       ],
       [
        7848,
        42
       ],
       [
        4740,
        58
       ],
       [
        4751,
        58
       ],
       [
        1632,
        37
       ],
       [
        3797,
        59
       ],
       [
        8940,
        20
       ],
       [
        3957,
        57
       ],
       [
        8209,
        39
       ],
       [
        5778,
        37
       ],
       [
        3265,
        64
       ],
       [
        3276,
        64
       ],
       [
        9080,
        21
       ],
       [
        302,
        43
       ],
       [
        7810,
        42
       ],
       [
        4062,
        97
       ],
       [
        4073,
        97
       ],
       [
        8996,
        18
       ],
       [
        3748,
        59
       ],
       [
        7228,
        59
       ],
       [
        5048,
        57
       ],
       [
        766,
        34
       ],
       [
        4620,
        95
       ],
       [
        8525,
        42
       ],
       [
        5740,
        37
       ],
       [
        3364,
        60
       ],
       [
        237,
        35
       ],
       [
        465,
        42
       ],
       [
        3144,
        75
       ],
       [
        3155,
        75
       ],
       [
        7973,
        41
       ],
       [
        8448,
        42
       ],
       [
        8802,
        36
       ],
       [
        572,
        34
       ],
       [
        9243,
        25
       ],
       [
        3243,
        62
       ],
       [
        2775,
        55
       ],
       [
        3672,
        59
       ],
       [
        8198,
        52
       ],
       [
        1917,
        30
       ],
       [
        1928,
        30
       ],
       [
        6962,
        75
       ],
       [
        6973,
        75
       ],
       [
        4762,
        58
       ],
       [
        294,
        43
       ],
       [
        2683,
        57
       ],
       [
        4694,
        58
       ],
       [
        546,
        26
       ],
       [
        4188,
        97
       ],
       [
        4199,
        97
       ],
       [
        6306,
        35
       ],
       [
        2066,
        27
       ],
       [
        2077,
        27
       ],
       [
        4430,
        97
       ],
       [
        8734,
        40
       ],
       [
        8118,
        46
       ],
       [
        8140,
        46
       ],
       [
        2740,
        57
       ],
       [
        5545,
        40
       ],
       [
        5556,
        40
       ],
       [
        7239,
        59
       ],
       [
        8151,
        52
       ],
       [
        2634,
        57
       ],
       [
        1251,
        61
       ],
       [
        2489,
        66
       ],
       [
        1576,
        19
       ],
       [
        8668,
        40
       ],
       [
        1463,
        60
       ],
       [
        257,
        35
       ],
       [
        5800,
        37
       ],
       [
        6069,
        45
       ],
       [
        4982,
        57
       ],
       [
        4993,
        57
       ],
       [
        1024,
        27
       ],
       [
        3759,
        59
       ],
       [
        8022,
        41
       ],
       [
        8459,
        42
       ],
       [
        8470,
        42
       ],
       [
        777,
        34
       ],
       [
        788,
        34
       ],
       [
        1414,
        60
       ],
       [
        8745,
        36
       ],
       [
        3078,
        75
       ],
       [
        3089,
        75
       ],
       [
        3100,
        75
       ],
       [
        7571,
        43
       ],
       [
        7582,
        43
       ],
       [
        476,
        42
       ],
       [
        909,
        27
       ],
       [
        898,
        27
       ],
       [
        1349,
        61
       ],
       [
        1840,
        33
       ],
       [
        3860,
        64
       ],
       [
        5955,
        37
       ],
       [
        5966,
        37
       ],
       [
        5107,
        56
       ],
       [
        6092,
        42
       ],
       [
        4773,
        58
       ],
       [
        4784,
        58
       ],
       [
        6889,
        75
       ],
       [
        8679,
        40
       ],
       [
        2588,
        57
       ],
       [
        1749,
        36
       ],
       [
        6369,
        36
       ],
       [
        6380,
        36
       ],
       [
        6506,
        32
       ],
       [
        4335,
        97
       ],
       [
        4346,
        97
       ],
       [
        6545,
        32
       ],
       [
        3199,
        58
       ],
       [
        6495,
        22
       ],
       [
        799,
        34
       ],
       [
        9219,
        26
       ],
       [
        5628,
        37
       ],
       [
        4631,
        95
       ],
       [
        8558,
        42
       ],
       [
        9337,
        27
       ],
       [
        8382,
        63
       ],
       [
        6437,
        44
       ],
       [
        1035,
        27
       ],
       [
        1046,
        27
       ],
       [
        5244,
        38
       ],
       [
        8481,
        42
       ],
       [
        3504,
        61
       ],
       [
        3515,
        61
       ],
       [
        3526,
        61
       ],
       [
        3189,
        58
       ],
       [
        8174,
        52
       ],
       [
        2953,
        47
       ],
       [
        6938,
        75
       ],
       [
        4125,
        97
       ],
       [
        5331,
        42
       ],
       [
        5591,
        38
       ],
       [
        5602,
        38
       ],
       [
        9755,
        5
       ],
       [
        4795,
        58
       ],
       [
        8345,
        55
       ],
       [
        327,
        43
       ],
       [
        1311,
        61
       ],
       [
        1608,
        37
       ],
       [
        2599,
        57
       ],
       [
        1714,
        36
       ],
       [
        5765,
        37
       ],
       [
        708,
        36
       ],
       [
        730,
        33
       ],
       [
        5567,
        40
       ],
       [
        6851,
        75
       ],
       [
        3830,
        59
       ],
       [
        3841,
        59
       ],
       [
        7786,
        42
       ],
       [
        1273,
        61
       ],
       [
        8690,
        40
       ],
       [
        2827,
        55
       ],
       [
        8701,
        40
       ],
       [
        608,
        34
       ],
       [
        3457,
        60
       ],
       [
        6000,
        34
       ],
       [
        5119,
        56
       ],
       [
        4251,
        97
       ],
       [
        224,
        35
       ],
       [
        32,
        23
       ],
       [
        452,
        42
       ],
       [
        5509,
        43
       ],
       [
        559,
        25
       ],
       [
        810,
        34
       ],
       [
        2523,
        57
       ],
       [
        8569,
        42
       ],
       [
        8264,
        62
       ],
       [
        3111,
        75
       ],
       [
        4136,
        97
       ],
       [
        2933,
        59
       ],
       [
        4547,
        95
       ],
       [
        7372,
        47
       ],
       [
        9033,
        24
       ],
       [
        9230,
        25
       ],
       [
        3659,
        59
       ],
       [
        7900,
        41
       ],
       [
        1862,
        33
       ],
       [
        1873,
        33
       ],
       [
        8187,
        52
       ],
       [
        281,
        43
       ],
       [
        6448,
        40
       ],
       [
        3944,
        57
       ],
       [
        7037,
        35
       ],
       [
        9067,
        21
       ],
       [
        4806,
        58
       ],
       [
        4817,
        58
       ],
       [
        7076,
        35
       ],
       [
        628,
        34
       ],
       [
        7539,
        43
       ],
       [
        5532,
        40
       ],
       [
        8712,
        40
       ],
       [
        2838,
        55
       ],
       [
        2849,
        55
       ],
       [
        4220,
        95
       ],
       [
        6413,
        36
       ],
       [
        1238,
        61
       ],
       [
        1554,
        38
       ],
       [
        8393,
        40
       ],
       [
        7607,
        43
       ],
       [
        4262,
        97
       ],
       [
        9302,
        27
       ],
       [
        7797,
        42
       ],
       [
        4707,
        57
       ],
       [
        1000,
        27
       ],
       [
        8983,
        18
       ],
       [
        1680,
        33
       ],
       [
        5661,
        37
       ],
       [
        8580,
        42
       ],
       [
        7451,
        42
       ],
       [
        8591,
        42
       ],
       [
        6403,
        36
       ],
       [
        1057,
        27
       ],
       [
        8503,
        42
       ],
       [
        3537,
        61
       ],
       [
        3548,
        61
       ],
       [
        6189,
        40
       ],
       [
        2762,
        55
       ],
       [
        7140,
        33
       ],
       [
        6228,
        40
       ],
       [
        4398,
        97
       ],
       [
        2670,
        57
       ],
       [
        4041,
        97
       ],
       [
        4052,
        97
       ],
       [
        1584,
        37
       ],
       [
        7026,
        38
       ],
       [
        7184,
        57
       ],
       [
        821,
        33
       ],
       [
        1668,
        36
       ],
       [
        4599,
        95
       ],
       [
        3232,
        62
       ],
       [
        695,
        33
       ],
       [
        3897,
        70
       ],
       [
        4894,
        58
       ],
       [
        4905,
        58
       ],
       [
        4916,
        58
       ],
       [
        8949,
        20
       ],
       [
        8301,
        55
       ],
       [
        7618,
        43
       ],
       [
        7936,
        42
       ],
       [
        2055,
        27
       ],
       [
        501,
        42
       ],
       [
        512,
        42
       ],
       [
        8723,
        40
       ],
       [
        10020,
        5
       ],
       [
        5403,
        38
       ],
       [
        5414,
        38
       ],
       [
        9139,
        27
       ],
       [
        1401,
        60
       ],
       [
        6471,
        40
       ],
       [
        379,
        43
       ],
       [
        7887,
        42
       ],
       [
        3999,
        95
       ],
       [
        65,
        23
       ],
       [
        4178,
        97
       ],
       [
        1011,
        27
       ],
       [
        8602,
        42
       ],
       [
        4409,
        97
       ],
       [
        6914,
        75
       ],
       [
        6925,
        75
       ],
       [
        1336,
        61
       ],
       [
        832,
        33
       ],
       [
        2883,
        70
       ],
       [
        9252,
        25
       ],
       [
        6155,
        41
       ],
       [
        7272,
        57
       ],
       [
        3210,
        65
       ],
       [
        3221,
        65
       ],
       [
        5790,
        37
       ],
       [
        1884,
        33
       ],
       [
        1895,
        33
       ],
       [
        1906,
        33
       ],
       [
        314,
        43
       ],
       [
        3023,
        77
       ],
       [
        3034,
        77
       ],
       [
        3559,
        60
       ],
       [
        3045,
        77
       ],
       [
        649,
        33
       ],
       [
        1298,
        61
       ],
       [
        6166,
        37
       ],
       [
        6876,
        75
       ],
       [
        8012,
        41
       ],
       [
        2575,
        57
       ],
       [
        6356,
        36
       ],
       [
        1499,
        60
       ],
       [
        7761,
        41
       ],
       [
        4839,
        58
       ],
       [
        4850,
        58
       ],
       [
        16,
        4
       ],
       [
        1260,
        61
       ],
       [
        5143,
        60
       ],
       [
        5877,
        37
       ],
       [
        1229,
        55
       ],
       [
        9537,
        4
       ],
       [
        584,
        34
       ],
       [
        7629,
        43
       ],
       [
        7640,
        43
       ],
       [
        5356,
        42
       ],
       [
        6424,
        44
       ],
       [
        8613,
        42
       ],
       [
        7462,
        42
       ],
       [
        7473,
        42
       ],
       [
        8070,
        41
       ],
       [
        956,
        27
       ],
       [
        1644,
        37
       ],
       [
        2920,
        59
       ],
       [
        6484,
        40
       ],
       [
        8536,
        42
       ],
       [
        8547,
        42
       ],
       [
        3969,
        57
       ],
       [
        5059,
        56
       ],
       [
        3166,
        75
       ],
       [
        4314,
        97
       ],
       [
        4325,
        97
       ],
       [
        854,
        33
       ],
       [
        5721,
        41
       ],
       [
        3931,
        57
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_bram_ctrl_0_full_axi",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9497,
        30
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_bram_ctrl_0_wr_chnl",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9424,
        18
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_bram_ctrl_0_axi_bram_ctrl",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10024,
        11
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_bram_ctrl_0_ua_narrow",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8244,
        36
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_bram_ctrl_0_axi_bram_ctrl_top",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9759,
        37
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_bram_ctrl_0_wrap_brst_1",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5162,
        40
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2090,
        4
       ],
       [
        1070,
        4
       ],
       [
        14,
        4
       ],
       [
        47,
        4
       ],
       [
        80,
        4
       ],
       [
        9452,
        4
       ],
       [
        9797,
        4
       ],
       [
        9535,
        4
       ],
       [
        9352,
        4
       ],
       [
        6594,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_bram_ctrl_0_rd_chnl",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9402,
        18
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_bram_ctrl_0_ua_narrow_0",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5154,
        54
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/debounce.vhd",
     "__class__": "Path"
    },
    "mtime": 1724933288.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/debounce.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/debounce.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd.vhd",
     "__class__": "Path"
    },
    "mtime": 1727962408.8684978,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/gcd_module.vhd",
     "__class__": "Path"
    },
    "mtime": 1727450335.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/gcd_module.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/gcd_module.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "/tmp/tmpji4sstmw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/acc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz1nhb7am.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdvxbw9ih.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjzh_0p93.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/types_pkg.vhd",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31262,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task4/comp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mux",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      48,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_axi_bram_ctrl_top",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      9455,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_wr_chnl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      6597,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task2/gcd_top.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "gcd_top",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      16,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_top",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      30218,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_axi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      760,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "lite_ecc_reg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4987,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "gcd_opt",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/comp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "reg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      71,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_axi_protocol_chkr.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ABC_AXI_FULL_PROTOCOL_CHKR",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      77,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task2/gcd.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "gcd",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_bram_ctrl_top",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      622,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task4/comp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "buf",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "rd_chnl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14545,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task4/comp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mux",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      48,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "SRL_FIFO",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      70,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_full_axi",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      9355,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sng_port_arb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11347,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_full_axi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      762,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt_3.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "gcd_opt_3",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_wr_chnl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4422,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wrap_brst_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7450,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_wrap_brst",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      83,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/types_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "types_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/debounce.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "debounce",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_axi_bram_ctrl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      9538,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "wr_chnl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23940,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/gcd_module.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "gcd_module",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      21,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_stub.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      15,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      9786,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_chnl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      911,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_chnl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2089,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_ua_narrow",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      17,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/test2.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "testbench",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "checkbit_handler_64",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      1215,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt_1.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "gcd_opt_1",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/datapath.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "datapath",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      21,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task4/comp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "alu",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      107,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/memory2.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "memory2",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_stub.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.sim/sim_1/synth/func/xsim/gcd_tb_func_synth.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "debounce",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      17,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Correct_One_Bit_64",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3753,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task1/gcd_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "gcd_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/fsm.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "fsm",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      21,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ua_narrow_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4393,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_stub.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      15,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task2/debounce.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "debounce",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wrap_brst_1",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      1069,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/sobel_filter_8bit.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sobel_filter_8bit",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task1/gcd_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "gcd_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "gcd",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "axi_bram_ctrl_funcs",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      377,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ua_narrow",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4368,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ua_narrow",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11884,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_0/questa/glbl.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "glbl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "gcd_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task4/comp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "reg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      71,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "SRL_FIFO",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      70,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/top.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "top",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/types.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "types",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sng_port_arb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11347,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_top.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "gcd_top",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      16,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_checker.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AXI_CHECKER",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      75,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ua_narrow_0",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      48,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.sim/sim_1/synth/func/xsim/gcd_tb_func_synth.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "gcd",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      1295,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_stim_gen.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ABC_STIM_GEN",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      74,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_lite",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      6566,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ecc_gen",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4719,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_rd_chnl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2093,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/random.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RANDOM",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      73,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "wrap_brst",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12339,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_0/modelsim/glbl.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "glbl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_stub.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_ua_narrow_0",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      50,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/sobel acc_1_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_sobel_acc_1",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task1/gcd_top.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "gcd_top",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/line_buffer_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "line_buffer_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/comp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "buf",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task4/comp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "alu",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      107,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Parity",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4411,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_synth.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_synth",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      84,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Correct_One_Bit_64",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3753,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sources_1/new/line_buffer_memory.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "line_buffer_memory",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/controller.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "controller",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/types.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "types",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      33,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/sim/axi_bram_ctrl_0_stub.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      121,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sources_1/new/ram_test.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "line_buffer_memory",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "wrap_brst_rd",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      13349,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Correct_One_Bit",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3962,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/ram_dp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ram_dp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_stub.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_ua_narrow_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4397,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_lite_if",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      926,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31262,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ua_narrow",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11884,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/abc_tb_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "ABC_TB_PKG",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      72,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "XOR18",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4186,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/tb_sobel_acc_1.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_acc_1",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_0/xsim/glbl.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "glbl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_stub.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      15,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ua_narrow",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      17,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/comp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mux",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      48,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "wrap_brst",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12339,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_lite",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      6566,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "glbl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8364,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/clock_divider.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "clock_divider",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "rd_chnl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14545,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "wr_chnl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23940,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_bram_ctrl_top",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      9445,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_axi",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      9347,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "checkbit_handler",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3154,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sources_1/new/line_buffer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "line_buffer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      33,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/debounce.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "debounce",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/lab1/lab1/project_1.srcs/sim_1/new/full_adder_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "full_adder_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Parity",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4411,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/tb_ram_buffer_2.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_ram_buffer_2",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wrap_brst",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      81,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_stub.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "interface",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9,
      54
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/gcd_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "gcd_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "full_axi",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      28980,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "wrap_brst_rd",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      13349,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_exdes.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_exdes",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      81,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_lite_if",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      926,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sim_1/new/line_buffer_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_line_buffer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/axi_bram_ctrl_0_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      70,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Correct_One_Bit",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3962,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_chnl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4417,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task4/comp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "reg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      71,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/lab1/lab1/project_1.srcs/sources_1/new/full_adder.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "full_adder",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      33,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      9800,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_0/activehdl/glbl.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "glbl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_axi_bram_ctrl_top",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      623,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/acc2.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "acc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "XOR18",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4186,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "checkbit_handler_64",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      1215,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_ua_narrow",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4372,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "axi_bram_ctrl_funcs",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      377,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/tb_sobel_filter_8bit.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sobel_filter_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_chnl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      6591,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/data_gen.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "DATA_GEN",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      74,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/uart.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "uart",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      48,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_bram_ctrl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wrap_brst",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6558,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_stub.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "interface",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9,
      54
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_top",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      30218,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sources_1/new/buffer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "buffer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      33,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task3/memory3.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "memory3",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      13,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "checkbit_handler",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3154,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      331,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "lite_ecc_reg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4987,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_0/xcelium/glbl.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "glbl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_wrap_brst_1",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      1073,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/ipstatic/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ecc_gen",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4719,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/clock.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "clock",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.sim/sim_1/synth/func/xsim/gcd_tb_func_synth.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "gcd_top",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3168,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/synth/axi_bram_ctrl_0.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      58,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "full_axi",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      28980,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/imports/addr_gen.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ADDR_GEN",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      74,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      58,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_wrap_brst_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7456,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/sim/axi_bram_ctrl_0_stub.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_rd_chnl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      914,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_0/riviera/glbl.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "glbl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_sim_netlist.vhdl",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_bram_ctrl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      9526,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.cache/ip/2024.1/f/6/f6c6e652ea0f9a24/axi_bram_ctrl_0_stub.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "interface",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9,
      54
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task1/gcd_top.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "gcd_top",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "glbl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8370,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task4/comp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "buf",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/acc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "acc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/02203_A1_code/task2/gcd_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "gcd",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_4/task4/comp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "alu",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      107,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_axi_bram_ctrl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      315,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt_4.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "gcd_opt_4",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt_2.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "gcd_opt_2",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_bram_ctrl_0_wrap_brst",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6564,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/madsr2d2/DTU/dds/as2/axi_bram_ctrl_0_ex/axi_bram_ctrl_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_0/vcs/glbl.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "glbl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}