/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_gfx_l2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/27/11 10:34p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Oct 27 17:16:25 2011
 *                 MD5 Checksum         d0bb3b528cbe25f62f7a44e82cd25af7
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b1/bchp_gfx_l2.h $
 * 
 * Hydra_Software_Devel/1   10/27/11 10:34p vanessah
 * SW7425-1620: add 7425 B0 rdb header file
 *
 ***************************************************************************/

#ifndef BCHP_GFX_L2_H__
#define BCHP_GFX_L2_H__

/***************************************************************************
 *GFX_L2 - Graphics Level 2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_GFX_L2_CPU_STATUS                   0x00be3000 /* CPU interrupt Status Register */
#define BCHP_GFX_L2_CPU_SET                      0x00be3004 /* CPU interrupt Set Register */
#define BCHP_GFX_L2_CPU_CLEAR                    0x00be3008 /* CPU interrupt Clear Register */
#define BCHP_GFX_L2_CPU_MASK_STATUS              0x00be300c /* CPU interrupt Mask Status Register */
#define BCHP_GFX_L2_CPU_MASK_SET                 0x00be3010 /* CPU interrupt Mask Set Register */
#define BCHP_GFX_L2_CPU_MASK_CLEAR               0x00be3014 /* CPU interrupt Mask Clear Register */
#define BCHP_GFX_L2_PCI_STATUS                   0x00be3018 /* PCI interrupt Status Register */
#define BCHP_GFX_L2_PCI_SET                      0x00be301c /* PCI interrupt Set Register */
#define BCHP_GFX_L2_PCI_CLEAR                    0x00be3020 /* PCI interrupt Clear Register */
#define BCHP_GFX_L2_PCI_MASK_STATUS              0x00be3024 /* PCI interrupt Mask Status Register */
#define BCHP_GFX_L2_PCI_MASK_SET                 0x00be3028 /* PCI interrupt Mask Set Register */
#define BCHP_GFX_L2_PCI_MASK_CLEAR               0x00be302c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* GFX_L2 :: CPU_STATUS :: reserved0 [31:06] */
#define BCHP_GFX_L2_CPU_STATUS_reserved0_MASK                      0xffffffc0
#define BCHP_GFX_L2_CPU_STATUS_reserved0_SHIFT                     6

/* GFX_L2 :: CPU_STATUS :: SID_INTR [05:05] */
#define BCHP_GFX_L2_CPU_STATUS_SID_INTR_MASK                       0x00000020
#define BCHP_GFX_L2_CPU_STATUS_SID_INTR_SHIFT                      5
#define BCHP_GFX_L2_CPU_STATUS_SID_INTR_DEFAULT                    0

/* GFX_L2 :: CPU_STATUS :: SID_WATCHDOG_INTR [04:04] */
#define BCHP_GFX_L2_CPU_STATUS_SID_WATCHDOG_INTR_MASK              0x00000010
#define BCHP_GFX_L2_CPU_STATUS_SID_WATCHDOG_INTR_SHIFT             4
#define BCHP_GFX_L2_CPU_STATUS_SID_WATCHDOG_INTR_DEFAULT           0

/* GFX_L2 :: CPU_STATUS :: SID_MBOX_INTR [03:03] */
#define BCHP_GFX_L2_CPU_STATUS_SID_MBOX_INTR_MASK                  0x00000008
#define BCHP_GFX_L2_CPU_STATUS_SID_MBOX_INTR_SHIFT                 3
#define BCHP_GFX_L2_CPU_STATUS_SID_MBOX_INTR_DEFAULT               0

/* GFX_L2 :: CPU_STATUS :: GR_BRIDGE_INTR [02:02] */
#define BCHP_GFX_L2_CPU_STATUS_GR_BRIDGE_INTR_MASK                 0x00000004
#define BCHP_GFX_L2_CPU_STATUS_GR_BRIDGE_INTR_SHIFT                2
#define BCHP_GFX_L2_CPU_STATUS_GR_BRIDGE_INTR_DEFAULT              0

/* GFX_L2 :: CPU_STATUS :: reserved1 [01:01] */
#define BCHP_GFX_L2_CPU_STATUS_reserved1_MASK                      0x00000002
#define BCHP_GFX_L2_CPU_STATUS_reserved1_SHIFT                     1

/* GFX_L2 :: CPU_STATUS :: M2MC_INTR [00:00] */
#define BCHP_GFX_L2_CPU_STATUS_M2MC_INTR_MASK                      0x00000001
#define BCHP_GFX_L2_CPU_STATUS_M2MC_INTR_SHIFT                     0
#define BCHP_GFX_L2_CPU_STATUS_M2MC_INTR_DEFAULT                   0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* GFX_L2 :: CPU_SET :: reserved0 [31:06] */
#define BCHP_GFX_L2_CPU_SET_reserved0_MASK                         0xffffffc0
#define BCHP_GFX_L2_CPU_SET_reserved0_SHIFT                        6

/* GFX_L2 :: CPU_SET :: SID_INTR [05:05] */
#define BCHP_GFX_L2_CPU_SET_SID_INTR_MASK                          0x00000020
#define BCHP_GFX_L2_CPU_SET_SID_INTR_SHIFT                         5
#define BCHP_GFX_L2_CPU_SET_SID_INTR_DEFAULT                       0

/* GFX_L2 :: CPU_SET :: SID_WATCHDOG_INTR [04:04] */
#define BCHP_GFX_L2_CPU_SET_SID_WATCHDOG_INTR_MASK                 0x00000010
#define BCHP_GFX_L2_CPU_SET_SID_WATCHDOG_INTR_SHIFT                4
#define BCHP_GFX_L2_CPU_SET_SID_WATCHDOG_INTR_DEFAULT              0

/* GFX_L2 :: CPU_SET :: SID_MBOX_INTR [03:03] */
#define BCHP_GFX_L2_CPU_SET_SID_MBOX_INTR_MASK                     0x00000008
#define BCHP_GFX_L2_CPU_SET_SID_MBOX_INTR_SHIFT                    3
#define BCHP_GFX_L2_CPU_SET_SID_MBOX_INTR_DEFAULT                  0

/* GFX_L2 :: CPU_SET :: GR_BRIDGE_INTR [02:02] */
#define BCHP_GFX_L2_CPU_SET_GR_BRIDGE_INTR_MASK                    0x00000004
#define BCHP_GFX_L2_CPU_SET_GR_BRIDGE_INTR_SHIFT                   2
#define BCHP_GFX_L2_CPU_SET_GR_BRIDGE_INTR_DEFAULT                 0

/* GFX_L2 :: CPU_SET :: reserved1 [01:01] */
#define BCHP_GFX_L2_CPU_SET_reserved1_MASK                         0x00000002
#define BCHP_GFX_L2_CPU_SET_reserved1_SHIFT                        1

/* GFX_L2 :: CPU_SET :: M2MC_INTR [00:00] */
#define BCHP_GFX_L2_CPU_SET_M2MC_INTR_MASK                         0x00000001
#define BCHP_GFX_L2_CPU_SET_M2MC_INTR_SHIFT                        0
#define BCHP_GFX_L2_CPU_SET_M2MC_INTR_DEFAULT                      0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* GFX_L2 :: CPU_CLEAR :: reserved0 [31:06] */
#define BCHP_GFX_L2_CPU_CLEAR_reserved0_MASK                       0xffffffc0
#define BCHP_GFX_L2_CPU_CLEAR_reserved0_SHIFT                      6

/* GFX_L2 :: CPU_CLEAR :: SID_INTR [05:05] */
#define BCHP_GFX_L2_CPU_CLEAR_SID_INTR_MASK                        0x00000020
#define BCHP_GFX_L2_CPU_CLEAR_SID_INTR_SHIFT                       5
#define BCHP_GFX_L2_CPU_CLEAR_SID_INTR_DEFAULT                     0

/* GFX_L2 :: CPU_CLEAR :: SID_WATCHDOG_INTR [04:04] */
#define BCHP_GFX_L2_CPU_CLEAR_SID_WATCHDOG_INTR_MASK               0x00000010
#define BCHP_GFX_L2_CPU_CLEAR_SID_WATCHDOG_INTR_SHIFT              4
#define BCHP_GFX_L2_CPU_CLEAR_SID_WATCHDOG_INTR_DEFAULT            0

/* GFX_L2 :: CPU_CLEAR :: SID_MBOX_INTR [03:03] */
#define BCHP_GFX_L2_CPU_CLEAR_SID_MBOX_INTR_MASK                   0x00000008
#define BCHP_GFX_L2_CPU_CLEAR_SID_MBOX_INTR_SHIFT                  3
#define BCHP_GFX_L2_CPU_CLEAR_SID_MBOX_INTR_DEFAULT                0

/* GFX_L2 :: CPU_CLEAR :: GR_BRIDGE_INTR [02:02] */
#define BCHP_GFX_L2_CPU_CLEAR_GR_BRIDGE_INTR_MASK                  0x00000004
#define BCHP_GFX_L2_CPU_CLEAR_GR_BRIDGE_INTR_SHIFT                 2
#define BCHP_GFX_L2_CPU_CLEAR_GR_BRIDGE_INTR_DEFAULT               0

/* GFX_L2 :: CPU_CLEAR :: reserved1 [01:01] */
#define BCHP_GFX_L2_CPU_CLEAR_reserved1_MASK                       0x00000002
#define BCHP_GFX_L2_CPU_CLEAR_reserved1_SHIFT                      1

/* GFX_L2 :: CPU_CLEAR :: M2MC_INTR [00:00] */
#define BCHP_GFX_L2_CPU_CLEAR_M2MC_INTR_MASK                       0x00000001
#define BCHP_GFX_L2_CPU_CLEAR_M2MC_INTR_SHIFT                      0
#define BCHP_GFX_L2_CPU_CLEAR_M2MC_INTR_DEFAULT                    0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* GFX_L2 :: CPU_MASK_STATUS :: reserved0 [31:06] */
#define BCHP_GFX_L2_CPU_MASK_STATUS_reserved0_MASK                 0xffffffc0
#define BCHP_GFX_L2_CPU_MASK_STATUS_reserved0_SHIFT                6

/* GFX_L2 :: CPU_MASK_STATUS :: SID_MASK [05:05] */
#define BCHP_GFX_L2_CPU_MASK_STATUS_SID_MASK_MASK                  0x00000020
#define BCHP_GFX_L2_CPU_MASK_STATUS_SID_MASK_SHIFT                 5
#define BCHP_GFX_L2_CPU_MASK_STATUS_SID_MASK_DEFAULT               1

/* GFX_L2 :: CPU_MASK_STATUS :: SID_WATCHDOG_MASK [04:04] */
#define BCHP_GFX_L2_CPU_MASK_STATUS_SID_WATCHDOG_MASK_MASK         0x00000010
#define BCHP_GFX_L2_CPU_MASK_STATUS_SID_WATCHDOG_MASK_SHIFT        4
#define BCHP_GFX_L2_CPU_MASK_STATUS_SID_WATCHDOG_MASK_DEFAULT      1

/* GFX_L2 :: CPU_MASK_STATUS :: SID_MBOX_MASK [03:03] */
#define BCHP_GFX_L2_CPU_MASK_STATUS_SID_MBOX_MASK_MASK             0x00000008
#define BCHP_GFX_L2_CPU_MASK_STATUS_SID_MBOX_MASK_SHIFT            3
#define BCHP_GFX_L2_CPU_MASK_STATUS_SID_MBOX_MASK_DEFAULT          1

/* GFX_L2 :: CPU_MASK_STATUS :: GR_BRIDGE_MASK [02:02] */
#define BCHP_GFX_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_MASK            0x00000004
#define BCHP_GFX_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_SHIFT           2
#define BCHP_GFX_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_DEFAULT         0

/* GFX_L2 :: CPU_MASK_STATUS :: reserved1 [01:01] */
#define BCHP_GFX_L2_CPU_MASK_STATUS_reserved1_MASK                 0x00000002
#define BCHP_GFX_L2_CPU_MASK_STATUS_reserved1_SHIFT                1

/* GFX_L2 :: CPU_MASK_STATUS :: M2MC_MASK [00:00] */
#define BCHP_GFX_L2_CPU_MASK_STATUS_M2MC_MASK_MASK                 0x00000001
#define BCHP_GFX_L2_CPU_MASK_STATUS_M2MC_MASK_SHIFT                0
#define BCHP_GFX_L2_CPU_MASK_STATUS_M2MC_MASK_DEFAULT              1

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* GFX_L2 :: CPU_MASK_SET :: reserved0 [31:06] */
#define BCHP_GFX_L2_CPU_MASK_SET_reserved0_MASK                    0xffffffc0
#define BCHP_GFX_L2_CPU_MASK_SET_reserved0_SHIFT                   6

/* GFX_L2 :: CPU_MASK_SET :: SID_MASK [05:05] */
#define BCHP_GFX_L2_CPU_MASK_SET_SID_MASK_MASK                     0x00000020
#define BCHP_GFX_L2_CPU_MASK_SET_SID_MASK_SHIFT                    5
#define BCHP_GFX_L2_CPU_MASK_SET_SID_MASK_DEFAULT                  1

/* GFX_L2 :: CPU_MASK_SET :: SID_WATCHDOG_MASK [04:04] */
#define BCHP_GFX_L2_CPU_MASK_SET_SID_WATCHDOG_MASK_MASK            0x00000010
#define BCHP_GFX_L2_CPU_MASK_SET_SID_WATCHDOG_MASK_SHIFT           4
#define BCHP_GFX_L2_CPU_MASK_SET_SID_WATCHDOG_MASK_DEFAULT         1

/* GFX_L2 :: CPU_MASK_SET :: SID_MBOX_MASK [03:03] */
#define BCHP_GFX_L2_CPU_MASK_SET_SID_MBOX_MASK_MASK                0x00000008
#define BCHP_GFX_L2_CPU_MASK_SET_SID_MBOX_MASK_SHIFT               3
#define BCHP_GFX_L2_CPU_MASK_SET_SID_MBOX_MASK_DEFAULT             1

/* GFX_L2 :: CPU_MASK_SET :: GR_BRIDGE_MASK [02:02] */
#define BCHP_GFX_L2_CPU_MASK_SET_GR_BRIDGE_MASK_MASK               0x00000004
#define BCHP_GFX_L2_CPU_MASK_SET_GR_BRIDGE_MASK_SHIFT              2
#define BCHP_GFX_L2_CPU_MASK_SET_GR_BRIDGE_MASK_DEFAULT            0

/* GFX_L2 :: CPU_MASK_SET :: reserved1 [01:01] */
#define BCHP_GFX_L2_CPU_MASK_SET_reserved1_MASK                    0x00000002
#define BCHP_GFX_L2_CPU_MASK_SET_reserved1_SHIFT                   1

/* GFX_L2 :: CPU_MASK_SET :: M2MC_MASK [00:00] */
#define BCHP_GFX_L2_CPU_MASK_SET_M2MC_MASK_MASK                    0x00000001
#define BCHP_GFX_L2_CPU_MASK_SET_M2MC_MASK_SHIFT                   0
#define BCHP_GFX_L2_CPU_MASK_SET_M2MC_MASK_DEFAULT                 1

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* GFX_L2 :: CPU_MASK_CLEAR :: reserved0 [31:06] */
#define BCHP_GFX_L2_CPU_MASK_CLEAR_reserved0_MASK                  0xffffffc0
#define BCHP_GFX_L2_CPU_MASK_CLEAR_reserved0_SHIFT                 6

/* GFX_L2 :: CPU_MASK_CLEAR :: SID_MASK [05:05] */
#define BCHP_GFX_L2_CPU_MASK_CLEAR_SID_MASK_MASK                   0x00000020
#define BCHP_GFX_L2_CPU_MASK_CLEAR_SID_MASK_SHIFT                  5
#define BCHP_GFX_L2_CPU_MASK_CLEAR_SID_MASK_DEFAULT                1

/* GFX_L2 :: CPU_MASK_CLEAR :: SID_WATCHDOG_MASK [04:04] */
#define BCHP_GFX_L2_CPU_MASK_CLEAR_SID_WATCHDOG_MASK_MASK          0x00000010
#define BCHP_GFX_L2_CPU_MASK_CLEAR_SID_WATCHDOG_MASK_SHIFT         4
#define BCHP_GFX_L2_CPU_MASK_CLEAR_SID_WATCHDOG_MASK_DEFAULT       1

/* GFX_L2 :: CPU_MASK_CLEAR :: SID_MBOX_MASK [03:03] */
#define BCHP_GFX_L2_CPU_MASK_CLEAR_SID_MBOX_MASK_MASK              0x00000008
#define BCHP_GFX_L2_CPU_MASK_CLEAR_SID_MBOX_MASK_SHIFT             3
#define BCHP_GFX_L2_CPU_MASK_CLEAR_SID_MBOX_MASK_DEFAULT           1

/* GFX_L2 :: CPU_MASK_CLEAR :: GR_BRIDGE_MASK [02:02] */
#define BCHP_GFX_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_MASK             0x00000004
#define BCHP_GFX_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_SHIFT            2
#define BCHP_GFX_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_DEFAULT          0

/* GFX_L2 :: CPU_MASK_CLEAR :: reserved1 [01:01] */
#define BCHP_GFX_L2_CPU_MASK_CLEAR_reserved1_MASK                  0x00000002
#define BCHP_GFX_L2_CPU_MASK_CLEAR_reserved1_SHIFT                 1

/* GFX_L2 :: CPU_MASK_CLEAR :: M2MC_MASK [00:00] */
#define BCHP_GFX_L2_CPU_MASK_CLEAR_M2MC_MASK_MASK                  0x00000001
#define BCHP_GFX_L2_CPU_MASK_CLEAR_M2MC_MASK_SHIFT                 0
#define BCHP_GFX_L2_CPU_MASK_CLEAR_M2MC_MASK_DEFAULT               1

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* GFX_L2 :: PCI_STATUS :: reserved0 [31:06] */
#define BCHP_GFX_L2_PCI_STATUS_reserved0_MASK                      0xffffffc0
#define BCHP_GFX_L2_PCI_STATUS_reserved0_SHIFT                     6

/* GFX_L2 :: PCI_STATUS :: SID_INTR [05:05] */
#define BCHP_GFX_L2_PCI_STATUS_SID_INTR_MASK                       0x00000020
#define BCHP_GFX_L2_PCI_STATUS_SID_INTR_SHIFT                      5
#define BCHP_GFX_L2_PCI_STATUS_SID_INTR_DEFAULT                    0

/* GFX_L2 :: PCI_STATUS :: SID_WATCHDOG_INTR [04:04] */
#define BCHP_GFX_L2_PCI_STATUS_SID_WATCHDOG_INTR_MASK              0x00000010
#define BCHP_GFX_L2_PCI_STATUS_SID_WATCHDOG_INTR_SHIFT             4
#define BCHP_GFX_L2_PCI_STATUS_SID_WATCHDOG_INTR_DEFAULT           0

/* GFX_L2 :: PCI_STATUS :: SID_MBOX_INTR [03:03] */
#define BCHP_GFX_L2_PCI_STATUS_SID_MBOX_INTR_MASK                  0x00000008
#define BCHP_GFX_L2_PCI_STATUS_SID_MBOX_INTR_SHIFT                 3
#define BCHP_GFX_L2_PCI_STATUS_SID_MBOX_INTR_DEFAULT               0

/* GFX_L2 :: PCI_STATUS :: GR_BRIDGE_INTR [02:02] */
#define BCHP_GFX_L2_PCI_STATUS_GR_BRIDGE_INTR_MASK                 0x00000004
#define BCHP_GFX_L2_PCI_STATUS_GR_BRIDGE_INTR_SHIFT                2
#define BCHP_GFX_L2_PCI_STATUS_GR_BRIDGE_INTR_DEFAULT              0

/* GFX_L2 :: PCI_STATUS :: reserved1 [01:01] */
#define BCHP_GFX_L2_PCI_STATUS_reserved1_MASK                      0x00000002
#define BCHP_GFX_L2_PCI_STATUS_reserved1_SHIFT                     1

/* GFX_L2 :: PCI_STATUS :: M2MC_INTR [00:00] */
#define BCHP_GFX_L2_PCI_STATUS_M2MC_INTR_MASK                      0x00000001
#define BCHP_GFX_L2_PCI_STATUS_M2MC_INTR_SHIFT                     0
#define BCHP_GFX_L2_PCI_STATUS_M2MC_INTR_DEFAULT                   0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* GFX_L2 :: PCI_SET :: reserved0 [31:06] */
#define BCHP_GFX_L2_PCI_SET_reserved0_MASK                         0xffffffc0
#define BCHP_GFX_L2_PCI_SET_reserved0_SHIFT                        6

/* GFX_L2 :: PCI_SET :: SID_INTR [05:05] */
#define BCHP_GFX_L2_PCI_SET_SID_INTR_MASK                          0x00000020
#define BCHP_GFX_L2_PCI_SET_SID_INTR_SHIFT                         5
#define BCHP_GFX_L2_PCI_SET_SID_INTR_DEFAULT                       0

/* GFX_L2 :: PCI_SET :: SID_WATCHDOG_INTR [04:04] */
#define BCHP_GFX_L2_PCI_SET_SID_WATCHDOG_INTR_MASK                 0x00000010
#define BCHP_GFX_L2_PCI_SET_SID_WATCHDOG_INTR_SHIFT                4
#define BCHP_GFX_L2_PCI_SET_SID_WATCHDOG_INTR_DEFAULT              0

/* GFX_L2 :: PCI_SET :: SID_MBOX_INTR [03:03] */
#define BCHP_GFX_L2_PCI_SET_SID_MBOX_INTR_MASK                     0x00000008
#define BCHP_GFX_L2_PCI_SET_SID_MBOX_INTR_SHIFT                    3
#define BCHP_GFX_L2_PCI_SET_SID_MBOX_INTR_DEFAULT                  0

/* GFX_L2 :: PCI_SET :: GR_BRIDGE_INTR [02:02] */
#define BCHP_GFX_L2_PCI_SET_GR_BRIDGE_INTR_MASK                    0x00000004
#define BCHP_GFX_L2_PCI_SET_GR_BRIDGE_INTR_SHIFT                   2
#define BCHP_GFX_L2_PCI_SET_GR_BRIDGE_INTR_DEFAULT                 0

/* GFX_L2 :: PCI_SET :: reserved1 [01:01] */
#define BCHP_GFX_L2_PCI_SET_reserved1_MASK                         0x00000002
#define BCHP_GFX_L2_PCI_SET_reserved1_SHIFT                        1

/* GFX_L2 :: PCI_SET :: M2MC_INTR [00:00] */
#define BCHP_GFX_L2_PCI_SET_M2MC_INTR_MASK                         0x00000001
#define BCHP_GFX_L2_PCI_SET_M2MC_INTR_SHIFT                        0
#define BCHP_GFX_L2_PCI_SET_M2MC_INTR_DEFAULT                      0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* GFX_L2 :: PCI_CLEAR :: reserved0 [31:06] */
#define BCHP_GFX_L2_PCI_CLEAR_reserved0_MASK                       0xffffffc0
#define BCHP_GFX_L2_PCI_CLEAR_reserved0_SHIFT                      6

/* GFX_L2 :: PCI_CLEAR :: SID_INTR [05:05] */
#define BCHP_GFX_L2_PCI_CLEAR_SID_INTR_MASK                        0x00000020
#define BCHP_GFX_L2_PCI_CLEAR_SID_INTR_SHIFT                       5
#define BCHP_GFX_L2_PCI_CLEAR_SID_INTR_DEFAULT                     0

/* GFX_L2 :: PCI_CLEAR :: SID_WATCHDOG_INTR [04:04] */
#define BCHP_GFX_L2_PCI_CLEAR_SID_WATCHDOG_INTR_MASK               0x00000010
#define BCHP_GFX_L2_PCI_CLEAR_SID_WATCHDOG_INTR_SHIFT              4
#define BCHP_GFX_L2_PCI_CLEAR_SID_WATCHDOG_INTR_DEFAULT            0

/* GFX_L2 :: PCI_CLEAR :: SID_MBOX_INTR [03:03] */
#define BCHP_GFX_L2_PCI_CLEAR_SID_MBOX_INTR_MASK                   0x00000008
#define BCHP_GFX_L2_PCI_CLEAR_SID_MBOX_INTR_SHIFT                  3
#define BCHP_GFX_L2_PCI_CLEAR_SID_MBOX_INTR_DEFAULT                0

/* GFX_L2 :: PCI_CLEAR :: GR_BRIDGE_INTR [02:02] */
#define BCHP_GFX_L2_PCI_CLEAR_GR_BRIDGE_INTR_MASK                  0x00000004
#define BCHP_GFX_L2_PCI_CLEAR_GR_BRIDGE_INTR_SHIFT                 2
#define BCHP_GFX_L2_PCI_CLEAR_GR_BRIDGE_INTR_DEFAULT               0

/* GFX_L2 :: PCI_CLEAR :: reserved1 [01:01] */
#define BCHP_GFX_L2_PCI_CLEAR_reserved1_MASK                       0x00000002
#define BCHP_GFX_L2_PCI_CLEAR_reserved1_SHIFT                      1

/* GFX_L2 :: PCI_CLEAR :: M2MC_INTR [00:00] */
#define BCHP_GFX_L2_PCI_CLEAR_M2MC_INTR_MASK                       0x00000001
#define BCHP_GFX_L2_PCI_CLEAR_M2MC_INTR_SHIFT                      0
#define BCHP_GFX_L2_PCI_CLEAR_M2MC_INTR_DEFAULT                    0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* GFX_L2 :: PCI_MASK_STATUS :: reserved0 [31:06] */
#define BCHP_GFX_L2_PCI_MASK_STATUS_reserved0_MASK                 0xffffffc0
#define BCHP_GFX_L2_PCI_MASK_STATUS_reserved0_SHIFT                6

/* GFX_L2 :: PCI_MASK_STATUS :: SID_MASK [05:05] */
#define BCHP_GFX_L2_PCI_MASK_STATUS_SID_MASK_MASK                  0x00000020
#define BCHP_GFX_L2_PCI_MASK_STATUS_SID_MASK_SHIFT                 5
#define BCHP_GFX_L2_PCI_MASK_STATUS_SID_MASK_DEFAULT               1

/* GFX_L2 :: PCI_MASK_STATUS :: SID_WATCHDOG_MASK [04:04] */
#define BCHP_GFX_L2_PCI_MASK_STATUS_SID_WATCHDOG_MASK_MASK         0x00000010
#define BCHP_GFX_L2_PCI_MASK_STATUS_SID_WATCHDOG_MASK_SHIFT        4
#define BCHP_GFX_L2_PCI_MASK_STATUS_SID_WATCHDOG_MASK_DEFAULT      1

/* GFX_L2 :: PCI_MASK_STATUS :: SID_MBOX_MASK [03:03] */
#define BCHP_GFX_L2_PCI_MASK_STATUS_SID_MBOX_MASK_MASK             0x00000008
#define BCHP_GFX_L2_PCI_MASK_STATUS_SID_MBOX_MASK_SHIFT            3
#define BCHP_GFX_L2_PCI_MASK_STATUS_SID_MBOX_MASK_DEFAULT          1

/* GFX_L2 :: PCI_MASK_STATUS :: GR_BRIDGE_MASK [02:02] */
#define BCHP_GFX_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_MASK            0x00000004
#define BCHP_GFX_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_SHIFT           2
#define BCHP_GFX_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_DEFAULT         0

/* GFX_L2 :: PCI_MASK_STATUS :: reserved1 [01:01] */
#define BCHP_GFX_L2_PCI_MASK_STATUS_reserved1_MASK                 0x00000002
#define BCHP_GFX_L2_PCI_MASK_STATUS_reserved1_SHIFT                1

/* GFX_L2 :: PCI_MASK_STATUS :: M2MC_MASK [00:00] */
#define BCHP_GFX_L2_PCI_MASK_STATUS_M2MC_MASK_MASK                 0x00000001
#define BCHP_GFX_L2_PCI_MASK_STATUS_M2MC_MASK_SHIFT                0
#define BCHP_GFX_L2_PCI_MASK_STATUS_M2MC_MASK_DEFAULT              1

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* GFX_L2 :: PCI_MASK_SET :: reserved0 [31:06] */
#define BCHP_GFX_L2_PCI_MASK_SET_reserved0_MASK                    0xffffffc0
#define BCHP_GFX_L2_PCI_MASK_SET_reserved0_SHIFT                   6

/* GFX_L2 :: PCI_MASK_SET :: SID_MASK [05:05] */
#define BCHP_GFX_L2_PCI_MASK_SET_SID_MASK_MASK                     0x00000020
#define BCHP_GFX_L2_PCI_MASK_SET_SID_MASK_SHIFT                    5
#define BCHP_GFX_L2_PCI_MASK_SET_SID_MASK_DEFAULT                  1

/* GFX_L2 :: PCI_MASK_SET :: SID_WATCHDOG_MASK [04:04] */
#define BCHP_GFX_L2_PCI_MASK_SET_SID_WATCHDOG_MASK_MASK            0x00000010
#define BCHP_GFX_L2_PCI_MASK_SET_SID_WATCHDOG_MASK_SHIFT           4
#define BCHP_GFX_L2_PCI_MASK_SET_SID_WATCHDOG_MASK_DEFAULT         1

/* GFX_L2 :: PCI_MASK_SET :: SID_MBOX_MASK [03:03] */
#define BCHP_GFX_L2_PCI_MASK_SET_SID_MBOX_MASK_MASK                0x00000008
#define BCHP_GFX_L2_PCI_MASK_SET_SID_MBOX_MASK_SHIFT               3
#define BCHP_GFX_L2_PCI_MASK_SET_SID_MBOX_MASK_DEFAULT             1

/* GFX_L2 :: PCI_MASK_SET :: GR_BRIDGE_MASK [02:02] */
#define BCHP_GFX_L2_PCI_MASK_SET_GR_BRIDGE_MASK_MASK               0x00000004
#define BCHP_GFX_L2_PCI_MASK_SET_GR_BRIDGE_MASK_SHIFT              2
#define BCHP_GFX_L2_PCI_MASK_SET_GR_BRIDGE_MASK_DEFAULT            0

/* GFX_L2 :: PCI_MASK_SET :: reserved1 [01:01] */
#define BCHP_GFX_L2_PCI_MASK_SET_reserved1_MASK                    0x00000002
#define BCHP_GFX_L2_PCI_MASK_SET_reserved1_SHIFT                   1

/* GFX_L2 :: PCI_MASK_SET :: M2MC_MASK [00:00] */
#define BCHP_GFX_L2_PCI_MASK_SET_M2MC_MASK_MASK                    0x00000001
#define BCHP_GFX_L2_PCI_MASK_SET_M2MC_MASK_SHIFT                   0
#define BCHP_GFX_L2_PCI_MASK_SET_M2MC_MASK_DEFAULT                 1

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* GFX_L2 :: PCI_MASK_CLEAR :: reserved0 [31:06] */
#define BCHP_GFX_L2_PCI_MASK_CLEAR_reserved0_MASK                  0xffffffc0
#define BCHP_GFX_L2_PCI_MASK_CLEAR_reserved0_SHIFT                 6

/* GFX_L2 :: PCI_MASK_CLEAR :: SID_MASK [05:05] */
#define BCHP_GFX_L2_PCI_MASK_CLEAR_SID_MASK_MASK                   0x00000020
#define BCHP_GFX_L2_PCI_MASK_CLEAR_SID_MASK_SHIFT                  5
#define BCHP_GFX_L2_PCI_MASK_CLEAR_SID_MASK_DEFAULT                1

/* GFX_L2 :: PCI_MASK_CLEAR :: SID_WATCHDOG_MASK [04:04] */
#define BCHP_GFX_L2_PCI_MASK_CLEAR_SID_WATCHDOG_MASK_MASK          0x00000010
#define BCHP_GFX_L2_PCI_MASK_CLEAR_SID_WATCHDOG_MASK_SHIFT         4
#define BCHP_GFX_L2_PCI_MASK_CLEAR_SID_WATCHDOG_MASK_DEFAULT       1

/* GFX_L2 :: PCI_MASK_CLEAR :: SID_MBOX_MASK [03:03] */
#define BCHP_GFX_L2_PCI_MASK_CLEAR_SID_MBOX_MASK_MASK              0x00000008
#define BCHP_GFX_L2_PCI_MASK_CLEAR_SID_MBOX_MASK_SHIFT             3
#define BCHP_GFX_L2_PCI_MASK_CLEAR_SID_MBOX_MASK_DEFAULT           1

/* GFX_L2 :: PCI_MASK_CLEAR :: GR_BRIDGE_MASK [02:02] */
#define BCHP_GFX_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_MASK             0x00000004
#define BCHP_GFX_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_SHIFT            2
#define BCHP_GFX_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_DEFAULT          0

/* GFX_L2 :: PCI_MASK_CLEAR :: reserved1 [01:01] */
#define BCHP_GFX_L2_PCI_MASK_CLEAR_reserved1_MASK                  0x00000002
#define BCHP_GFX_L2_PCI_MASK_CLEAR_reserved1_SHIFT                 1

/* GFX_L2 :: PCI_MASK_CLEAR :: M2MC_MASK [00:00] */
#define BCHP_GFX_L2_PCI_MASK_CLEAR_M2MC_MASK_MASK                  0x00000001
#define BCHP_GFX_L2_PCI_MASK_CLEAR_M2MC_MASK_SHIFT                 0
#define BCHP_GFX_L2_PCI_MASK_CLEAR_M2MC_MASK_DEFAULT               1

#endif /* #ifndef BCHP_GFX_L2_H__ */

/* End of File */
