// Seed: 1863575734
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
  wire id_4;
  reg  id_5;
  always @(id_5, posedge (|1) or posedge 1'b0) if ((1)) id_5 <= id_5;
endmodule
module module_1 (
    input  logic id_0,
    input  wire  id_1,
    output logic id_2,
    output wire  id_3
);
  always @(*) begin : LABEL_0
    id_2 <= id_0;
  end
  tri0 id_5;
  always @(1) begin : LABEL_0
    id_3 = id_1;
  end
  assign id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
