{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677754696324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677754696333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 16:28:16 2023 " "Processing started: Thu Mar 02 16:28:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677754696333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754696333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off col_sen -c col_sen " "Command: quartus_map --read_settings_files=on --write_settings_files=off col_sen -c col_sen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754696333 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677754696820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677754696821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX Tx col_sen.v(6) " "Verilog HDL Declaration information at col_sen.v(6): object \"TX\" differs only in case from object \"Tx\" in the same scope" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677754707362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P_letter p_letter col_sen.v(39) " "Verilog HDL Declaration information at col_sen.v(39): object \"P_letter\" differs only in case from object \"p_letter\" in the same scope" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677754707362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C_letter c_letter col_sen.v(41) " "Verilog HDL Declaration information at col_sen.v(41): object \"C_letter\" differs only in case from object \"c_letter\" in the same scope" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677754707362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "K_letter k_letter col_sen.v(42) " "Verilog HDL Declaration information at col_sen.v(42): object \"K_letter\" differs only in case from object \"k_letter\" in the same scope" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677754707362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Z_letter z_letter col_sen.v(57) " "Verilog HDL Declaration information at col_sen.v(57): object \"Z_letter\" differs only in case from object \"z_letter\" in the same scope" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677754707362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "U_letter u_letter col_sen.v(61) " "Verilog HDL Declaration information at col_sen.v(61): object \"U_letter\" differs only in case from object \"u_letter\" in the same scope" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677754707362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_letter m_letter col_sen.v(62) " "Verilog HDL Declaration information at col_sen.v(62): object \"M_letter\" differs only in case from object \"m_letter\" in the same scope" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677754707362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "col_sen.v 1 1 " "Found 1 design units, including 1 entities, in source file col_sen.v" { { "Info" "ISGN_ENTITY_NAME" "1 col_sen " "Found entity 1: col_sen" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677754707364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754707364 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Line_Follower.v(784) " "Verilog HDL information at Line_Follower.v(784): always construct contains both blocking and non-blocking assignments" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/Line_Follower.v" 784 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1677754707367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX Tx Line_Follower.v(12) " "Verilog HDL Declaration information at Line_Follower.v(12): object \"TX\" differs only in case from object \"Tx\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/Line_Follower.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677754707367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P_letter p_letter Line_Follower.v(101) " "Verilog HDL Declaration information at Line_Follower.v(101): object \"P_letter\" differs only in case from object \"p_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/Line_Follower.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677754707367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C_letter c_letter Line_Follower.v(103) " "Verilog HDL Declaration information at Line_Follower.v(103): object \"C_letter\" differs only in case from object \"c_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/Line_Follower.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677754707367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "K_letter k_letter Line_Follower.v(104) " "Verilog HDL Declaration information at Line_Follower.v(104): object \"K_letter\" differs only in case from object \"k_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/Line_Follower.v" 104 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677754707367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Z_letter z_letter Line_Follower.v(119) " "Verilog HDL Declaration information at Line_Follower.v(119): object \"Z_letter\" differs only in case from object \"z_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/Line_Follower.v" 119 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677754707367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "U_letter u_letter Line_Follower.v(123) " "Verilog HDL Declaration information at Line_Follower.v(123): object \"U_letter\" differs only in case from object \"u_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/Line_Follower.v" 123 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677754707368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_letter m_letter Line_Follower.v(124) " "Verilog HDL Declaration information at Line_Follower.v(124): object \"M_letter\" differs only in case from object \"m_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/Line_Follower.v" 124 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677754707368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_follower.v 1 1 " "Found 1 design units, including 1 entities, in source file line_follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Follower " "Found entity 1: Line_Follower" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/Line_Follower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677754707368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754707368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "col_sen " "Elaborating entity \"col_sen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677754707443 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(69) " "Verilog HDL assignment warning at col_sen.v(69): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707445 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(70) " "Verilog HDL assignment warning at col_sen.v(70): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707445 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(71) " "Verilog HDL assignment warning at col_sen.v(71): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707445 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(112) " "Verilog HDL assignment warning at col_sen.v(112): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707446 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(119) " "Verilog HDL assignment warning at col_sen.v(119): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707446 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(125) " "Verilog HDL assignment warning at col_sen.v(125): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707446 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(132) " "Verilog HDL assignment warning at col_sen.v(132): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707446 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(142) " "Verilog HDL assignment warning at col_sen.v(142): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707446 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(146) " "Verilog HDL assignment warning at col_sen.v(146): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707447 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(153) " "Verilog HDL assignment warning at col_sen.v(153): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707447 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(157) " "Verilog HDL assignment warning at col_sen.v(157): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707447 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(164) " "Verilog HDL assignment warning at col_sen.v(164): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707447 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(168) " "Verilog HDL assignment warning at col_sen.v(168): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707448 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(175) " "Verilog HDL assignment warning at col_sen.v(175): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707448 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(179) " "Verilog HDL assignment warning at col_sen.v(179): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707448 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(186) " "Verilog HDL assignment warning at col_sen.v(186): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707448 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(190) " "Verilog HDL assignment warning at col_sen.v(190): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707448 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(197) " "Verilog HDL assignment warning at col_sen.v(197): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707449 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(201) " "Verilog HDL assignment warning at col_sen.v(201): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707449 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(208) " "Verilog HDL assignment warning at col_sen.v(208): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707449 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(212) " "Verilog HDL assignment warning at col_sen.v(212): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707449 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(219) " "Verilog HDL assignment warning at col_sen.v(219): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707449 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(223) " "Verilog HDL assignment warning at col_sen.v(223): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707449 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(231) " "Verilog HDL assignment warning at col_sen.v(231): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707450 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(235) " "Verilog HDL assignment warning at col_sen.v(235): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707450 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(253) " "Verilog HDL assignment warning at col_sen.v(253): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707458 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(260) " "Verilog HDL assignment warning at col_sen.v(260): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707458 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(266) " "Verilog HDL assignment warning at col_sen.v(266): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707458 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(273) " "Verilog HDL assignment warning at col_sen.v(273): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707458 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(283) " "Verilog HDL assignment warning at col_sen.v(283): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707459 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(287) " "Verilog HDL assignment warning at col_sen.v(287): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707459 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(294) " "Verilog HDL assignment warning at col_sen.v(294): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707459 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(298) " "Verilog HDL assignment warning at col_sen.v(298): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707459 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(306) " "Verilog HDL assignment warning at col_sen.v(306): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707460 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(310) " "Verilog HDL assignment warning at col_sen.v(310): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707460 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(317) " "Verilog HDL assignment warning at col_sen.v(317): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707460 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(321) " "Verilog HDL assignment warning at col_sen.v(321): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707460 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(328) " "Verilog HDL assignment warning at col_sen.v(328): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707460 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(332) " "Verilog HDL assignment warning at col_sen.v(332): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707460 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(339) " "Verilog HDL assignment warning at col_sen.v(339): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707461 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(343) " "Verilog HDL assignment warning at col_sen.v(343): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707461 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(350) " "Verilog HDL assignment warning at col_sen.v(350): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707461 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(354) " "Verilog HDL assignment warning at col_sen.v(354): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707461 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(363) " "Verilog HDL assignment warning at col_sen.v(363): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707461 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(367) " "Verilog HDL assignment warning at col_sen.v(367): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707461 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(376) " "Verilog HDL assignment warning at col_sen.v(376): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707462 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(380) " "Verilog HDL assignment warning at col_sen.v(380): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707462 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(390) " "Verilog HDL assignment warning at col_sen.v(390): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707462 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(394) " "Verilog HDL assignment warning at col_sen.v(394): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707462 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(404) " "Verilog HDL assignment warning at col_sen.v(404): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707462 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(408) " "Verilog HDL assignment warning at col_sen.v(408): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707462 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(417) " "Verilog HDL assignment warning at col_sen.v(417): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707463 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(421) " "Verilog HDL assignment warning at col_sen.v(421): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707463 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(430) " "Verilog HDL assignment warning at col_sen.v(430): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707463 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(434) " "Verilog HDL assignment warning at col_sen.v(434): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707463 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(451) " "Verilog HDL assignment warning at col_sen.v(451): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707469 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(458) " "Verilog HDL assignment warning at col_sen.v(458): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707469 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(464) " "Verilog HDL assignment warning at col_sen.v(464): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707469 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(471) " "Verilog HDL assignment warning at col_sen.v(471): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707469 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(481) " "Verilog HDL assignment warning at col_sen.v(481): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707470 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(485) " "Verilog HDL assignment warning at col_sen.v(485): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707470 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(492) " "Verilog HDL assignment warning at col_sen.v(492): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707470 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(496) " "Verilog HDL assignment warning at col_sen.v(496): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707470 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(504) " "Verilog HDL assignment warning at col_sen.v(504): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707471 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(508) " "Verilog HDL assignment warning at col_sen.v(508): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707471 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(516) " "Verilog HDL assignment warning at col_sen.v(516): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707471 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(520) " "Verilog HDL assignment warning at col_sen.v(520): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707471 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(527) " "Verilog HDL assignment warning at col_sen.v(527): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707471 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(531) " "Verilog HDL assignment warning at col_sen.v(531): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707471 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(538) " "Verilog HDL assignment warning at col_sen.v(538): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707472 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(542) " "Verilog HDL assignment warning at col_sen.v(542): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707472 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(549) " "Verilog HDL assignment warning at col_sen.v(549): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707472 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(553) " "Verilog HDL assignment warning at col_sen.v(553): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707472 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(562) " "Verilog HDL assignment warning at col_sen.v(562): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707472 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(566) " "Verilog HDL assignment warning at col_sen.v(566): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707473 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(575) " "Verilog HDL assignment warning at col_sen.v(575): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707473 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(579) " "Verilog HDL assignment warning at col_sen.v(579): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707473 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(589) " "Verilog HDL assignment warning at col_sen.v(589): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707473 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(593) " "Verilog HDL assignment warning at col_sen.v(593): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707473 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(603) " "Verilog HDL assignment warning at col_sen.v(603): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707473 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(607) " "Verilog HDL assignment warning at col_sen.v(607): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707473 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(616) " "Verilog HDL assignment warning at col_sen.v(616): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707474 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(620) " "Verilog HDL assignment warning at col_sen.v(620): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707474 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(628) " "Verilog HDL assignment warning at col_sen.v(628): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707474 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(632) " "Verilog HDL assignment warning at col_sen.v(632): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707474 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(640) " "Verilog HDL assignment warning at col_sen.v(640): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707474 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(644) " "Verilog HDL assignment warning at col_sen.v(644): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707475 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(651) " "Verilog HDL assignment warning at col_sen.v(651): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707475 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(655) " "Verilog HDL assignment warning at col_sen.v(655): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707475 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(663) " "Verilog HDL assignment warning at col_sen.v(663): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707475 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(667) " "Verilog HDL assignment warning at col_sen.v(667): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707475 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 col_sen.v(680) " "Verilog HDL assignment warning at col_sen.v(680): truncated value with size 32 to match size of target (11)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/col_sen.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677754707481 "|col_sen"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i524 " "Found entity 1: altsyncram_i524" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/db/altsyncram_i524.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677754709870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754709870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677754710089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754710089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677754710193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754710193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ogi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ogi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ogi " "Found entity 1: cntr_ogi" {  } { { "db/cntr_ogi.tdf" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/db/cntr_ogi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677754710324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754710324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677754710385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754710385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677754710466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754710466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677754710566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754710566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677754710626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754710626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677754710704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754710704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677754710762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754710762 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677754711284 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1677754711415 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.03.02.16:28:35 Progress: Loading sld85331bf7/alt_sld_fab_wrapper_hw.tcl " "2023.03.02.16:28:35 Progress: Loading sld85331bf7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754715985 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754719446 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754719575 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754724232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754724356 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754724483 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754724632 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754724636 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754724637 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1677754725402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld85331bf7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld85331bf7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld85331bf7/alt_sld_fab.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/db/ip/sld85331bf7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677754725668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754725668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677754725765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754725765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677754725768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754725768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677754725846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754725846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677754725947 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677754725947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754725947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/db/ip/sld85331bf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677754726020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754726020 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677754733824 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/output_files/col_sen.map.smsg " "Generated suppressed messages file C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/working-integration-col-and-uart/output_files/col_sen.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754735613 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 151 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 151 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1677754738143 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677754738177 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677754738177 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1766 " "Implemented 1766 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677754738410 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677754738410 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1700 " "Implemented 1700 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677754738410 ""} { "Info" "ICUT_CUT_TM_RAMS" "59 " "Implemented 59 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1677754738410 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677754738410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677754738451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 16:28:58 2023 " "Processing ended: Thu Mar 02 16:28:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677754738451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677754738451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677754738451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677754738451 ""}
