<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>versal</ProductFamily>
        <Part>xcvm1802-vsva2197-2MP-e-S</Part>
        <TopModelName>instrumentation_wrapper</TopModelName>
        <TargetClockPeriod>3.30</TargetClockPeriod>
        <ClockUncertainty>0.89</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.351</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>3</Best-caseLatency>
            <Average-caseLatency>3</Average-caseLatency>
            <Worst-caseLatency>3</Worst-caseLatency>
            <Best-caseRealTimeLatency>9.900 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>9.900 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>9.900 ns</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>1</DataflowPipelineThroughput>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>1654</FF>
            <LUT>2227</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1934</BRAM_18K>
            <DSP>1968</DSP>
            <FF>1799680</FF>
            <LUT>899840</LUT>
            <URAM>463</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_ctrl_AWVALID</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWREADY</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWADDR</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WVALID</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WREADY</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WDATA</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WSTRB</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARVALID</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARREADY</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARADDR</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RVALID</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RREADY</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RDATA</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RRESP</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BVALID</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BREADY</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BRESP</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>instrumentation_wrapper</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>instrumentation_wrapper</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>finnix_TDATA</name>
            <Object>finnix</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>392</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>finnix_TVALID</name>
            <Object>finnix</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>finnix_TREADY</name>
            <Object>finnix</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>finnox_TDATA</name>
            <Object>finnox</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>finnox_TVALID</name>
            <Object>finnox</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>finnox_TREADY</name>
            <Object>finnox</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>instrumentation_wrapper</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>120</ID>
                </Instance>
                <Instance>
                    <InstName>move_ap_uint_8_U0</InstName>
                    <ModuleName>move_ap_uint_8_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>127</ID>
                </Instance>
                <Instance>
                    <InstName>instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_U0</InstName>
                    <ModuleName>instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>135</ID>
                    <BindInstances>timestamps_fifo_U add_ln186_fu_1790_p2 sub_ln186_fu_1847_p2 sub_ln186_1_fu_1862_p2 add_ln840_fu_1883_p2 add_ln840_1_fu_1818_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>move_ap_uint_392_U0</InstName>
                    <ModuleName>move_ap_uint_392_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>172</ID>
                </Instance>
            </InstancesList>
            <BindInstances>cfg_c_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>0.846</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>move_ap_uint_8_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.790</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes(flp)</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.351</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.600 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.600 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.600 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>3</PipelineDepth>
                    <PipelineType>yes(flp)</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>847</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1601</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="timestamps_fifo_U" SOURCE="/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:126" URAM="0" VARIABLE="timestamps"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_fu_1790_p2" SOURCE="/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln186_fu_1847_p2" SOURCE="/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="sub_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln186_1_fu_1862_p2" SOURCE="/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="sub_ln186_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_1883_p2" SOURCE="/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_1_fu_1818_p2" SOURCE="/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>move_ap_uint_392_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.864</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.300 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.300 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.300 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes(flp)</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>instrumentation_wrapper</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.351</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.900 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.900 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.900 ns</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>1</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1654</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2227</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cfg_c_U" SOURCE="/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:258" URAM="0" VARIABLE="cfg_c"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>finnox0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>finnix0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_export format="xo"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="finnix" index="0" direction="out" srcType="stream&lt;ap_uint&lt;392&gt;, 0&gt;&amp;" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="finnix" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="finnox" index="1" direction="in" srcType="stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="finnox" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cfg" index="2" direction="in" srcType="ap_uint&lt;32&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="cfg" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="status" index="3" direction="inout" srcType="ap_uint&lt;32&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="status_i" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="status_o" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_ctrl" name="status_o_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="latency" index="4" direction="out" srcType="ap_uint&lt;32&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="latency" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_ctrl" name="latency_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="interval" index="5" direction="out" srcType="ap_uint&lt;32&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="interval" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_ctrl" name="interval_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="checksum" index="6" direction="out" srcType="ap_uint&lt;32&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="checksum" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_ctrl" name="checksum_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_ctrl" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_ctrl_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_ctrl_ARADDR</port>
                <port>s_axi_ctrl_ARREADY</port>
                <port>s_axi_ctrl_ARVALID</port>
                <port>s_axi_ctrl_AWADDR</port>
                <port>s_axi_ctrl_AWREADY</port>
                <port>s_axi_ctrl_AWVALID</port>
                <port>s_axi_ctrl_BREADY</port>
                <port>s_axi_ctrl_BRESP</port>
                <port>s_axi_ctrl_BVALID</port>
                <port>s_axi_ctrl_RDATA</port>
                <port>s_axi_ctrl_RREADY</port>
                <port>s_axi_ctrl_RRESP</port>
                <port>s_axi_ctrl_RVALID</port>
                <port>s_axi_ctrl_WDATA</port>
                <port>s_axi_ctrl_WREADY</port>
                <port>s_axi_ctrl_WSTRB</port>
                <port>s_axi_ctrl_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="cfg" access="W" description="Data signal of cfg" range="32">
                    <fields>
                        <field offset="0" width="32" name="cfg" access="W" description="Bit 31 to 0 of cfg"/>
                    </fields>
                </register>
                <register offset="0x18" name="status_i" access="W" description="Data signal of status_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="status_i" access="W" description="Bit 31 to 0 of status_i"/>
                    </fields>
                </register>
                <register offset="0x20" name="status_o" access="R" description="Data signal of status_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="status_o" access="R" description="Bit 31 to 0 of status_o"/>
                    </fields>
                </register>
                <register offset="0x24" name="status_o_ctrl" access="R" description="Control signal of status_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="status_o_ap_vld" access="R" description="Control signal status_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="latency" access="R" description="Data signal of latency" range="32">
                    <fields>
                        <field offset="0" width="32" name="latency" access="R" description="Bit 31 to 0 of latency"/>
                    </fields>
                </register>
                <register offset="0x2c" name="latency_ctrl" access="R" description="Control signal of latency" range="32">
                    <fields>
                        <field offset="0" width="1" name="latency_ap_vld" access="R" description="Control signal latency_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x38" name="interval" access="R" description="Data signal of interval" range="32">
                    <fields>
                        <field offset="0" width="32" name="interval" access="R" description="Bit 31 to 0 of interval"/>
                    </fields>
                </register>
                <register offset="0x3c" name="interval_ctrl" access="R" description="Control signal of interval" range="32">
                    <fields>
                        <field offset="0" width="1" name="interval_ap_vld" access="R" description="Control signal interval_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x48" name="checksum" access="R" description="Data signal of checksum" range="32">
                    <fields>
                        <field offset="0" width="32" name="checksum" access="R" description="Bit 31 to 0 of checksum"/>
                    </fields>
                </register>
                <register offset="0x4c" name="checksum_ctrl" access="R" description="Control signal of checksum" range="32">
                    <fields>
                        <field offset="0" width="1" name="checksum_ap_vld" access="R" description="Control signal checksum_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="cfg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="status"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="latency"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="interval"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="checksum"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_ctrl:finnix:finnox</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="finnix" type="axi4stream" busTypeName="axis" mode="master" dataWidth="392" portPrefix="finnix_">
            <ports>
                <port>finnix_TDATA</port>
                <port>finnix_TREADY</port>
                <port>finnix_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="finnix"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="finnox" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="finnox_">
            <ports>
                <port>finnox_TDATA</port>
                <port>finnox_TREADY</port>
                <port>finnox_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="finnox"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_ctrl">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_ctrl">cfg, 0x10, 32, W, Data signal of cfg, </column>
                    <column name="s_axi_ctrl">status_i, 0x18, 32, W, Data signal of status_i, </column>
                    <column name="s_axi_ctrl">status_o, 0x20, 32, R, Data signal of status_o, </column>
                    <column name="s_axi_ctrl">status_o_ctrl, 0x24, 32, R, Control signal of status_o, 0=status_o_ap_vld</column>
                    <column name="s_axi_ctrl">latency, 0x28, 32, R, Data signal of latency, </column>
                    <column name="s_axi_ctrl">latency_ctrl, 0x2c, 32, R, Control signal of latency, 0=latency_ap_vld</column>
                    <column name="s_axi_ctrl">interval, 0x38, 32, R, Data signal of interval, </column>
                    <column name="s_axi_ctrl">interval_ctrl, 0x3c, 32, R, Control signal of interval, 0=interval_ap_vld</column>
                    <column name="s_axi_ctrl">checksum, 0x48, 32, R, Data signal of checksum, </column>
                    <column name="s_axi_ctrl">checksum_ctrl, 0x4c, 32, R, Control signal of checksum, 0=checksum_ap_vld</column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="finnix">both, 392, 1, 1, , , , , , , </column>
                    <column name="finnox">both, 8, 1, 1, , , , , , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_none, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="finnix">out, stream&lt;ap_uint&lt;392&gt; 0&gt;&amp;</column>
                    <column name="finnox">in, stream&lt;ap_uint&lt;8&gt; 0&gt;&amp;</column>
                    <column name="cfg">in, ap_uint&lt;32&gt;</column>
                    <column name="status">inout, ap_uint&lt;32&gt;&amp;</column>
                    <column name="latency">out, ap_uint&lt;32&gt;&amp;</column>
                    <column name="interval">out, ap_uint&lt;32&gt;&amp;</column>
                    <column name="checksum">out, ap_uint&lt;32&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="finnix">finnix, interface, , </column>
                    <column name="finnox">finnox, interface, , </column>
                    <column name="cfg">s_axi_ctrl, register, name=cfg offset=0x10 range=32, </column>
                    <column name="status">s_axi_ctrl, register, name=status_i offset=0x18 range=32, </column>
                    <column name="status">s_axi_ctrl, register, name=status_o offset=0x20 range=32, </column>
                    <column name="status">s_axi_ctrl, register, name=status_o_ctrl offset=0x24 range=32, </column>
                    <column name="latency">s_axi_ctrl, register, name=latency offset=0x28 range=32, </column>
                    <column name="latency">s_axi_ctrl, register, name=latency_ctrl offset=0x2c range=32, </column>
                    <column name="interval">s_axi_ctrl, register, name=interval offset=0x38 range=32, </column>
                    <column name="interval">s_axi_ctrl, register, name=interval_ctrl offset=0x3c range=32, </column>
                    <column name="checksum">s_axi_ctrl, register, name=checksum offset=0x48 range=32, </column>
                    <column name="checksum">s_axi_ctrl, register, name=checksum_ctrl offset=0x4c range=32, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="pipeline" location="top_instrumentation_wrapper.cpp:48" status="valid" parentFunction="move" variable="" isDirective="0" options="II=1 style=flp"/>
        <Pragma type="pipeline" location="top_instrumentation_wrapper.cpp:57" status="valid" parentFunction="move" variable="" isDirective="0" options="II=1 style=flp"/>
        <Pragma type="inline" location="top_instrumentation_wrapper.cpp:96" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top_instrumentation_wrapper.cpp:120" status="valid" parentFunction="instrument" variable="" isDirective="0" options="II=1 style=flp"/>
        <Pragma type="reset" location="top_instrumentation_wrapper.cpp:125" status="valid" parentFunction="instrument" variable="cnt_clk" isDirective="0" options="variable=cnt_clk"/>
        <Pragma type="stream" location="top_instrumentation_wrapper.cpp:127" status="valid" parentFunction="instrument" variable="timestamps" isDirective="0" options="variable=timestamps depth=PENDING"/>
        <Pragma type="reset" location="top_instrumentation_wrapper.cpp:130" status="valid" parentFunction="instrument" variable="timestamp_ovf" isDirective="0" options="variable=timestamp_ovf"/>
        <Pragma type="reset" location="top_instrumentation_wrapper.cpp:131" status="valid" parentFunction="instrument" variable="timestamp_unf" isDirective="0" options="variable=timestamp_unf"/>
        <Pragma type="reset" location="top_instrumentation_wrapper.cpp:137" status="valid" parentFunction="instrument" variable="icnt" isDirective="0" options="variable=icnt"/>
        <Pragma type="reset" location="top_instrumentation_wrapper.cpp:138" status="valid" parentFunction="instrument" variable="lfsr" isDirective="0" options="variable=lfsr off"/>
        <Pragma type="unroll" location="top_instrumentation_wrapper.cpp:147" status="valid" parentFunction="instrument" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="top_instrumentation_wrapper.cpp:155" status="valid" parentFunction="instrument" variable="" isDirective="0" options=""/>
        <Pragma type="reset" location="top_instrumentation_wrapper.cpp:169" status="valid" parentFunction="instrument" variable="ocnt" isDirective="0" options="variable=ocnt"/>
        <Pragma type="reset" location="top_instrumentation_wrapper.cpp:173" status="valid" parentFunction="instrument" variable="ts1" isDirective="0" options="variable=ts1"/>
        <Pragma type="reset" location="top_instrumentation_wrapper.cpp:174" status="valid" parentFunction="instrument" variable="last_latency" isDirective="0" options="variable=last_latency"/>
        <Pragma type="reset" location="top_instrumentation_wrapper.cpp:175" status="valid" parentFunction="instrument" variable="last_interval" isDirective="0" options="variable=last_interval"/>
        <Pragma type="reset" location="top_instrumentation_wrapper.cpp:178" status="valid" parentFunction="instrument" variable="pkts" isDirective="0" options="variable=pkts"/>
        <Pragma type="reset" location="top_instrumentation_wrapper.cpp:182" status="valid" parentFunction="instrument" variable="coeff" isDirective="0" options="variable=coeff off"/>
        <Pragma type="reset" location="top_instrumentation_wrapper.cpp:183" status="valid" parentFunction="instrument" variable="psum" isDirective="0" options="variable=psum off"/>
        <Pragma type="reset" location="top_instrumentation_wrapper.cpp:184" status="valid" parentFunction="instrument" variable="last_checksum" isDirective="0" options="variable=last_checksum"/>
        <Pragma type="unroll" location="top_instrumentation_wrapper.cpp:196" status="valid" parentFunction="instrument" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="top_instrumentation_wrapper.cpp:207" status="valid" parentFunction="instrument" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="top_instrumentation_wrapper.cpp:249" status="valid" parentFunction="instrumentation_wrapper" variable="finnix" isDirective="0" options="axis port=finnix"/>
        <Pragma type="interface" location="top_instrumentation_wrapper.cpp:250" status="valid" parentFunction="instrumentation_wrapper" variable="finnox" isDirective="0" options="axis port=finnox"/>
        <Pragma type="interface" location="top_instrumentation_wrapper.cpp:251" status="valid" parentFunction="instrumentation_wrapper" variable="cfg" isDirective="0" options="s_axilite bundle=ctrl port=cfg"/>
        <Pragma type="interface" location="top_instrumentation_wrapper.cpp:252" status="valid" parentFunction="instrumentation_wrapper" variable="status" isDirective="0" options="s_axilite bundle=ctrl port=status"/>
        <Pragma type="interface" location="top_instrumentation_wrapper.cpp:253" status="valid" parentFunction="instrumentation_wrapper" variable="latency" isDirective="0" options="s_axilite bundle=ctrl port=latency"/>
        <Pragma type="interface" location="top_instrumentation_wrapper.cpp:254" status="valid" parentFunction="instrumentation_wrapper" variable="interval" isDirective="0" options="s_axilite bundle=ctrl port=interval"/>
        <Pragma type="interface" location="top_instrumentation_wrapper.cpp:255" status="valid" parentFunction="instrumentation_wrapper" variable="checksum" isDirective="0" options="s_axilite bundle=ctrl port=checksum"/>
        <Pragma type="interface" location="top_instrumentation_wrapper.cpp:256" status="valid" parentFunction="instrumentation_wrapper" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="dataflow" location="top_instrumentation_wrapper.cpp:258" status="valid" parentFunction="instrumentation_wrapper" variable="" isDirective="0" options="disable_start_propagation"/>
        <Pragma type="stream" location="top_instrumentation_wrapper.cpp:261" status="valid" parentFunction="instrumentation_wrapper" variable="finnix0" isDirective="0" options="variable=finnix0 depth=2"/>
        <Pragma type="stream" location="top_instrumentation_wrapper.cpp:262" status="valid" parentFunction="instrumentation_wrapper" variable="finnox0" isDirective="0" options="variable=finnox0 depth=2"/>
    </PragmaReport>
</profile>

