Analysis & Synthesis report for dom
Sun Mar 05 12:16:02 2006
Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Analysis & Synthesis Files Read
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+-----------------------------------------------------------------+
; Analysis & Synthesis Summary                                    ;
+-----------------------------+-----------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Mar 05 12:16:02 2006 ;
; Revision Name               ; dom                               ;
; Top-level Entity Name       ; domapp                            ;
; Family                      ; EXCALIBUR_ARM                     ;
+-----------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------
; Option                                                                                     ; Setting       ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Optimization Technique -- APEX 20K/APEX 20KE/APEX 20KC/APEX II/ARM-based Excalibur         ; Speed         ; Balanced      ;
; Top-level entity name                                                                      ; domapp        ;               ;
; Family name                                                                                ; EXCALIBUR_ARM ; Stratix       ;
; VHDL Show LMF Mapping Messages                                                             ; Off           ;               ;
; Auto Resource Sharing                                                                      ; Off           ; Off           ;
; Auto RAM Replacement                                                                       ; On            ; On            ;
; Auto ROM Replacement                                                                       ; On            ; On            ;
; Allow register retiming to trade off Tsu/Tco with Fmax                                     ; On            ; On            ;
; Perform gate-level register retiming                                                       ; Off           ; Off           ;
; Perform WYSIWYG Primitive Resynthesis                                                      ; Off           ; Off           ;
; Remove Duplicate Logic                                                                     ; On            ; On            ;
; Auto Open-Drain Pins                                                                       ; On            ; On            ;
; Auto Parallel Expanders                                                                    ; On            ; On            ;
; Auto Carry Chains                                                                          ; On            ; On            ;
; Parallel Expander Chain Length -- APEX 20K/APEX 20KE/APEX 20KC/APEX II/ARM-based Excalibur ; 16            ; 16            ;
; Cascade Chain Length                                                                       ; 2             ; 2             ;
; Carry Chain Length                                                                         ; 48            ; 48            ;
; Allow XOR Gate Usage                                                                       ; On            ; On            ;
; Auto Packed Registers                                                                      ; Off           ; Off           ;
; Technology Mapper -- APEX 20K/APEX 20KE/APEX 20KC/APEX II/ARM-based Excalibur              ; LUT           ; LUT           ;
; Auto Implement in ROM                                                                      ; Off           ; Off           ;
; Auto Global Register Control Signals                                                       ; On            ; On            ;
; Auto Global Output Enable                                                                  ; On            ; On            ;
; Auto Global Clock                                                                          ; On            ; On            ;
; Limit AHDL Integers to 32 Bits                                                             ; Off           ; Off           ;
; Ignore SOFT Buffers                                                                        ; On            ; On            ;
; Ignore LCELL Buffers                                                                       ; Off           ; Off           ;
; Ignore ROW GLOBAL Buffers                                                                  ; Off           ; Off           ;
; Ignore GLOBAL Buffers                                                                      ; Off           ; Off           ;
; Ignore CASCADE Buffers                                                                     ; Off           ; Off           ;
; Ignore CARRY Buffers                                                                       ; Off           ; Off           ;
; Remove Duplicate Registers                                                                 ; On            ; On            ;
; Remove Redundant Logic Cells                                                               ; Off           ; Off           ;
; Power-Up Don't Care                                                                        ; On            ; On            ;
; NOT Gate Push-Back                                                                         ; On            ; On            ;
; State Machine Processing                                                                   ; Auto          ; Auto          ;
; VHDL Version                                                                               ; VHDL93        ; VHDL93        ;
; Verilog Version                                                                            ; Verilog_2001  ; Verilog_2001  ;
; Preserve fewer node names                                                                  ; On            ; On            ;
; Disk space/compilation speed tradeoff                                                      ; Normal        ; Normal        ;
; Create Debugging Nodes for IP Cores                                                        ; off           ; off           ;
+--------------------------------------------------------------------------------------------+---------------+---------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+--------------------------------------------------
; Name               ; Setting                    ;
+--------------------+----------------------------+
; CARRY_CHAIN        ; MANUAL                     ;
; CASCADE_CHAIN      ; MANUAL                     ;
; OPTIMIZE_FOR_SPEED ; 9                          ;
; STYLE              ; FAST                       ;
+--------------------+----------------------------+


+---------------------------------+
; Analysis & Synthesis Files Read ;
+----------------------------------
; File Name ; Read                ;
+-----------+---------------------+


+--------------------------------+
; Analysis & Synthesis Messages  ;
+--------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2004 Altera Corporation. All rights reserved.
    Info: Quartus is a registered trademark of Altera Corporation in the 
    Info: US and other countries.  Portions of the Quartus II software   
    Info: code, and other portions of the code included in this download 
    Info: or on this CD, are licensed to Altera Corporation and are the  
    Info: copyrighted property of third parties who may include, without 
    Info: limitation, Sun Microsystems, The Regents of the University of 
    Info: California, Softel vdm., and Verific Design Automation Inc. 
    Info: Warning:  This computer program is protected by copyright law  
    Info: and international treaties. Unauthorized reproduction or       
    Info: distribution of this program, or any portion of it, may result 
    Info: in severe civil and criminal penalties, and will be prosecuted 
    Info: to the maximum extent possible under the law.
    Info: Processing started: Sun Mar 05 12:16:00 2006
Info: Command: quartus_map --import_settings_files=on --export_settings_files=off dom -c dom
Info: Found 1 design units and 0 entities in source file icecube_data_types.vhd
    Info: Found design unit 1: icecube_data_types
Info: Found 1 design units and 0 entities in source file constants.vhd
    Info: Found design unit 1: constants
Info: Found 1 design units and 0 entities in source file ctrl_data_types.vhd
    Info: Found design unit 1: ctrl_data_types
Info: Found 2 design units and 1 entities in source file ahb_slave.vhd
    Info: Found design unit 1: ahb_slave-ahb_slave_arch
    Info: Found entity 1: ahb_slave
Info: Found 2 design units and 1 entities in source file ROC.vhd
    Info: Found design unit 1: ROC-arch_ROC
    Info: Found entity 1: ROC
Info: Found 2 design units and 1 entities in source file FADC_input.vhd
    Info: Found design unit 1: FADC_input-fADC_input_arch
    Info: Found entity 1: FADC_input
Info: Found 2 design units and 1 entities in source file calibration_sources.vhd
    Info: Found design unit 1: calibration_sources-ARCH_calibration_sources
    Info: Found entity 1: calibration_sources
Info: Found 2 design units and 1 entities in source file rate_meters.vhd
    Info: Found design unit 1: rate_meters-ARCH_rate_meters
    Info: Found entity 1: rate_meters
Info: Found 2 design units and 1 entities in source file ahb_master.vhd
    Info: Found design unit 1: ahb_master-ahb_ahb_master
    Info: Found entity 1: ahb_master
Info: Found 2 design units and 1 entities in source file ATWD_control.vhd
    Info: Found design unit 1: ATWD_control-arch_ATWD_control
    Info: Found entity 1: ATWD_control
Info: Found 2 design units and 1 entities in source file gray2bin.vhd
    Info: Found design unit 1: gray2bin-arch_gray2bin
    Info: Found entity 1: gray2bin
Info: Found 2 design units and 1 entities in source file trigger.vhd
    Info: Found design unit 1: trigger-trigger_arch
    Info: Found entity 1: trigger
Error: VHDL Use Clause error at daq.vhd(30): design library work does not contain primary unit monitor_data_type
Error: VHDL error at daq.vhd(130): object daq_status_struct is used but not declared
Error: Ignored construct daq at daq.vhd(33) because of previous errors
Error: VHDL error at daq.vhd(136): entity daq is used but not declared
Error: VHDL error at daq.vhd(140): object std_logic is used but not declared
Error: VHDL error at daq.vhd(141): object std_logic is used but not declared
Error: VHDL error at daq.vhd(143): object std_logic is used but not declared
Error: VHDL error at daq.vhd(144): object std_logic_vector is used but not declared
Error: VHDL error at daq.vhd(145): object std_logic_vector is used but not declared
Error: VHDL error at daq.vhd(146): object std_logic is used but not declared
Error: VHDL error at daq.vhd(148): object std_logic_vector is used but not declared
Error: VHDL error at daq.vhd(149): object std_logic_vector is used but not declared
Error: VHDL error at daq.vhd(151): object std_logic is used but not declared
Error: VHDL error at daq.vhd(152): object std_logic is used but not declared
Error: VHDL error at daq.vhd(153): object std_logic is used but not declared
Error: VHDL error at daq.vhd(154): object std_logic is used but not declared
Error: VHDL error at daq.vhd(155): object std_logic is used but not declared
Error: VHDL error at daq.vhd(156): object std_logic is used but not declared
Error: VHDL error at daq.vhd(157): object std_logic is used but not declared
Info: Found 0 design units and 0 entities in source file daq.vhd
Info: Found 2 design units and 1 entities in source file ATWD_interface.vhd
    Info: Found design unit 1: ATWD_interface-ATWD_interface_arch
    Info: Found entity 1: ATWD_interface
Info: Found 2 design units and 1 entities in source file mem_interface.vhd
    Info: Found design unit 1: mem_interface-mem_interface_arch
    Info: Found entity 1: mem_interface
Info: Found 2 design units and 1 entities in source file FADC_interface.vhd
    Info: Found design unit 1: FADC_interface-FADC_interface_arch
    Info: Found entity 1: FADC_interface
Info: Found 2 design units and 1 entities in source file data_buffer.vhd
    Info: Found design unit 1: data_buffer-arch_data_buffer
    Info: Found entity 1: data_buffer
Info: Found 2 design units and 1 entities in source file ADC_input.vhd
    Info: Found design unit 1: ADC_input-arch_ADC_input
    Info: Found entity 1: ADC_input
Info: Found 2 design units and 1 entities in source file ADC_control.vhd
    Info: Found design unit 1: ADC_control-arch_ADC_control
    Info: Found entity 1: ADC_control
Error: VHDL Use Clause error at pingpong.vhd(31): design library work does not contain primary unit monitor_data_type
Error: VHDL error at pingpong.vhd(91): object pp_struct is used but not declared
Error: Ignored construct pingpong at pingpong.vhd(34) because of previous errors
Error: VHDL error at pingpong.vhd(98): entity pingpong is used but not declared
Error: VHDL error at pingpong.vhd(103): object integer is used but not declared
Error: VHDL error at pingpong.vhd(106): object std_logic is used but not declared
Error: VHDL error at pingpong.vhd(107): object std_logic is used but not declared
Error: VHDL error at pingpong.vhd(108): object std_logic is used but not declared
Error: VHDL error at pingpong.vhd(109): object std_logic_vector is used but not declared
Error: VHDL error at pingpong.vhd(111): object std_logic is used but not declared
Error: VHDL error at pingpong.vhd(112): object std_logic is used but not declared
Error: VHDL error at pingpong.vhd(113): object std_logic_vector is used but not declared
Error: VHDL error at pingpong.vhd(114): object std_logic_vector is used but not declared
Error: VHDL error at pingpong.vhd(115): object std_logic_vector is used but not declared
Error: VHDL error at pingpong.vhd(116): object std_logic is used but not declared
Error: VHDL error at pingpong.vhd(118): object std_logic is used but not declared
Error: VHDL error at pingpong.vhd(119): object std_logic_vector is used but not declared
Error: VHDL error at pingpong.vhd(121): object std_logic is used but not declared
Error: VHDL error at pingpong.vhd(122): object std_logic_vector is used but not declared
Info: Found 0 design units and 0 entities in source file pingpong.vhd
Info: Found 2 design units and 1 entities in source file pedestal_sub.vhd
    Info: Found design unit 1: pedestal_sub-arch_pedestal_sub
    Info: Found entity 1: pedestal_sub
Error: VHDL Use Clause error at domapp.vhd(30): design library work does not contain primary unit monitor_data_type
Error: Ignored construct domapp at domapp.vhd(33) because of previous errors
Error: VHDL error at domapp.vhd(177): entity domapp is used but not declared
Error: VHDL error at domapp.vhd(181): object std_logic is used but not declared
Error: VHDL error at domapp.vhd(182): object std_logic is used but not declared
Error: VHDL error at domapp.vhd(188): object std_logic is used but not declared
Error: VHDL error at domapp.vhd(189): object std_logic is used but not declared
Error: VHDL error at domapp.vhd(190): object std_logic is used but not declared
Error: VHDL error at domapp.vhd(191): object std_logic is used but not declared
Error: VHDL error at domapp.vhd(197): object std_logic is used but not declared
Error: VHDL error at domapp.vhd(198): object std_logic is used but not declared
Error: VHDL error at domapp.vhd(199): object std_logic is used but not declared
Error: VHDL error at domapp.vhd(205): object std_logic is used but not declared
Error: VHDL error at domapp.vhd(206): object std_logic is used but not declared
Error: VHDL error at domapp.vhd(207): object std_logic_vector is used but not declared
Error: VHDL error at domapp.vhd(213): object std_logic is used but not declared
Error: VHDL error at domapp.vhd(214): object std_logic is used but not declared
Error: VHDL error at domapp.vhd(215): object std_logic is used but not declared
Error: VHDL error at domapp.vhd(216): object std_logic is used but not declared
Info: Found 0 design units and 0 entities in source file domapp.vhd
Warning: Can't analyze file -- file c:/work_lbnl/IceCubeCVS/dom-fpga/domapp/compression.vhd is missing
Info: Found 2 design units and 0 entities in source file functions.vhd
    Info: Found design unit 1: functions
    Info: Found design unit 2: functions-body
Warning: VHDL Use Clause warning at slaveregister.vhd(30): more than one Use Clause imports a declaration of simple name unsigned -- none of the declarations are directly visible
Info: VHDL information: object unsigned is declared at numeric_std.vhd(65)
Info: VHDL information at syn_arit.vhd(27): duplicate match
Warning: VHDL Use Clause warning at slaveregister.vhd(30): more than one Use Clause imports a declaration of simple name signed -- none of the declarations are directly visible
Info: VHDL information: object signed is declared at numeric_std.vhd(66)
Info: VHDL information at syn_arit.vhd(28): duplicate match
Info: Found 2 design units and 1 entities in source file slaveregister.vhd
    Info: Found design unit 1: slaveregister-arch_slaveregister
    Info: Found entity 1: slaveregister
Info: Found 2 design units and 1 entities in source file comm_wrapper.vhd
    Info: Found design unit 1: comm_wrapper-arch_comm_wrapper
    Info: Found entity 1: comm_wrapper
Error: Quartus II Analysis & Synthesis was unsuccessful. 57 errors, 3 warnings
    Error: Processing ended: Sun Mar 05 12:16:01 2006
    Error: Elapsed time: 00:00:01


