# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../APS_Final_Project.srcs/sources_1/new/fourBitAdder.v" \
"../../../../APS_Final_Project.srcs/sources_1/new/fullAdder.v" \
"../../../../APS_Final_Project.srcs/sources_1/new/halfAdder.v" \
"../../../../APS_Final_Project.srcs/sources_1/new/immediateGenerator.v" \
"../../../../APS_Final_Project.srcs/sources_1/new/sixteenBitAdder.v" \
"../../../../APS_Final_Project.srcs/sources_1/new/sixtyfourBitAdder.v" \
"../../../../APS_Final_Project.srcs/sources_1/new/sixtyfourBitDivider.v" \
"../../../../APS_Final_Project.srcs/sources_1/new/sixtyfourBitMultiplier.v" \
"../../../../APS_Final_Project.srcs/sources_1/new/sixtyfourBitSubtractor.v" \
"../../../../APS_Final_Project.srcs/sim_1/new/t_4BitAdder.v" \
"../../../../APS_Final_Project.srcs/sim_1/new/t_fullAdder.v" \
"../../../../APS_Final_Project.srcs/sim_1/new/t_halfAdder.v" \
"../../../../APS_Final_Project.srcs/sim_1/new/t_immediateGenerator.v" \
"../../../../APS_Final_Project.srcs/sim_1/new/t_sixteenBitAdder.v" \
"../../../../APS_Final_Project.srcs/sim_1/new/t_sixtyfourBitAdder.v" \
"../../../../APS_Final_Project.srcs/sim_1/new/t_sixtyfourBitDivider.v" \
"../../../../APS_Final_Project.srcs/sim_1/new/t_sixtyfourBitMultiplier.v" \
"../../../../APS_Final_Project.srcs/sim_1/new/t_sixtyfourBitSubtractor.v" \
"../../../../APS_Final_Project.srcs/sim_1/new/t_thirtytwoBitAdder.v" \
"../../../../APS_Final_Project.srcs/sources_1/new/thirtytwoBitAdder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
