library ieee;
use ieee.std_logic_1164.all;

entity mixColumns_32b is
	port(
		word_state_in: in std_logic_vector(31 downto 0);
		word_state_out: out std_logic_vector(31 downto 0)
	);
end entity;

architecture rtl of mixColumns_32b is 
	signal t0, t1, t2, t3 : std_logic_vector(7 downto 0);
	signal r1, r2, r3, r4 : std_logic_vector(7 downto 0);
	
begin
		t0 <= state(31 downto 24);
		t1 <= state(23 downto 16);
		t2 <= state(15 downto 8);
		t3 <= state(7 downto 0);
			
		r1 <= g_mult("00000010", t0) xor g_mult("00000011", t1) xor t2 xor t3; -- a00
		r2 <= t0 xor g_mult("00000010", t1) xor g_mult("00000011", t2) xor t3; -- a10
		r3 <= t0 xor t1 xor g_mult("00000010", t2) xor g_mult("00000011", t3); -- a20
		r4 <= g_mult("00000011", t0) xor t1 xor t2 xor g_mult("00000010", t3); -- a30
	
	state_out <= r1&r2&r3&r4;
end rtl;