

================================================================
== Vitis HLS Report for 'matrixmul_accel_core'
================================================================
* Date:           Wed Dec  6 15:21:40 2023

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        PROJET_HLS_zynq
* Solution:       trans-inver2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.441 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    22887|    74471| 0.229 ms | 0.745 ms |  22888|  74472|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                             |                  |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-----------------------------+------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_inversion_matrix_fu_253  |inversion_matrix  |     3269|    54853| 32.690 us |  0.549 ms |   3269|  54853|   none  |
        |grp_matrixmul_fu_258         |matrixmul         |    16536|    16536|  0.165 ms |  0.165 ms |  16536|  16536|   none  |
        |grp_transMatrix_fu_265       |transMatrix       |     1051|     1051| 10.510 us | 10.510 us |   1051|   1051|   none  |
        +-----------------------------+------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_a1_read_a2        |     1024|     1024|         2|          1|          1|  1024|    yes   |
        |- read_b1_read_b2        |     1024|     1024|         2|          1|          1|  1024|    yes   |
        |- write_res1_write_res2  |     1025|     1025|         3|          1|          1|  1024|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    293|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|  234|   34958|  42678|    -|
|Memory           |        6|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    482|    -|
|Register         |        -|    -|     157|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|  234|   35115|  43453|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|  106|      33|     81|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+-----+-------+-------+-----+
    |           Instance          |      Module      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------+------------------+---------+-----+-------+-------+-----+
    |grp_inversion_matrix_fu_253  |inversion_matrix  |        2|  224|  29224|  35912|    0|
    |grp_matrixmul_fu_258         |matrixmul         |        0|   10|   5021|   4273|    0|
    |grp_transMatrix_fu_265       |transMatrix       |        0|    0|    713|   2493|    0|
    +-----------------------------+------------------+---------+-----+-------+-------+-----+
    |Total                        |                  |        2|  234|  34958|  42678|    0|
    +-----------------------------+------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |mat_a_U    |inversion_matrix_Ainverse  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |mat_b_U    |inversion_matrix_Ainverse  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |mat_res_U  |mat_res                    |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                           |        6|  0|   0|    0|  3072|   96|     3|        98304|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_276_p2             |     +    |   0|  0|  13|          11|           1|
    |add_ln14_fu_282_p2               |     +    |   0|  0|  15|           1|           6|
    |add_ln15_fu_349_p2               |     +    |   0|  0|  15|           1|           6|
    |add_ln18_fu_326_p2               |     +    |   0|  0|  14|          10|          10|
    |add_ln24_1_fu_370_p2             |     +    |   0|  0|  13|          11|           1|
    |add_ln24_fu_376_p2               |     +    |   0|  0|  15|           1|           6|
    |add_ln25_fu_445_p2               |     +    |   0|  0|  15|           1|           6|
    |add_ln28_fu_420_p2               |     +    |   0|  0|  14|          10|          10|
    |add_ln41_1_fu_466_p2             |     +    |   0|  0|  13|          11|           1|
    |add_ln41_fu_472_p2               |     +    |   0|  0|  15|           1|           6|
    |add_ln42_fu_508_p2               |     +    |   0|  0|  15|           1|           6|
    |add_ln45_fu_524_p2               |     +    |   0|  0|  14|          10|          10|
    |icmp_ln14_fu_270_p2              |   icmp   |   0|  0|  13|          11|          12|
    |icmp_ln15_fu_288_p2              |   icmp   |   0|  0|  11|           6|           7|
    |icmp_ln24_fu_364_p2              |   icmp   |   0|  0|  13|          11|          12|
    |icmp_ln25_fu_382_p2              |   icmp   |   0|  0|  11|           6|           7|
    |icmp_ln41_fu_460_p2              |   icmp   |   0|  0|  13|          11|          12|
    |icmp_ln42_fu_478_p2              |   icmp   |   0|  0|  11|           6|           7|
    |ap_block_state8_on_subcall_done  |    or    |   0|  0|   2|           1|           1|
    |select_ln14_1_fu_302_p3          |  select  |   0|  0|   6|           1|           6|
    |select_ln14_fu_294_p3            |  select  |   0|  0|   6|           1|           1|
    |select_ln24_1_fu_396_p3          |  select  |   0|  0|   6|           1|           6|
    |select_ln24_fu_388_p3            |  select  |   0|  0|   6|           1|           1|
    |select_ln41_1_fu_492_p3          |  select  |   0|  0|   6|           1|           6|
    |select_ln41_fu_484_p3            |  select  |   0|  0|   6|           1|           1|
    |ap_enable_pp0                    |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp1                    |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp2                    |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1          |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1          |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1          |    xor   |   0|  0|   2|           2|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 293|         136|         157|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_202_p4  |   9|          2|    6|         12|
    |ap_phi_mux_i_2_phi_fu_235_p4  |   9|          2|    6|         12|
    |ap_phi_mux_i_phi_fu_169_p4    |   9|          2|    6|         12|
    |i_1_reg_198                   |   9|          2|    6|         12|
    |i_2_reg_231                   |   9|          2|    6|         12|
    |i_reg_165                     |   9|          2|    6|         12|
    |indvar_flatten13_reg_220      |   9|          2|   11|         22|
    |indvar_flatten6_reg_187       |   9|          2|   11|         22|
    |indvar_flatten_reg_154        |   9|          2|   11|         22|
    |input_r_address0              |  15|          3|   11|         33|
    |j_30_reg_209                  |   9|          2|    6|         12|
    |j_31_reg_242                  |   9|          2|    6|         12|
    |j_reg_176                     |   9|          2|    6|         12|
    |mat_a_address0                |  21|          4|   10|         40|
    |mat_a_address1                |  15|          3|   10|         30|
    |mat_a_ce0                     |  21|          4|    1|          4|
    |mat_a_ce1                     |  15|          3|    1|          3|
    |mat_a_d0                      |  15|          3|   32|         96|
    |mat_a_we0                     |  15|          3|    1|          3|
    |mat_a_we1                     |   9|          2|    1|          2|
    |mat_b_address0                |  21|          4|   10|         40|
    |mat_b_address1                |  15|          3|   10|         30|
    |mat_b_ce0                     |  21|          4|    1|          4|
    |mat_b_ce1                     |  15|          3|    1|          3|
    |mat_b_d0                      |  15|          3|   32|         96|
    |mat_b_we0                     |  15|          3|    1|          3|
    |mat_b_we1                     |   9|          2|    1|          2|
    |mat_res_address0              |  15|          3|   10|         30|
    |mat_res_ce0                   |  15|          3|    1|          3|
    |mat_res_we0                   |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 482|        100|  227|        619|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |add_ln18_reg_565                          |  10|   0|   10|          0|
    |add_ln28_reg_594                          |  10|   0|   10|          0|
    |ap_CS_fsm                                 |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                   |   1|   0|    1|          0|
    |grp_inversion_matrix_fu_253_ap_start_reg  |   1|   0|    1|          0|
    |grp_matrixmul_fu_258_ap_start_reg         |   1|   0|    1|          0|
    |grp_transMatrix_fu_265_ap_start_reg       |   1|   0|    1|          0|
    |i_1_reg_198                               |   6|   0|    6|          0|
    |i_2_reg_231                               |   6|   0|    6|          0|
    |i_reg_165                                 |   6|   0|    6|          0|
    |icmp_ln14_reg_551                         |   1|   0|    1|          0|
    |icmp_ln24_reg_580                         |   1|   0|    1|          0|
    |icmp_ln41_reg_609                         |   1|   0|    1|          0|
    |icmp_ln41_reg_609_pp2_iter1_reg           |   1|   0|    1|          0|
    |indvar_flatten13_reg_220                  |  11|   0|   11|          0|
    |indvar_flatten6_reg_187                   |  11|   0|   11|          0|
    |indvar_flatten_reg_154                    |  11|   0|   11|          0|
    |j_30_reg_209                              |   6|   0|    6|          0|
    |j_31_reg_242                              |   6|   0|    6|          0|
    |j_reg_176                                 |   6|   0|    6|          0|
    |select_ln14_1_reg_560                     |   6|   0|    6|          0|
    |select_ln24_1_reg_589                     |   6|   0|    6|          0|
    |select_ln41_1_reg_623                     |   6|   0|    6|          0|
    |select_ln41_reg_618                       |   6|   0|    6|          0|
    |trunc_ln45_reg_628                        |   5|   0|    5|          0|
    |trunc_ln45_reg_628_pp2_iter1_reg          |   5|   0|    5|          0|
    |trunc_ln46_reg_634                        |   5|   0|    5|          0|
    |trunc_ln46_reg_634_pp2_iter1_reg          |   5|   0|    5|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 157|   0|  157|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | matrixmul_accel_core | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | matrixmul_accel_core | return value |
|ap_start           |  in |    1| ap_ctrl_hs | matrixmul_accel_core | return value |
|ap_done            | out |    1| ap_ctrl_hs | matrixmul_accel_core | return value |
|ap_idle            | out |    1| ap_ctrl_hs | matrixmul_accel_core | return value |
|ap_ready           | out |    1| ap_ctrl_hs | matrixmul_accel_core | return value |
|input_r_address0   | out |   11|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   32|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   10|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   32|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

