#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-359-g6e5ed73)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1230ab0 .scope module, "cpu_tb" "cpu_tb" 2 30;
 .timescale 0 0;
v0x1294250_0 .var "clk", 0 0;
v0x12942f0_0 .var/i "i", 31 0;
S_0x1231bf0 .scope module, "mips1" "cpu" 2 37, 3 30 0, S_0x1230ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
P_0x11d8500 .param/str "IM_DATA" 0 3 34, "t0050.hex";
P_0x11d8540 .param/l "NMEM" 0 3 33, +C4<00000000000000000000000000010000>;
L_0x7fbbc159ca38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12a8cb0 .functor XNOR 1, L_0x12aa040, L_0x7fbbc159ca38, C4<0>, C4<0>;
L_0x7fbbc159c018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x128f2d0_0 .net/2u *"_s0", 31 0, L_0x7fbbc159c018;  1 drivers
v0x128f3d0_0 .net/2u *"_s144", 0 0, L_0x7fbbc159ca38;  1 drivers
v0x128f4b0_0 .net *"_s146", 0 0, L_0x12a8cb0;  1 drivers
v0x128f550_0 .net *"_s17", 3 0, L_0x12a4f50;  1 drivers
v0x128f630_0 .net *"_s19", 25 0, L_0x12a5080;  1 drivers
L_0x7fbbc159c0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x128f760_0 .net/2u *"_s20", 1 0, L_0x7fbbc159c0a8;  1 drivers
v0x128f840_0 .net *"_s25", 0 0, L_0x12a53d0;  1 drivers
v0x128f920_0 .net *"_s26", 15 0, L_0x12a5470;  1 drivers
v0x128fa00_0 .net *"_s29", 15 0, L_0x12a5610;  1 drivers
v0x128fb70_0 .net *"_s47", 29 0, L_0x12a6210;  1 drivers
L_0x7fbbc159c180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x128fc50_0 .net/2u *"_s48", 1 0, L_0x7fbbc159c180;  1 drivers
v0x128fd30_0 .net "aluctl", 3 0, v0x127e650_0;  1 drivers
v0x128fdf0_0 .net "aluop", 1 0, v0x1280eb0_0;  1 drivers
v0x128feb0_0 .net "aluop_s3", 1 0, L_0x12a6ab0;  1 drivers
v0x128ff50_0 .net "alurslt", 31 0, v0x127cf70_0;  1 drivers
v0x1290020_0 .net "alurslt_s4", 31 0, L_0x12a77c0;  1 drivers
v0x12900e0_0 .net "alurslt_s5", 31 0, v0x1284020_0;  1 drivers
v0x1290290_0 .net "alusrc", 0 0, v0x1280fb0_0;  1 drivers
v0x1290330_0 .net "alusrc_data2", 31 0, L_0x12a7720;  1 drivers
v0x12903d0_0 .net "alusrc_s3", 0 0, L_0x12a6cc0;  1 drivers
v0x1290470_0 .net "baddr_s2", 31 0, L_0x12a6160;  1 drivers
v0x1290540_0 .net "baddr_s3", 31 0, v0x127f060_0;  1 drivers
v0x1290630_0 .net "baddr_s4", 31 0, v0x127f8d0_0;  1 drivers
v0x12906f0_0 .net "branch_eq_s2", 0 0, v0x1281070_0;  1 drivers
v0x12907c0_0 .net "branch_eq_s3", 0 0, L_0x12a6440;  1 drivers
v0x1290860_0 .net "branch_eq_s4", 0 0, L_0x12a9ba0;  1 drivers
v0x1290900_0 .net "branch_ne_s2", 0 0, v0x1281110_0;  1 drivers
v0x12909d0_0 .net "branch_ne_s3", 0 0, L_0x12a6e50;  1 drivers
v0x1290a70_0 .net "branch_ne_s4", 0 0, L_0x12a97b0;  1 drivers
v0x1290b30_0 .net "clk", 0 0, v0x1294250_0;  1 drivers
v0x1290bd0_0 .net "data1", 31 0, v0x128cb00_0;  1 drivers
v0x1290cc0_0 .net "data1_s3", 31 0, L_0x12a5c70;  1 drivers
v0x1290d80_0 .net "data2", 31 0, v0x128cc00_0;  1 drivers
v0x12901d0_0 .net "data2_s3", 31 0, L_0x12a5da0;  1 drivers
v0x1291030_0 .net "data2_s4", 31 0, v0x12848f0_0;  1 drivers
v0x1291140_0 .var "flush_s1", 0 0;
v0x1291230_0 .var "flush_s2", 0 0;
v0x12913e0_0 .var "flush_s3", 0 0;
v0x1291480_0 .var "forward_a", 1 0;
v0x1291520_0 .var "forward_b", 1 0;
v0x12915c0_0 .net "funct", 5 0, L_0x12a7910;  1 drivers
v0x1291680_0 .var "fw_data1_s3", 31 0;
v0x1291720_0 .var "fw_data2_s3", 31 0;
v0x12917f0_0 .net "imm", 15 0, L_0x12a4dd0;  1 drivers
v0x12918b0_0 .net "inst", 31 0, L_0x12a4510;  1 drivers
v0x12919c0_0 .net "inst_s2", 31 0, v0x128e150_0;  1 drivers
v0x1291a80_0 .net "jaddr_s2", 31 0, L_0x12a5230;  1 drivers
v0x1291b50_0 .net "jaddr_s3", 31 0, v0x12850d0_0;  1 drivers
v0x1291c40_0 .net "jaddr_s4", 31 0, v0x1285980_0;  1 drivers
v0x1291d00_0 .net "jump_s2", 0 0, v0x12811d0_0;  1 drivers
v0x1291df0_0 .net "jump_s3", 0 0, v0x12860d0_0;  1 drivers
v0x1291ee0_0 .net "jump_s4", 0 0, v0x12868b0_0;  1 drivers
v0x1291f80_0 .net "memread", 0 0, v0x12812e0_0;  1 drivers
v0x1292020_0 .net "memread_s3", 0 0, L_0x12a69c0;  1 drivers
v0x12920c0_0 .net "memread_s4", 0 0, L_0x12a7460;  1 drivers
v0x1292190_0 .net "memtoreg", 0 0, v0x12813a0_0;  1 drivers
v0x1292260_0 .net "memtoreg_s3", 0 0, L_0x12a6b90;  1 drivers
v0x1292300_0 .net "memtoreg_s4", 0 0, L_0x12a6ff0;  1 drivers
v0x12923a0_0 .net "memtoreg_s5", 0 0, L_0x12aa040;  1 drivers
v0x1292440_0 .net "memwrite", 0 0, v0x1281460_0;  1 drivers
v0x1292510_0 .net "memwrite_s3", 0 0, L_0x12a68f0;  1 drivers
v0x12925b0_0 .net "memwrite_s4", 0 0, L_0x12a7330;  1 drivers
v0x1292680_0 .net "opcode", 5 0, L_0x12a49d0;  1 drivers
v0x1292750_0 .var "pc", 31 0;
v0x1292820_0 .net "pc4", 31 0, L_0x12a43e0;  1 drivers
v0x1290e50_0 .net "pc4_s2", 31 0, v0x128e910_0;  1 drivers
v0x1290f40_0 .net "pc4_s3", 31 0, v0x1287130_0;  1 drivers
v0x1292cd0_0 .var "pcsrc", 0 0;
v0x1292d70_0 .net "rd", 4 0, L_0x12a4d30;  1 drivers
v0x1292e10_0 .net "rd_s3", 4 0, L_0x12a60c0;  1 drivers
v0x1292ef0_0 .net "rdata", 31 0, L_0x12aa2d0;  1 drivers
v0x1293000_0 .net "rdata_s5", 31 0, v0x12879a0_0;  1 drivers
v0x12930c0_0 .net "regdst", 0 0, v0x1281690_0;  1 drivers
v0x1293190_0 .net "regdst_s3", 0 0, L_0x12a63a0;  1 drivers
v0x1293230_0 .net "regwrite", 0 0, v0x1281750_0;  1 drivers
v0x1293300_0 .net "regwrite_s3", 0 0, L_0x12a6db0;  1 drivers
v0x12933a0_0 .net "regwrite_s4", 0 0, L_0x12a7290;  1 drivers
v0x1293440_0 .net "regwrite_s5", 0 0, L_0x12a9c40;  1 drivers
v0x1293510_0 .net "rs", 4 0, L_0x12a4b10;  1 drivers
v0x1293600_0 .net "rs_s3", 4 0, v0x128f140_0;  1 drivers
v0x12936c0_0 .net "rt", 4 0, L_0x12a4bb0;  1 drivers
v0x1293790_0 .net "rt_s3", 4 0, L_0x12a6020;  1 drivers
v0x1293850_0 .net "seimm", 31 0, L_0x12a5950;  1 drivers
v0x1293940_0 .net "seimm_s3", 31 0, v0x128a360_0;  1 drivers
v0x1293a10_0 .net "seimm_sl2", 31 0, L_0x12a62b0;  1 drivers
v0x1293ad0_0 .net "shamt", 4 0, L_0x12a4eb0;  1 drivers
v0x1293bb0_0 .var "stall_s1_s2", 0 0;
v0x1293d60_0 .net "wrdata_s5", 31 0, L_0x12aa760;  1 drivers
v0x1293e00_0 .net "wrreg", 4 0, L_0x12a7860;  1 drivers
v0x1293ea0_0 .net "wrreg_s4", 4 0, v0x128b330_0;  1 drivers
v0x1293f90_0 .net "wrreg_s5", 4 0, v0x128bba0_0;  1 drivers
v0x12940a0_0 .net "zero_s3", 0 0, L_0x12a79b0;  1 drivers
v0x1294190_0 .net "zero_s4", 0 0, v0x128c390_0;  1 drivers
E_0x11dcee0 .event edge, v0x1292020_0, v0x128d650_0, v0x1293790_0, v0x128d570_0;
E_0x12053f0/0 .event edge, v0x12933a0_0, v0x128b330_0, v0x128f140_0, v0x128d730_0;
E_0x12053f0/1 .event edge, v0x128bba0_0, v0x1293790_0;
E_0x12053f0 .event/or E_0x12053f0/0, E_0x12053f0/1;
E_0x1255400 .event edge, v0x128c390_0, v0x1290860_0, v0x1290a70_0;
E_0x12571f0 .event edge, v0x1291520_0, v0x1283f60_0, v0x128d880_0, v0x12901d0_0;
E_0x1256500 .event edge, v0x1291480_0, v0x1283f60_0, v0x128d880_0, v0x1290cc0_0;
E_0x1230e00 .event edge, v0x1292cd0_0, v0x12868b0_0;
L_0x12a43e0 .arith/sum 32, v0x1292750_0, L_0x7fbbc159c018;
L_0x12a49d0 .part v0x128e150_0, 26, 6;
L_0x12a4b10 .part v0x128e150_0, 21, 5;
L_0x12a4bb0 .part v0x128e150_0, 16, 5;
L_0x12a4d30 .part v0x128e150_0, 11, 5;
L_0x12a4dd0 .part v0x128e150_0, 0, 16;
L_0x12a4eb0 .part v0x128e150_0, 6, 5;
L_0x12a4f50 .part v0x1292750_0, 28, 4;
L_0x12a5080 .part v0x128e150_0, 0, 26;
L_0x12a5230 .concat [ 2 26 4 0], L_0x7fbbc159c0a8, L_0x12a5080, L_0x12a4f50;
L_0x12a53d0 .part v0x128e150_0, 15, 1;
LS_0x12a5470_0_0 .concat [ 1 1 1 1], L_0x12a53d0, L_0x12a53d0, L_0x12a53d0, L_0x12a53d0;
LS_0x12a5470_0_4 .concat [ 1 1 1 1], L_0x12a53d0, L_0x12a53d0, L_0x12a53d0, L_0x12a53d0;
LS_0x12a5470_0_8 .concat [ 1 1 1 1], L_0x12a53d0, L_0x12a53d0, L_0x12a53d0, L_0x12a53d0;
LS_0x12a5470_0_12 .concat [ 1 1 1 1], L_0x12a53d0, L_0x12a53d0, L_0x12a53d0, L_0x12a53d0;
L_0x12a5470 .concat [ 4 4 4 4], LS_0x12a5470_0_0, LS_0x12a5470_0_4, LS_0x12a5470_0_8, LS_0x12a5470_0_12;
L_0x12a5610 .part v0x128e150_0, 0, 16;
L_0x12a5950 .concat [ 16 16 0 0], L_0x12a5610, L_0x12a5470;
L_0x12a5bd0 .concat [ 32 32 0 0], v0x128cc00_0, v0x128cb00_0;
L_0x12a5c70 .part v0x1289330_0, 32, 32;
L_0x12a5da0 .part v0x1289330_0, 0, 32;
L_0x12a5e90 .concat [ 5 5 0 0], L_0x12a4d30, L_0x12a4bb0;
L_0x12a6020 .part v0x1289b70_0, 5, 5;
L_0x12a60c0 .part v0x1289b70_0, 0, 5;
L_0x12a6210 .part L_0x12a5950, 0, 30;
L_0x12a62b0 .concat [ 2 30 0 0], L_0x7fbbc159c180, L_0x12a6210;
L_0x12a6160 .arith/sum 32, v0x128e910_0, L_0x12a62b0;
LS_0x12a65d0_0_0 .concat [ 1 1 2 1], v0x1280fb0_0, v0x1281750_0, v0x1280eb0_0, v0x12813a0_0;
LS_0x12a65d0_0_4 .concat [ 1 1 1 0], v0x1281460_0, v0x12812e0_0, v0x1281690_0;
L_0x12a65d0 .concat [ 5 3 0 0], LS_0x12a65d0_0_0, LS_0x12a65d0_0_4;
L_0x12a63a0 .part v0x1288b00_0, 7, 1;
L_0x12a69c0 .part v0x1288b00_0, 6, 1;
L_0x12a68f0 .part v0x1288b00_0, 5, 1;
L_0x12a6b90 .part v0x1288b00_0, 4, 1;
L_0x12a6ab0 .part v0x1288b00_0, 2, 2;
L_0x12a6db0 .part v0x1288b00_0, 1, 1;
L_0x12a6cc0 .part v0x1288b00_0, 0, 1;
L_0x12a6f50 .concat [ 1 1 0 0], v0x1281110_0, v0x1281070_0;
L_0x12a6440 .part v0x12800f0_0, 1, 1;
L_0x12a6e50 .part v0x12800f0_0, 0, 1;
L_0x12a71a0 .concat [ 1 1 1 1], L_0x12a68f0, L_0x12a69c0, L_0x12a6b90, L_0x12a6db0;
L_0x12a7290 .part v0x128ab50_0, 3, 1;
L_0x12a6ff0 .part v0x128ab50_0, 2, 1;
L_0x12a7460 .part v0x128ab50_0, 1, 1;
L_0x12a7330 .part v0x128ab50_0, 0, 1;
L_0x12a7720 .functor MUXZ 32, v0x1291720_0, v0x128a360_0, L_0x12a6cc0, C4<>;
L_0x12a7910 .part v0x128a360_0, 0, 6;
L_0x12a9710 .concat [ 32 0 0 0], v0x127cf70_0;
L_0x12a77c0 .part v0x12837f0_0, 0, 32;
L_0x12a7860 .functor MUXZ 5, L_0x12a6020, L_0x12a60c0, L_0x12a63a0, C4<>;
L_0x12a9a60 .concat [ 1 1 0 0], L_0x12a6e50, L_0x12a6440;
L_0x12a9ba0 .part v0x1280910_0, 1, 1;
L_0x12a97b0 .part v0x1280910_0, 0, 1;
L_0x12a9dc0 .concat [ 1 1 0 0], L_0x12a6ff0, L_0x12a7290;
L_0x12a9c40 .part v0x1288180_0, 1, 1;
L_0x12aa040 .part v0x1288180_0, 0, 1;
L_0x12aa3c0 .part L_0x12a77c0, 2, 7;
L_0x12aa760 .functor MUXZ 32, v0x1284020_0, v0x12879a0_0, L_0x12a8cb0, C4<>;
S_0x12317a0 .scope module, "alu1" "alu" 3 260, 4 6 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ctl"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 1 "zero"
L_0x12a7b90 .functor XNOR 1, L_0x12a7d80, L_0x12a7eb0, C4<0>, C4<0>;
L_0x12a80e0 .functor XOR 1, L_0x12a7f50, L_0x12a8040, C4<0>, C4<0>;
L_0x12a81f0 .functor AND 1, L_0x12a7b90, L_0x12a80e0, C4<1>, C4<1>;
L_0x12a8770 .functor XNOR 1, L_0x12a85d0, L_0x12a86d0, C4<0>, C4<0>;
L_0x12a8a30 .functor XOR 1, L_0x12a8830, L_0x12a8990, C4<0>, C4<0>;
L_0x12a8b40 .functor AND 1, L_0x12a8770, L_0x12a8a30, C4<1>, C4<1>;
L_0x12a8920 .functor NOT 1, L_0x12a92d0, C4<0>, C4<0>, C4<0>;
L_0x7fbbc159c378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1244a40_0 .net/2u *"_s0", 31 0, L_0x7fbbc159c378;  1 drivers
v0x127c140_0 .net *"_s11", 0 0, L_0x12a7eb0;  1 drivers
v0x127c220_0 .net *"_s12", 0 0, L_0x12a7b90;  1 drivers
v0x127c2f0_0 .net *"_s15", 0 0, L_0x12a7f50;  1 drivers
v0x127c3d0_0 .net *"_s17", 0 0, L_0x12a8040;  1 drivers
v0x127c500_0 .net *"_s18", 0 0, L_0x12a80e0;  1 drivers
v0x127c5c0_0 .net *"_s20", 0 0, L_0x12a81f0;  1 drivers
L_0x7fbbc159c3c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x127c680_0 .net/2s *"_s22", 1 0, L_0x7fbbc159c3c0;  1 drivers
L_0x7fbbc159c408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127c760_0 .net/2s *"_s24", 1 0, L_0x7fbbc159c408;  1 drivers
v0x127c8d0_0 .net *"_s26", 1 0, L_0x12a8300;  1 drivers
v0x127c9b0_0 .net *"_s31", 0 0, L_0x12a85d0;  1 drivers
v0x127ca90_0 .net *"_s33", 0 0, L_0x12a86d0;  1 drivers
v0x127cb70_0 .net *"_s34", 0 0, L_0x12a8770;  1 drivers
v0x127cc30_0 .net *"_s37", 0 0, L_0x12a8830;  1 drivers
v0x127cd10_0 .net *"_s39", 0 0, L_0x12a8990;  1 drivers
v0x127cdf0_0 .net *"_s40", 0 0, L_0x12a8a30;  1 drivers
v0x127ceb0_0 .net *"_s42", 0 0, L_0x12a8b40;  1 drivers
L_0x7fbbc159c450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x127d060_0 .net/2s *"_s44", 1 0, L_0x7fbbc159c450;  1 drivers
L_0x7fbbc159c498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127d100_0 .net/2s *"_s46", 1 0, L_0x7fbbc159c498;  1 drivers
v0x127d1c0_0 .net *"_s48", 1 0, L_0x12a70e0;  1 drivers
L_0x7fbbc159c4e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x127d2a0_0 .net/2u *"_s52", 3 0, L_0x7fbbc159c4e0;  1 drivers
v0x127d380_0 .net *"_s54", 0 0, L_0x12a8fc0;  1 drivers
v0x127d440_0 .net *"_s59", 0 0, L_0x12a92d0;  1 drivers
v0x127d520_0 .net *"_s60", 0 0, L_0x12a8920;  1 drivers
v0x127d600_0 .net *"_s63", 0 0, L_0x12a9520;  1 drivers
v0x127d6e0_0 .net *"_s9", 0 0, L_0x12a7d80;  1 drivers
v0x127d7c0_0 .net "a", 31 0, v0x1291680_0;  1 drivers
v0x127d8a0_0 .net "add_ab", 31 0, L_0x12a7c50;  1 drivers
v0x127d980_0 .net "b", 31 0, L_0x12a7720;  alias, 1 drivers
v0x127da60_0 .net "ctl", 3 0, v0x127e650_0;  alias, 1 drivers
v0x127db40_0 .net "oflow", 0 0, L_0x12a9140;  1 drivers
v0x127dc00_0 .net "oflow_add", 0 0, L_0x12a84e0;  1 drivers
v0x127dcc0_0 .net "oflow_sub", 0 0, L_0x12a8ed0;  1 drivers
v0x127cf70_0 .var "out", 31 0;
v0x127df70_0 .net "slt", 0 0, L_0x12a95c0;  1 drivers
v0x127e030_0 .net "sub_ab", 31 0, L_0x12a7af0;  1 drivers
v0x127e110_0 .net "zero", 0 0, L_0x12a79b0;  alias, 1 drivers
E_0x12487e0/0 .event edge, v0x127da60_0, v0x127d8a0_0, v0x127d7c0_0, v0x127d980_0;
E_0x12487e0/1 .event edge, v0x127df70_0, v0x127e030_0;
E_0x12487e0 .event/or E_0x12487e0/0, E_0x12487e0/1;
L_0x12a79b0 .cmp/eq 32, L_0x7fbbc159c378, v0x127cf70_0;
L_0x12a7af0 .arith/sub 32, v0x1291680_0, L_0x12a7720;
L_0x12a7c50 .arith/sum 32, v0x1291680_0, L_0x12a7720;
L_0x12a7d80 .part v0x1291680_0, 31, 1;
L_0x12a7eb0 .part L_0x12a7720, 31, 1;
L_0x12a7f50 .part L_0x12a7c50, 31, 1;
L_0x12a8040 .part v0x1291680_0, 31, 1;
L_0x12a8300 .functor MUXZ 2, L_0x7fbbc159c408, L_0x7fbbc159c3c0, L_0x12a81f0, C4<>;
L_0x12a84e0 .part L_0x12a8300, 0, 1;
L_0x12a85d0 .part v0x1291680_0, 31, 1;
L_0x12a86d0 .part L_0x12a7720, 31, 1;
L_0x12a8830 .part L_0x12a7af0, 31, 1;
L_0x12a8990 .part v0x1291680_0, 31, 1;
L_0x12a70e0 .functor MUXZ 2, L_0x7fbbc159c498, L_0x7fbbc159c450, L_0x12a8b40, C4<>;
L_0x12a8ed0 .part L_0x12a70e0, 0, 1;
L_0x12a8fc0 .cmp/eq 4, v0x127e650_0, L_0x7fbbc159c4e0;
L_0x12a9140 .functor MUXZ 1, L_0x12a8ed0, L_0x12a84e0, L_0x12a8fc0, C4<>;
L_0x12a92d0 .part v0x1291680_0, 31, 1;
L_0x12a9520 .part v0x1291680_0, 31, 1;
L_0x12a95c0 .functor MUXZ 1, L_0x12a9520, L_0x12a8920, L_0x12a8ed0, C4<>;
S_0x127e270 .scope module, "alu_ctl1" "alu_control" 3 249, 5 4 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 4 "aluctl"
v0x127e550_0 .var "_funct", 3 0;
v0x127e650_0 .var "aluctl", 3 0;
v0x127e710_0 .net "aluop", 1 0, L_0x12a6ab0;  alias, 1 drivers
v0x127e7e0_0 .net "funct", 5 0, L_0x12a7910;  alias, 1 drivers
E_0x127e470 .event edge, v0x127e710_0, v0x127e550_0;
E_0x127e4f0 .event edge, v0x127e7e0_0;
S_0x127e940 .scope module, "baddr_s2_s3" "regr" 3 215, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x127eb50 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x127ed30_0 .net "clear", 0 0, v0x1291230_0;  1 drivers
v0x127edf0_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
L_0x7fbbc159c258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x127eeb0_0 .net "hold", 0 0, L_0x7fbbc159c258;  1 drivers
v0x127ef80_0 .net "in", 31 0, L_0x12a6160;  alias, 1 drivers
v0x127f060_0 .var "out", 31 0;
E_0x127ec20 .event posedge, v0x127edf0_0;
S_0x127f230 .scope module, "baddr_s3_s4" "regr" 3 298, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x127f410 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x127f560_0 .net "clear", 0 0, v0x12913e0_0;  1 drivers
v0x127f640_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
L_0x7fbbc159c6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x127f730_0 .net "hold", 0 0, L_0x7fbbc159c6d8;  1 drivers
v0x127f800_0 .net "in", 31 0, v0x127f060_0;  alias, 1 drivers
v0x127f8d0_0 .var "out", 31 0;
S_0x127fa60 .scope module, "branch_s2_s3" "regr" 3 210, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x127fc90 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x127fdb0_0 .net "clear", 0 0, v0x1291230_0;  alias, 1 drivers
v0x127fea0_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
L_0x7fbbc159c210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x127ff90_0 .net "hold", 0 0, L_0x7fbbc159c210;  1 drivers
v0x1280030_0 .net "in", 1 0, L_0x12a6f50;  1 drivers
v0x12800f0_0 .var "out", 1 0;
S_0x12802c0 .scope module, "branch_s3_s4" "regr" 3 293, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x12804a0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x12805f0_0 .net "clear", 0 0, v0x12913e0_0;  alias, 1 drivers
v0x12806e0_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
L_0x7fbbc159c690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1280780_0 .net "hold", 0 0, L_0x7fbbc159c690;  1 drivers
v0x1280850_0 .net "in", 1 0, L_0x12a9a60;  1 drivers
v0x1280910_0 .var "out", 1 0;
S_0x1280ae0 .scope module, "ctl1" "control" 3 179, 7 4 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "branch_eq"
    .port_info 2 /OUTPUT 1 "branch_ne"
    .port_info 3 /OUTPUT 2 "aluop"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "memtoreg"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrc"
    .port_info 10 /OUTPUT 1 "jump"
v0x1280eb0_0 .var "aluop", 1 0;
v0x1280fb0_0 .var "alusrc", 0 0;
v0x1281070_0 .var "branch_eq", 0 0;
v0x1281110_0 .var "branch_ne", 0 0;
v0x12811d0_0 .var "jump", 0 0;
v0x12812e0_0 .var "memread", 0 0;
v0x12813a0_0 .var "memtoreg", 0 0;
v0x1281460_0 .var "memwrite", 0 0;
v0x1281520_0 .net "opcode", 5 0, L_0x12a49d0;  alias, 1 drivers
v0x1281690_0 .var "regdst", 0 0;
v0x1281750_0 .var "regwrite", 0 0;
E_0x1280e30 .event edge, v0x1281520_0;
S_0x12819d0 .scope module, "dm1" "dm" 3 322, 8 21 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 7 "addr"
    .port_info 2 /INPUT 1 "rd"
    .port_info 3 /INPUT 1 "wr"
    .port_info 4 /INPUT 32 "wdata"
    .port_info 5 /OUTPUT 32 "rdata"
v0x1281c40_0 .net *"_s0", 31 0, L_0x12a9eb0;  1 drivers
v0x1281d40_0 .net *"_s2", 8 0, L_0x12a9f50;  1 drivers
L_0x7fbbc159c840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1281e20_0 .net *"_s5", 1 0, L_0x7fbbc159c840;  1 drivers
v0x1281ee0_0 .net "addr", 6 0, L_0x12aa3c0;  1 drivers
v0x1281fc0_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
v0x1282140 .array "mem", 127 0, 31 0;
v0x1282200_0 .net "rd", 0 0, L_0x12a7460;  alias, 1 drivers
v0x12822c0_0 .net "rdata", 31 0, L_0x12aa2d0;  alias, 1 drivers
v0x12823a0_0 .net "wdata", 31 0, v0x12848f0_0;  alias, 1 drivers
v0x1282510_0 .net "wr", 0 0, L_0x12a7330;  alias, 1 drivers
L_0x12a9eb0 .array/port v0x1282140, L_0x12a9f50;
L_0x12a9f50 .concat [ 7 2 0 0], L_0x12aa3c0, L_0x7fbbc159c840;
L_0x12aa2d0 .functor MUXZ 32, L_0x12a9eb0, v0x12848f0_0, L_0x12a7330, C4<>;
S_0x12826d0 .scope module, "im1" "im" 3 104, 9 24 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /OUTPUT 32 "data"
P_0x12828f0 .param/str "IM_DATA" 0 9 31, "t0050.hex";
P_0x1282930 .param/l "NMEM" 0 9 29, +C4<00000000000000000000000000010000>;
L_0x12a4510 .functor BUFZ 32, L_0x12a4690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1282a40_0 .net *"_s0", 31 0, L_0x12a4690;  1 drivers
v0x1282b40_0 .net *"_s3", 6 0, L_0x12a4750;  1 drivers
v0x1282c20_0 .net *"_s4", 8 0, L_0x12a47f0;  1 drivers
L_0x7fbbc159c060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1282ce0_0 .net *"_s7", 1 0, L_0x7fbbc159c060;  1 drivers
v0x1282dc0_0 .net "addr", 31 0, v0x1292750_0;  1 drivers
v0x1282ef0_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
v0x1282f90_0 .net "data", 31 0, L_0x12a4510;  alias, 1 drivers
v0x1283070 .array "mem", 127 0, 31 0;
L_0x12a4690 .array/port v0x1283070, L_0x12a47f0;
L_0x12a4750 .part v0x1292750_0, 2, 7;
L_0x12a47f0 .concat [ 7 2 0 0], L_0x12a4750, L_0x7fbbc159c060;
S_0x12831b0 .scope module, "reg_alurslt" "regr" 3 268, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x1283390 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x12834e0_0 .net "clear", 0 0, v0x12913e0_0;  alias, 1 drivers
v0x12835d0_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
L_0x7fbbc159c5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1283690_0 .net "hold", 0 0, L_0x7fbbc159c5b8;  1 drivers
v0x1283730_0 .net "in", 31 0, L_0x12a9710;  1 drivers
v0x12837f0_0 .var "out", 31 0;
S_0x12839c0 .scope module, "reg_alurslt_s4" "regr" 3 332, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x1283ba0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fbbc159c918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1283cf0_0 .net "clear", 0 0, L_0x7fbbc159c918;  1 drivers
v0x1283dd0_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
L_0x7fbbc159c960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1283e90_0 .net "hold", 0 0, L_0x7fbbc159c960;  1 drivers
v0x1283f60_0 .net "in", 31 0, L_0x12a77c0;  alias, 1 drivers
v0x1284020_0 .var "out", 31 0;
S_0x12841f0 .scope module, "reg_data2_s3" "regr" 3 281, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x12843d0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x1284520_0 .net "clear", 0 0, v0x12913e0_0;  alias, 1 drivers
v0x12845e0_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
L_0x7fbbc159c600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12847b0_0 .net "hold", 0 0, L_0x7fbbc159c600;  1 drivers
v0x1284850_0 .net "in", 31 0, v0x1291720_0;  1 drivers
v0x12848f0_0 .var "out", 31 0;
S_0x1284a70 .scope module, "reg_jaddr_s3" "regr" 3 224, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x1284c50 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x1284da0_0 .net "clear", 0 0, v0x1291230_0;  alias, 1 drivers
v0x1284eb0_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
L_0x7fbbc159c2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1284f70_0 .net "hold", 0 0, L_0x7fbbc159c2e8;  1 drivers
v0x1285010_0 .net "in", 31 0, L_0x12a5230;  alias, 1 drivers
v0x12850d0_0 .var "out", 31 0;
S_0x12852a0 .scope module, "reg_jaddr_s4" "regr" 3 307, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x1285480 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x12855d0_0 .net "clear", 0 0, v0x12913e0_0;  alias, 1 drivers
v0x1285720_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
L_0x7fbbc159c768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12857e0_0 .net "hold", 0 0, L_0x7fbbc159c768;  1 drivers
v0x12858b0_0 .net "in", 31 0, v0x12850d0_0;  alias, 1 drivers
v0x1285980_0 .var "out", 31 0;
S_0x1285ae0 .scope module, "reg_jump_s3" "regr" 3 219, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x1285cc0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x1285e10_0 .net "clear", 0 0, v0x1291230_0;  alias, 1 drivers
v0x1285ed0_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
L_0x7fbbc159c2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1285f90_0 .net "hold", 0 0, L_0x7fbbc159c2a0;  1 drivers
v0x1286030_0 .net "in", 0 0, v0x12811d0_0;  alias, 1 drivers
v0x12860d0_0 .var "out", 0 0;
S_0x1286290 .scope module, "reg_jump_s4" "regr" 3 302, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x1286470 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x1286590_0 .net "clear", 0 0, v0x12913e0_0;  alias, 1 drivers
v0x1286650_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
L_0x7fbbc159c720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1286710_0 .net "hold", 0 0, L_0x7fbbc159c720;  1 drivers
v0x12867e0_0 .net "in", 0 0, v0x12860d0_0;  alias, 1 drivers
v0x12868b0_0 .var "out", 0 0;
S_0x1286a80 .scope module, "reg_pc4_s2" "regr" 3 164, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x1282860 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fbbc159c138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1286e40_0 .net "clear", 0 0, L_0x7fbbc159c138;  1 drivers
v0x1286ee0_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
v0x1286fa0_0 .net "hold", 0 0, v0x1293bb0_0;  1 drivers
v0x1287070_0 .net "in", 31 0, v0x128e910_0;  alias, 1 drivers
v0x1287130_0 .var "out", 31 0;
S_0x1287300 .scope module, "reg_rdata_s4" "regr" 3 326, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x12874e0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fbbc159c888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12876c0_0 .net "clear", 0 0, L_0x7fbbc159c888;  1 drivers
v0x1287760_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
L_0x7fbbc159c8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1287800_0 .net "hold", 0 0, L_0x7fbbc159c8d0;  1 drivers
v0x12878d0_0 .net "in", 31 0, L_0x12aa2d0;  alias, 1 drivers
v0x12879a0_0 .var "out", 31 0;
S_0x1287b50 .scope module, "reg_regwrite_s4" "regr" 3 316, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x1287d30 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
L_0x7fbbc159c7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1287e50_0 .net "clear", 0 0, L_0x7fbbc159c7b0;  1 drivers
v0x1287f30_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
L_0x7fbbc159c7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1287ff0_0 .net "hold", 0 0, L_0x7fbbc159c7f8;  1 drivers
v0x12880c0_0 .net "in", 1 0, L_0x12a9dc0;  1 drivers
v0x1288180_0 .var "out", 1 0;
S_0x1288350 .scope module, "reg_s2_control" "regr" 3 203, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 8 "in"
    .port_info 4 /OUTPUT 8 "out"
P_0x1288530 .param/l "N" 0 6 38, +C4<00000000000000000000000000001000>;
v0x1288710_0 .net "clear", 0 0, v0x1293bb0_0;  alias, 1 drivers
v0x12887b0_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
L_0x7fbbc159c1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12846a0_0 .net "hold", 0 0, L_0x7fbbc159c1c8;  1 drivers
v0x1288a60_0 .net "in", 7 0, L_0x12a65d0;  1 drivers
v0x1288b00_0 .var "out", 7 0;
S_0x1288cb0 .scope module, "reg_s2_mem" "regr" 3 149, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 64 "in"
    .port_info 4 /OUTPUT 64 "out"
P_0x1288e90 .param/l "N" 0 6 38, +C4<00000000000000000000000001000000>;
v0x1288fb0_0 .net "clear", 0 0, v0x1291230_0;  alias, 1 drivers
v0x1289100_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
v0x12891c0_0 .net "hold", 0 0, v0x1293bb0_0;  alias, 1 drivers
v0x1289290_0 .net "in", 63 0, L_0x12a5bd0;  1 drivers
v0x1289330_0 .var "out", 63 0;
S_0x1289500 .scope module, "reg_s2_rt_rd" "regr" 3 159, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 10 "in"
    .port_info 4 /OUTPUT 10 "out"
P_0x12896e0 .param/l "N" 0 6 38, +C4<00000000000000000000000000001010>;
v0x12898c0_0 .net "clear", 0 0, v0x1291230_0;  alias, 1 drivers
v0x1289960_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
v0x1289a00_0 .net "hold", 0 0, v0x1293bb0_0;  alias, 1 drivers
v0x1289ad0_0 .net "in", 9 0, L_0x12a5e90;  1 drivers
v0x1289b70_0 .var "out", 9 0;
S_0x1289d20 .scope module, "reg_s2_seimm" "regr" 3 157, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x1289f00 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x128a020_0 .net "clear", 0 0, v0x1291230_0;  alias, 1 drivers
v0x128a0c0_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
v0x128a160_0 .net "hold", 0 0, v0x1293bb0_0;  alias, 1 drivers
v0x128a2c0_0 .net "in", 31 0, L_0x12a5950;  alias, 1 drivers
v0x128a360_0 .var "out", 31 0;
S_0x128a4e0 .scope module, "reg_s3" "regr" 3 235, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 4 "in"
    .port_info 4 /OUTPUT 4 "out"
P_0x128a6c0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000100>;
v0x128a8a0_0 .net "clear", 0 0, v0x1291230_0;  alias, 1 drivers
v0x128a940_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
L_0x7fbbc159c330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x128a9e0_0 .net "hold", 0 0, L_0x7fbbc159c330;  1 drivers
v0x128aab0_0 .net "in", 3 0, L_0x12a71a0;  1 drivers
v0x128ab50_0 .var "out", 3 0;
S_0x128ad20 .scope module, "reg_wrreg" "regr" 3 289, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x128af00 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
v0x128b020_0 .net "clear", 0 0, v0x12913e0_0;  alias, 1 drivers
v0x128b0e0_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
L_0x7fbbc159c648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x128b1a0_0 .net "hold", 0 0, L_0x7fbbc159c648;  1 drivers
v0x128b270_0 .net "in", 4 0, L_0x12a7860;  alias, 1 drivers
v0x128b330_0 .var "out", 4 0;
S_0x128b500 .scope module, "reg_wrreg_s4" "regr" 3 338, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x128b6e0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7fbbc159c9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x128b8c0_0 .net "clear", 0 0, L_0x7fbbc159c9a8;  1 drivers
v0x128b960_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
L_0x7fbbc159c9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x128ba00_0 .net "hold", 0 0, L_0x7fbbc159c9f0;  1 drivers
v0x128bad0_0 .net "in", 4 0, v0x128b330_0;  alias, 1 drivers
v0x128bba0_0 .var "out", 4 0;
S_0x128bd50 .scope module, "reg_zero_s3_s4" "regr" 3 263, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x128bf30 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
L_0x7fbbc159c528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x128c050_0 .net "clear", 0 0, L_0x7fbbc159c528;  1 drivers
v0x128c130_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
L_0x7fbbc159c570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x128c1f0_0 .net "hold", 0 0, L_0x7fbbc159c570;  1 drivers
v0x128c2c0_0 .net "in", 0 0, L_0x12a79b0;  alias, 1 drivers
v0x128c390_0 .var "out", 0 0;
S_0x128c540 .scope module, "regm1" "regm" 3 137, 10 27 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read1"
    .port_info 2 /INPUT 5 "read2"
    .port_info 3 /OUTPUT 32 "data1"
    .port_info 4 /OUTPUT 32 "data2"
    .port_info 5 /INPUT 1 "regwrite"
    .port_info 6 /INPUT 5 "wrreg"
    .port_info 7 /INPUT 32 "wrdata"
v0x128cb00_0 .var "_data1", 31 0;
v0x128cc00_0 .var "_data2", 31 0;
v0x128cce0_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
v0x128cdb0_0 .net "data1", 31 0, v0x128cb00_0;  alias, 1 drivers
v0x128ce70_0 .net "data2", 31 0, v0x128cc00_0;  alias, 1 drivers
v0x128cfa0 .array "mem", 31 0, 31 0;
v0x128d570_0 .net "read1", 4 0, L_0x12a4b10;  alias, 1 drivers
v0x128d650_0 .net "read2", 4 0, L_0x12a4bb0;  alias, 1 drivers
v0x128d730_0 .net "regwrite", 0 0, L_0x12a9c40;  alias, 1 drivers
v0x128d880_0 .net "wrdata", 31 0, L_0x12aa760;  alias, 1 drivers
v0x128d960_0 .net "wrreg", 4 0, v0x128bba0_0;  alias, 1 drivers
E_0x12828b0/0 .event edge, v0x128d650_0, v0x128bba0_0, v0x128d730_0, v0x128d880_0;
v0x128cfa0_0 .array/port v0x128cfa0, 0;
v0x128cfa0_1 .array/port v0x128cfa0, 1;
v0x128cfa0_2 .array/port v0x128cfa0, 2;
v0x128cfa0_3 .array/port v0x128cfa0, 3;
E_0x12828b0/1 .event edge, v0x128cfa0_0, v0x128cfa0_1, v0x128cfa0_2, v0x128cfa0_3;
v0x128cfa0_4 .array/port v0x128cfa0, 4;
v0x128cfa0_5 .array/port v0x128cfa0, 5;
v0x128cfa0_6 .array/port v0x128cfa0, 6;
v0x128cfa0_7 .array/port v0x128cfa0, 7;
E_0x12828b0/2 .event edge, v0x128cfa0_4, v0x128cfa0_5, v0x128cfa0_6, v0x128cfa0_7;
v0x128cfa0_8 .array/port v0x128cfa0, 8;
v0x128cfa0_9 .array/port v0x128cfa0, 9;
v0x128cfa0_10 .array/port v0x128cfa0, 10;
v0x128cfa0_11 .array/port v0x128cfa0, 11;
E_0x12828b0/3 .event edge, v0x128cfa0_8, v0x128cfa0_9, v0x128cfa0_10, v0x128cfa0_11;
v0x128cfa0_12 .array/port v0x128cfa0, 12;
v0x128cfa0_13 .array/port v0x128cfa0, 13;
v0x128cfa0_14 .array/port v0x128cfa0, 14;
v0x128cfa0_15 .array/port v0x128cfa0, 15;
E_0x12828b0/4 .event edge, v0x128cfa0_12, v0x128cfa0_13, v0x128cfa0_14, v0x128cfa0_15;
v0x128cfa0_16 .array/port v0x128cfa0, 16;
v0x128cfa0_17 .array/port v0x128cfa0, 17;
v0x128cfa0_18 .array/port v0x128cfa0, 18;
v0x128cfa0_19 .array/port v0x128cfa0, 19;
E_0x12828b0/5 .event edge, v0x128cfa0_16, v0x128cfa0_17, v0x128cfa0_18, v0x128cfa0_19;
v0x128cfa0_20 .array/port v0x128cfa0, 20;
v0x128cfa0_21 .array/port v0x128cfa0, 21;
v0x128cfa0_22 .array/port v0x128cfa0, 22;
v0x128cfa0_23 .array/port v0x128cfa0, 23;
E_0x12828b0/6 .event edge, v0x128cfa0_20, v0x128cfa0_21, v0x128cfa0_22, v0x128cfa0_23;
v0x128cfa0_24 .array/port v0x128cfa0, 24;
v0x128cfa0_25 .array/port v0x128cfa0, 25;
v0x128cfa0_26 .array/port v0x128cfa0, 26;
v0x128cfa0_27 .array/port v0x128cfa0, 27;
E_0x12828b0/7 .event edge, v0x128cfa0_24, v0x128cfa0_25, v0x128cfa0_26, v0x128cfa0_27;
v0x128cfa0_28 .array/port v0x128cfa0, 28;
v0x128cfa0_29 .array/port v0x128cfa0, 29;
v0x128cfa0_30 .array/port v0x128cfa0, 30;
v0x128cfa0_31 .array/port v0x128cfa0, 31;
E_0x12828b0/8 .event edge, v0x128cfa0_28, v0x128cfa0_29, v0x128cfa0_30, v0x128cfa0_31;
E_0x12828b0 .event/or E_0x12828b0/0, E_0x12828b0/1, E_0x12828b0/2, E_0x12828b0/3, E_0x12828b0/4, E_0x12828b0/5, E_0x12828b0/6, E_0x12828b0/7, E_0x12828b0/8;
E_0x128c990/0 .event edge, v0x128d570_0, v0x128bba0_0, v0x128d730_0, v0x128d880_0;
E_0x128c990/1 .event edge, v0x128cfa0_0, v0x128cfa0_1, v0x128cfa0_2, v0x128cfa0_3;
E_0x128c990/2 .event edge, v0x128cfa0_4, v0x128cfa0_5, v0x128cfa0_6, v0x128cfa0_7;
E_0x128c990/3 .event edge, v0x128cfa0_8, v0x128cfa0_9, v0x128cfa0_10, v0x128cfa0_11;
E_0x128c990/4 .event edge, v0x128cfa0_12, v0x128cfa0_13, v0x128cfa0_14, v0x128cfa0_15;
E_0x128c990/5 .event edge, v0x128cfa0_16, v0x128cfa0_17, v0x128cfa0_18, v0x128cfa0_19;
E_0x128c990/6 .event edge, v0x128cfa0_20, v0x128cfa0_21, v0x128cfa0_22, v0x128cfa0_23;
E_0x128c990/7 .event edge, v0x128cfa0_24, v0x128cfa0_25, v0x128cfa0_26, v0x128cfa0_27;
E_0x128c990/8 .event edge, v0x128cfa0_28, v0x128cfa0_29, v0x128cfa0_30, v0x128cfa0_31;
E_0x128c990 .event/or E_0x128c990/0, E_0x128c990/1, E_0x128c990/2, E_0x128c990/3, E_0x128c990/4, E_0x128c990/5, E_0x128c990/6, E_0x128c990/7, E_0x128c990/8;
S_0x128db00 .scope module, "regr_im_s2" "regr" 3 105, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x128dc90 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x128de70_0 .net "clear", 0 0, v0x1291140_0;  1 drivers
v0x128df10_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
v0x128dfb0_0 .net "hold", 0 0, v0x1293bb0_0;  alias, 1 drivers
v0x128e080_0 .net "in", 31 0, L_0x12a4510;  alias, 1 drivers
v0x128e150_0 .var "out", 31 0;
S_0x128e2e0 .scope module, "regr_pc4_s2" "regr" 3 96, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x128e4c0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x128e610_0 .net "clear", 0 0, v0x1291140_0;  alias, 1 drivers
v0x128e700_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
v0x128e7a0_0 .net "hold", 0 0, v0x1293bb0_0;  alias, 1 drivers
v0x128e870_0 .net "in", 31 0, L_0x12a43e0;  alias, 1 drivers
v0x128e910_0 .var "out", 31 0;
S_0x128ead0 .scope module, "regr_s2_rs" "regr" 3 144, 6 31 0, S_0x1231bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x128ecb0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7fbbc159c0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x128ee00_0 .net "clear", 0 0, L_0x7fbbc159c0f0;  1 drivers
v0x128eee0_0 .net "clk", 0 0, v0x1294250_0;  alias, 1 drivers
v0x128efa0_0 .net "hold", 0 0, v0x1293bb0_0;  alias, 1 drivers
v0x128f070_0 .net "in", 4 0, L_0x12a4b10;  alias, 1 drivers
v0x128f140_0 .var "out", 4 0;
    .scope S_0x128e2e0;
T_0 ;
    %wait E_0x127ec20;
    %load/vec4 v0x128e610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x128e910_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x128e7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x128e910_0;
    %assign/vec4 v0x128e910_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x128e870_0;
    %assign/vec4 v0x128e910_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12826d0;
T_1 ;
    %vpi_call 9 36 "$readmemh", P_0x12828f0, v0x1283070, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x128db00;
T_2 ;
    %wait E_0x127ec20;
    %load/vec4 v0x128de70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x128e150_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x128dfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x128e150_0;
    %assign/vec4 v0x128e150_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x128e080_0;
    %assign/vec4 v0x128e150_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x128c540;
T_3 ;
    %vpi_call 10 41 "$display", "     $v0,      $v1,      $t0,      $t1,      $t2,      $t3,      $t4,      $t5,      $t6,      $t7" {0 0 0};
    %vpi_call 10 42 "$monitor", "%x, %x, %x, %x, %x, %x, %x, %x, %x, %x", &A<v0x128cfa0, 2>, &A<v0x128cfa0, 3>, &A<v0x128cfa0, 8>, &A<v0x128cfa0, 9>, &A<v0x128cfa0, 10>, &A<v0x128cfa0, 11>, &A<v0x128cfa0, 12>, &A<v0x128cfa0, 13>, &A<v0x128cfa0, 14>, &A<v0x128cfa0, 15>, " " {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x128c540;
T_4 ;
    %wait E_0x128c990;
    %load/vec4 v0x128d570_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x128cb00_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x128d570_0;
    %load/vec4 v0x128d960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x128d730_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x128d880_0;
    %store/vec4 v0x128cb00_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x128d570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x128cfa0, 4;
    %store/vec4 v0x128cb00_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x128c540;
T_5 ;
    %wait E_0x12828b0;
    %load/vec4 v0x128d650_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x128cc00_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x128d650_0;
    %load/vec4 v0x128d960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x128d730_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x128d880_0;
    %store/vec4 v0x128cc00_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x128d650_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x128cfa0, 4;
    %store/vec4 v0x128cc00_0, 0, 32;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x128c540;
T_6 ;
    %wait E_0x127ec20;
    %load/vec4 v0x128d730_0;
    %load/vec4 v0x128d960_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_inv 4;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x128d880_0;
    %load/vec4 v0x128d960_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128cfa0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x128ead0;
T_7 ;
    %wait E_0x127ec20;
    %load/vec4 v0x128ee00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x128f140_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x128efa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x128f140_0;
    %assign/vec4 v0x128f140_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x128f070_0;
    %assign/vec4 v0x128f140_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1288cb0;
T_8 ;
    %wait E_0x127ec20;
    %load/vec4 v0x1288fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1289330_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x12891c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1289330_0;
    %assign/vec4 v0x1289330_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x1289290_0;
    %assign/vec4 v0x1289330_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1289d20;
T_9 ;
    %wait E_0x127ec20;
    %load/vec4 v0x128a020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x128a360_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x128a160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x128a360_0;
    %assign/vec4 v0x128a360_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x128a2c0_0;
    %assign/vec4 v0x128a360_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1289500;
T_10 ;
    %wait E_0x127ec20;
    %load/vec4 v0x12898c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1289b70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1289a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x1289b70_0;
    %assign/vec4 v0x1289b70_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x1289ad0_0;
    %assign/vec4 v0x1289b70_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1286a80;
T_11 ;
    %wait E_0x127ec20;
    %load/vec4 v0x1286e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1287130_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1286fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x1287130_0;
    %assign/vec4 v0x1287130_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x1287070_0;
    %assign/vec4 v0x1287130_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1280ae0;
T_12 ;
    %wait E_0x1280e30;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1280eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1280fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1281070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1281110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12812e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12813a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1281460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1281690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1281750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12811d0_0, 0;
    %load/vec4 v0x1281520_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %jmp T_12.7;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12812e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1281690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12813a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1280eb0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1280fb0_0, 0;
    %jmp T_12.7;
T_12.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1281690_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1280eb0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1280fb0_0, 0;
    %jmp T_12.7;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1280eb0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1280eb0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1281070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1281750_0, 0;
    %jmp T_12.7;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1281460_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1280eb0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1280fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1281750_0, 0;
    %jmp T_12.7;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1280eb0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1280eb0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1281110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1281750_0, 0;
    %jmp T_12.7;
T_12.5 ;
    %jmp T_12.7;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12811d0_0, 0;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1288350;
T_13 ;
    %wait E_0x127ec20;
    %load/vec4 v0x1288710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1288b00_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x12846a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x1288b00_0;
    %assign/vec4 v0x1288b00_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x1288a60_0;
    %assign/vec4 v0x1288b00_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x127fa60;
T_14 ;
    %wait E_0x127ec20;
    %load/vec4 v0x127fdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12800f0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x127ff90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x12800f0_0;
    %assign/vec4 v0x12800f0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x1280030_0;
    %assign/vec4 v0x12800f0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x127e940;
T_15 ;
    %wait E_0x127ec20;
    %load/vec4 v0x127ed30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127f060_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x127eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x127f060_0;
    %assign/vec4 v0x127f060_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x127ef80_0;
    %assign/vec4 v0x127f060_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1285ae0;
T_16 ;
    %wait E_0x127ec20;
    %load/vec4 v0x1285e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12860d0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1285f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x12860d0_0;
    %assign/vec4 v0x12860d0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x1286030_0;
    %assign/vec4 v0x12860d0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1284a70;
T_17 ;
    %wait E_0x127ec20;
    %load/vec4 v0x1284da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12850d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1284f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x12850d0_0;
    %assign/vec4 v0x12850d0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x1285010_0;
    %assign/vec4 v0x12850d0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x128a4e0;
T_18 ;
    %wait E_0x127ec20;
    %load/vec4 v0x128a8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x128ab50_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x128a9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x128ab50_0;
    %assign/vec4 v0x128ab50_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x128aab0_0;
    %assign/vec4 v0x128ab50_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x127e270;
T_19 ;
    %wait E_0x127e4f0;
    %load/vec4 v0x127e7e0_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x127e550_0, 0, 4;
    %jmp T_19.7;
T_19.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x127e550_0, 0, 4;
    %jmp T_19.7;
T_19.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x127e550_0, 0, 4;
    %jmp T_19.7;
T_19.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x127e550_0, 0, 4;
    %jmp T_19.7;
T_19.3 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x127e550_0, 0, 4;
    %jmp T_19.7;
T_19.4 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x127e550_0, 0, 4;
    %jmp T_19.7;
T_19.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x127e550_0, 0, 4;
    %jmp T_19.7;
T_19.7 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x127e270;
T_20 ;
    %wait E_0x127e470;
    %load/vec4 v0x127e710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x127e650_0, 0, 4;
    %jmp T_20.5;
T_20.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x127e650_0, 0, 4;
    %jmp T_20.5;
T_20.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x127e650_0, 0, 4;
    %jmp T_20.5;
T_20.2 ;
    %load/vec4 v0x127e550_0;
    %store/vec4 v0x127e650_0, 0, 4;
    %jmp T_20.5;
T_20.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x127e650_0, 0, 4;
    %jmp T_20.5;
T_20.5 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x12317a0;
T_21 ;
    %wait E_0x12487e0;
    %load/vec4 v0x127da60_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127cf70_0, 0;
    %jmp T_21.8;
T_21.0 ;
    %load/vec4 v0x127d8a0_0;
    %assign/vec4 v0x127cf70_0, 0;
    %jmp T_21.8;
T_21.1 ;
    %load/vec4 v0x127d7c0_0;
    %load/vec4 v0x127d980_0;
    %and;
    %assign/vec4 v0x127cf70_0, 0;
    %jmp T_21.8;
T_21.2 ;
    %load/vec4 v0x127d7c0_0;
    %load/vec4 v0x127d980_0;
    %or;
    %inv;
    %assign/vec4 v0x127cf70_0, 0;
    %jmp T_21.8;
T_21.3 ;
    %load/vec4 v0x127d7c0_0;
    %load/vec4 v0x127d980_0;
    %or;
    %assign/vec4 v0x127cf70_0, 0;
    %jmp T_21.8;
T_21.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x127df70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x127cf70_0, 0;
    %jmp T_21.8;
T_21.5 ;
    %load/vec4 v0x127e030_0;
    %assign/vec4 v0x127cf70_0, 0;
    %jmp T_21.8;
T_21.6 ;
    %load/vec4 v0x127d7c0_0;
    %load/vec4 v0x127d980_0;
    %xor;
    %assign/vec4 v0x127cf70_0, 0;
    %jmp T_21.8;
T_21.8 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x128bd50;
T_22 ;
    %wait E_0x127ec20;
    %load/vec4 v0x128c050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128c390_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x128c1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x128c390_0;
    %assign/vec4 v0x128c390_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x128c2c0_0;
    %assign/vec4 v0x128c390_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12831b0;
T_23 ;
    %wait E_0x127ec20;
    %load/vec4 v0x12834e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12837f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1283690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x12837f0_0;
    %assign/vec4 v0x12837f0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x1283730_0;
    %assign/vec4 v0x12837f0_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x12841f0;
T_24 ;
    %wait E_0x127ec20;
    %load/vec4 v0x1284520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12848f0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x12847b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x12848f0_0;
    %assign/vec4 v0x12848f0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x1284850_0;
    %assign/vec4 v0x12848f0_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x128ad20;
T_25 ;
    %wait E_0x127ec20;
    %load/vec4 v0x128b020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x128b330_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x128b1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x128b330_0;
    %assign/vec4 v0x128b330_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x128b270_0;
    %assign/vec4 v0x128b330_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x12802c0;
T_26 ;
    %wait E_0x127ec20;
    %load/vec4 v0x12805f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1280910_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x1280780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x1280910_0;
    %assign/vec4 v0x1280910_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x1280850_0;
    %assign/vec4 v0x1280910_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x127f230;
T_27 ;
    %wait E_0x127ec20;
    %load/vec4 v0x127f560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127f8d0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x127f730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x127f8d0_0;
    %assign/vec4 v0x127f8d0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x127f800_0;
    %assign/vec4 v0x127f8d0_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1286290;
T_28 ;
    %wait E_0x127ec20;
    %load/vec4 v0x1286590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12868b0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x1286710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x12868b0_0;
    %assign/vec4 v0x12868b0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x12867e0_0;
    %assign/vec4 v0x12868b0_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x12852a0;
T_29 ;
    %wait E_0x127ec20;
    %load/vec4 v0x12855d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1285980_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x12857e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x1285980_0;
    %assign/vec4 v0x1285980_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x12858b0_0;
    %assign/vec4 v0x1285980_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1287b50;
T_30 ;
    %wait E_0x127ec20;
    %load/vec4 v0x1287e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1288180_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1287ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x1288180_0;
    %assign/vec4 v0x1288180_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x12880c0_0;
    %assign/vec4 v0x1288180_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x12819d0;
T_31 ;
    %wait E_0x127ec20;
    %load/vec4 v0x1282510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x12823a0_0;
    %load/vec4 v0x1281ee0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1282140, 0, 4;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1287300;
T_32 ;
    %wait E_0x127ec20;
    %load/vec4 v0x12876c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12879a0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x1287800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x12879a0_0;
    %assign/vec4 v0x12879a0_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x12878d0_0;
    %assign/vec4 v0x12879a0_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x12839c0;
T_33 ;
    %wait E_0x127ec20;
    %load/vec4 v0x1283cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1284020_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1283e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x1284020_0;
    %assign/vec4 v0x1284020_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x1283f60_0;
    %assign/vec4 v0x1284020_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x128b500;
T_34 ;
    %wait E_0x127ec20;
    %load/vec4 v0x128b8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x128bba0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x128ba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x128bba0_0;
    %assign/vec4 v0x128bba0_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x128bad0_0;
    %assign/vec4 v0x128bba0_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1231bf0;
T_35 ;
    %end;
    .thread T_35;
    .scope S_0x1231bf0;
T_36 ;
    %wait E_0x1230e00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1291140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1291230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12913e0_0, 0;
    %load/vec4 v0x1292cd0_0;
    %load/vec4 v0x1291ee0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1291140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1291230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12913e0_0, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1231bf0;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1292750_0, 0;
    %end;
    .thread T_37;
    .scope S_0x1231bf0;
T_38 ;
    %wait E_0x127ec20;
    %load/vec4 v0x1293bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x1292750_0;
    %assign/vec4 v0x1292750_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x1292cd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_38.2, 4;
    %load/vec4 v0x1290630_0;
    %assign/vec4 v0x1292750_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x1291ee0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_38.4, 4;
    %load/vec4 v0x1291c40_0;
    %assign/vec4 v0x1292750_0, 0;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0x1292820_0;
    %assign/vec4 v0x1292750_0, 0;
T_38.5 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1231bf0;
T_39 ;
    %wait E_0x1256500;
    %load/vec4 v0x1291480_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %load/vec4 v0x1290cc0_0;
    %store/vec4 v0x1291680_0, 0, 32;
    %jmp T_39.3;
T_39.0 ;
    %load/vec4 v0x1290020_0;
    %store/vec4 v0x1291680_0, 0, 32;
    %jmp T_39.3;
T_39.1 ;
    %load/vec4 v0x1293d60_0;
    %store/vec4 v0x1291680_0, 0, 32;
    %jmp T_39.3;
T_39.3 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x1231bf0;
T_40 ;
    %wait E_0x12571f0;
    %load/vec4 v0x1291520_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %load/vec4 v0x12901d0_0;
    %store/vec4 v0x1291720_0, 0, 32;
    %jmp T_40.3;
T_40.0 ;
    %load/vec4 v0x1290020_0;
    %store/vec4 v0x1291720_0, 0, 32;
    %jmp T_40.3;
T_40.1 ;
    %load/vec4 v0x1293d60_0;
    %store/vec4 v0x1291720_0, 0, 32;
    %jmp T_40.3;
T_40.3 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x1231bf0;
T_41 ;
    %wait E_0x1255400;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x1290860_0;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %load/vec4 v0x1290a70_0;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1292cd0_0, 0;
    %jmp T_41.3;
T_41.0 ;
    %load/vec4 v0x1294190_0;
    %assign/vec4 v0x1292cd0_0, 0;
    %jmp T_41.3;
T_41.1 ;
    %load/vec4 v0x1294190_0;
    %inv;
    %assign/vec4 v0x1292cd0_0, 0;
    %jmp T_41.3;
T_41.3 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x1231bf0;
T_42 ;
    %wait E_0x12053f0;
    %load/vec4 v0x12933a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1293ea0_0;
    %load/vec4 v0x1293600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1291480_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x1293440_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1293f90_0;
    %load/vec4 v0x1293600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1291480_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1291480_0, 0;
T_42.3 ;
T_42.1 ;
    %load/vec4 v0x12933a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1293ea0_0;
    %load/vec4 v0x1293790_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1291520_0, 0;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v0x1293440_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1293f90_0;
    %load/vec4 v0x1293790_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1291520_0, 0;
    %jmp T_42.7;
T_42.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1291520_0, 0;
T_42.7 ;
T_42.5 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x1231bf0;
T_43 ;
    %wait E_0x11dcee0;
    %load/vec4 v0x1292020_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12936c0_0;
    %load/vec4 v0x1293790_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1293510_0;
    %load/vec4 v0x1293790_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1293bb0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1293bb0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x1230ab0;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12942f0_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x1230ab0;
T_45 ;
    %load/vec4 v0x1294250_0;
    %inv;
    %assign/vec4 v0x1294250_0, 0;
    %delay 5, 0;
    %jmp T_45;
    .thread T_45;
    .scope S_0x1230ab0;
T_46 ;
    %vpi_call 2 45 "$dumpfile", "t0050.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1230ab0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1294250_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12942f0_0, 0, 32;
T_46.0 ;
    %load/vec4 v0x12942f0_0;
    %cmpi/s 21, 0, 32;
    %jmp/0xz T_46.1, 5;
    %wait E_0x127ec20;
    %load/vec4 v0x12942f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12942f0_0, 0, 32;
    %jmp T_46.0;
T_46.1 ;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_46;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "..//cpu.v";
    "..//alu.v";
    "..//alu_control.v";
    "..//regr.v";
    "..//control.v";
    "..//dm.v";
    "..//im.v";
    "..//regm.v";
