
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chgrp_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401720 <.init>:
  401720:	stp	x29, x30, [sp, #-16]!
  401724:	mov	x29, sp
  401728:	bl	401c00 <__fxstatat@plt+0x60>
  40172c:	ldp	x29, x30, [sp], #16
  401730:	ret

Disassembly of section .plt:

0000000000401740 <mbrtowc@plt-0x20>:
  401740:	stp	x16, x30, [sp, #-16]!
  401744:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401748:	ldr	x17, [x16, #4088]
  40174c:	add	x16, x16, #0xff8
  401750:	br	x17
  401754:	nop
  401758:	nop
  40175c:	nop

0000000000401760 <mbrtowc@plt>:
  401760:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401764:	ldr	x17, [x16]
  401768:	add	x16, x16, #0x0
  40176c:	br	x17

0000000000401770 <memcpy@plt>:
  401770:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401774:	ldr	x17, [x16, #8]
  401778:	add	x16, x16, #0x8
  40177c:	br	x17

0000000000401780 <memmove@plt>:
  401780:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401784:	ldr	x17, [x16, #16]
  401788:	add	x16, x16, #0x10
  40178c:	br	x17

0000000000401790 <_exit@plt>:
  401790:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401794:	ldr	x17, [x16, #24]
  401798:	add	x16, x16, #0x18
  40179c:	br	x17

00000000004017a0 <strtoul@plt>:
  4017a0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  4017a4:	ldr	x17, [x16, #32]
  4017a8:	add	x16, x16, #0x20
  4017ac:	br	x17

00000000004017b0 <strlen@plt>:
  4017b0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  4017b4:	ldr	x17, [x16, #40]
  4017b8:	add	x16, x16, #0x28
  4017bc:	br	x17

00000000004017c0 <exit@plt>:
  4017c0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  4017c4:	ldr	x17, [x16, #48]
  4017c8:	add	x16, x16, #0x30
  4017cc:	br	x17

00000000004017d0 <error@plt>:
  4017d0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  4017d4:	ldr	x17, [x16, #56]
  4017d8:	add	x16, x16, #0x38
  4017dc:	br	x17

00000000004017e0 <fchdir@plt>:
  4017e0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  4017e4:	ldr	x17, [x16, #64]
  4017e8:	add	x16, x16, #0x40
  4017ec:	br	x17

00000000004017f0 <getgrnam@plt>:
  4017f0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  4017f4:	ldr	x17, [x16, #72]
  4017f8:	add	x16, x16, #0x48
  4017fc:	br	x17

0000000000401800 <__cxa_atexit@plt>:
  401800:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401804:	ldr	x17, [x16, #80]
  401808:	add	x16, x16, #0x50
  40180c:	br	x17

0000000000401810 <qsort@plt>:
  401810:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401814:	ldr	x17, [x16, #88]
  401818:	add	x16, x16, #0x58
  40181c:	br	x17

0000000000401820 <endgrent@plt>:
  401820:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401824:	ldr	x17, [x16, #96]
  401828:	add	x16, x16, #0x60
  40182c:	br	x17

0000000000401830 <lseek@plt>:
  401830:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401834:	ldr	x17, [x16, #104]
  401838:	add	x16, x16, #0x68
  40183c:	br	x17

0000000000401840 <__fpending@plt>:
  401840:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401844:	ldr	x17, [x16, #112]
  401848:	add	x16, x16, #0x70
  40184c:	br	x17

0000000000401850 <stpcpy@plt>:
  401850:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401854:	ldr	x17, [x16, #120]
  401858:	add	x16, x16, #0x78
  40185c:	br	x17

0000000000401860 <fileno@plt>:
  401860:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401864:	ldr	x17, [x16, #128]
  401868:	add	x16, x16, #0x80
  40186c:	br	x17

0000000000401870 <fclose@plt>:
  401870:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401874:	ldr	x17, [x16, #136]
  401878:	add	x16, x16, #0x88
  40187c:	br	x17

0000000000401880 <nl_langinfo@plt>:
  401880:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401884:	ldr	x17, [x16, #144]
  401888:	add	x16, x16, #0x90
  40188c:	br	x17

0000000000401890 <malloc@plt>:
  401890:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401894:	ldr	x17, [x16, #152]
  401898:	add	x16, x16, #0x98
  40189c:	br	x17

00000000004018a0 <open@plt>:
  4018a0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  4018a4:	ldr	x17, [x16, #160]
  4018a8:	add	x16, x16, #0xa0
  4018ac:	br	x17

00000000004018b0 <strncmp@plt>:
  4018b0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  4018b4:	ldr	x17, [x16, #168]
  4018b8:	add	x16, x16, #0xa8
  4018bc:	br	x17

00000000004018c0 <bindtextdomain@plt>:
  4018c0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  4018c4:	ldr	x17, [x16, #176]
  4018c8:	add	x16, x16, #0xb0
  4018cc:	br	x17

00000000004018d0 <__libc_start_main@plt>:
  4018d0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  4018d4:	ldr	x17, [x16, #184]
  4018d8:	add	x16, x16, #0xb8
  4018dc:	br	x17

00000000004018e0 <__printf_chk@plt>:
  4018e0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  4018e4:	ldr	x17, [x16, #192]
  4018e8:	add	x16, x16, #0xc0
  4018ec:	br	x17

00000000004018f0 <fstatfs@plt>:
  4018f0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  4018f4:	ldr	x17, [x16, #200]
  4018f8:	add	x16, x16, #0xc8
  4018fc:	br	x17

0000000000401900 <memset@plt>:
  401900:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401904:	ldr	x17, [x16, #208]
  401908:	add	x16, x16, #0xd0
  40190c:	br	x17

0000000000401910 <calloc@plt>:
  401910:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401914:	ldr	x17, [x16, #216]
  401918:	add	x16, x16, #0xd8
  40191c:	br	x17

0000000000401920 <readdir@plt>:
  401920:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401924:	ldr	x17, [x16, #224]
  401928:	add	x16, x16, #0xe0
  40192c:	br	x17

0000000000401930 <realloc@plt>:
  401930:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401934:	ldr	x17, [x16, #232]
  401938:	add	x16, x16, #0xe8
  40193c:	br	x17

0000000000401940 <closedir@plt>:
  401940:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401944:	ldr	x17, [x16, #240]
  401948:	add	x16, x16, #0xf0
  40194c:	br	x17

0000000000401950 <__openat_2@plt>:
  401950:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401954:	ldr	x17, [x16, #248]
  401958:	add	x16, x16, #0xf8
  40195c:	br	x17

0000000000401960 <close@plt>:
  401960:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401964:	ldr	x17, [x16, #256]
  401968:	add	x16, x16, #0x100
  40196c:	br	x17

0000000000401970 <strrchr@plt>:
  401970:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401974:	ldr	x17, [x16, #264]
  401978:	add	x16, x16, #0x108
  40197c:	br	x17

0000000000401980 <__gmon_start__@plt>:
  401980:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401984:	ldr	x17, [x16, #272]
  401988:	add	x16, x16, #0x110
  40198c:	br	x17

0000000000401990 <fdopendir@plt>:
  401990:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401994:	ldr	x17, [x16, #280]
  401998:	add	x16, x16, #0x118
  40199c:	br	x17

00000000004019a0 <abort@plt>:
  4019a0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  4019a4:	ldr	x17, [x16, #288]
  4019a8:	add	x16, x16, #0x120
  4019ac:	br	x17

00000000004019b0 <mbsinit@plt>:
  4019b0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  4019b4:	ldr	x17, [x16, #296]
  4019b8:	add	x16, x16, #0x128
  4019bc:	br	x17

00000000004019c0 <memcmp@plt>:
  4019c0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  4019c4:	ldr	x17, [x16, #304]
  4019c8:	add	x16, x16, #0x130
  4019cc:	br	x17

00000000004019d0 <textdomain@plt>:
  4019d0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  4019d4:	ldr	x17, [x16, #312]
  4019d8:	add	x16, x16, #0x138
  4019dc:	br	x17

00000000004019e0 <getopt_long@plt>:
  4019e0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  4019e4:	ldr	x17, [x16, #320]
  4019e8:	add	x16, x16, #0x140
  4019ec:	br	x17

00000000004019f0 <__fprintf_chk@plt>:
  4019f0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  4019f4:	ldr	x17, [x16, #328]
  4019f8:	add	x16, x16, #0x148
  4019fc:	br	x17

0000000000401a00 <strcmp@plt>:
  401a00:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401a04:	ldr	x17, [x16, #336]
  401a08:	add	x16, x16, #0x150
  401a0c:	br	x17

0000000000401a10 <getpwuid@plt>:
  401a10:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401a14:	ldr	x17, [x16, #344]
  401a18:	add	x16, x16, #0x158
  401a1c:	br	x17

0000000000401a20 <__ctype_b_loc@plt>:
  401a20:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401a24:	ldr	x17, [x16, #352]
  401a28:	add	x16, x16, #0x160
  401a2c:	br	x17

0000000000401a30 <fseeko@plt>:
  401a30:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401a34:	ldr	x17, [x16, #360]
  401a38:	add	x16, x16, #0x168
  401a3c:	br	x17

0000000000401a40 <free@plt>:
  401a40:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401a44:	ldr	x17, [x16, #368]
  401a48:	add	x16, x16, #0x170
  401a4c:	br	x17

0000000000401a50 <__ctype_get_mb_cur_max@plt>:
  401a50:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401a54:	ldr	x17, [x16, #376]
  401a58:	add	x16, x16, #0x178
  401a5c:	br	x17

0000000000401a60 <fchownat@plt>:
  401a60:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401a64:	ldr	x17, [x16, #384]
  401a68:	add	x16, x16, #0x180
  401a6c:	br	x17

0000000000401a70 <strchr@plt>:
  401a70:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401a74:	ldr	x17, [x16, #392]
  401a78:	add	x16, x16, #0x188
  401a7c:	br	x17

0000000000401a80 <fwrite@plt>:
  401a80:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401a84:	ldr	x17, [x16, #400]
  401a88:	add	x16, x16, #0x190
  401a8c:	br	x17

0000000000401a90 <fcntl@plt>:
  401a90:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401a94:	ldr	x17, [x16, #408]
  401a98:	add	x16, x16, #0x198
  401a9c:	br	x17

0000000000401aa0 <fflush@plt>:
  401aa0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401aa4:	ldr	x17, [x16, #416]
  401aa8:	add	x16, x16, #0x1a0
  401aac:	br	x17

0000000000401ab0 <strcpy@plt>:
  401ab0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401ab4:	ldr	x17, [x16, #424]
  401ab8:	add	x16, x16, #0x1a8
  401abc:	br	x17

0000000000401ac0 <dirfd@plt>:
  401ac0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401ac4:	ldr	x17, [x16, #432]
  401ac8:	add	x16, x16, #0x1b0
  401acc:	br	x17

0000000000401ad0 <__lxstat@plt>:
  401ad0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401ad4:	ldr	x17, [x16, #440]
  401ad8:	add	x16, x16, #0x1b8
  401adc:	br	x17

0000000000401ae0 <__fxstat@plt>:
  401ae0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401ae4:	ldr	x17, [x16, #448]
  401ae8:	add	x16, x16, #0x1c0
  401aec:	br	x17

0000000000401af0 <dcgettext@plt>:
  401af0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401af4:	ldr	x17, [x16, #456]
  401af8:	add	x16, x16, #0x1c8
  401afc:	br	x17

0000000000401b00 <fputs_unlocked@plt>:
  401b00:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401b04:	ldr	x17, [x16, #464]
  401b08:	add	x16, x16, #0x1d0
  401b0c:	br	x17

0000000000401b10 <__freading@plt>:
  401b10:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401b14:	ldr	x17, [x16, #472]
  401b18:	add	x16, x16, #0x1d8
  401b1c:	br	x17

0000000000401b20 <iswprint@plt>:
  401b20:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401b24:	ldr	x17, [x16, #480]
  401b28:	add	x16, x16, #0x1e0
  401b2c:	br	x17

0000000000401b30 <openat@plt>:
  401b30:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401b34:	ldr	x17, [x16, #488]
  401b38:	add	x16, x16, #0x1e8
  401b3c:	br	x17

0000000000401b40 <__assert_fail@plt>:
  401b40:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401b44:	ldr	x17, [x16, #496]
  401b48:	add	x16, x16, #0x1f0
  401b4c:	br	x17

0000000000401b50 <__errno_location@plt>:
  401b50:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401b54:	ldr	x17, [x16, #504]
  401b58:	add	x16, x16, #0x1f8
  401b5c:	br	x17

0000000000401b60 <__xstat@plt>:
  401b60:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401b64:	ldr	x17, [x16, #512]
  401b68:	add	x16, x16, #0x200
  401b6c:	br	x17

0000000000401b70 <getgrgid@plt>:
  401b70:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401b74:	ldr	x17, [x16, #520]
  401b78:	add	x16, x16, #0x208
  401b7c:	br	x17

0000000000401b80 <fchown@plt>:
  401b80:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401b84:	ldr	x17, [x16, #528]
  401b88:	add	x16, x16, #0x210
  401b8c:	br	x17

0000000000401b90 <setlocale@plt>:
  401b90:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401b94:	ldr	x17, [x16, #536]
  401b98:	add	x16, x16, #0x218
  401b9c:	br	x17

0000000000401ba0 <__fxstatat@plt>:
  401ba0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401ba4:	ldr	x17, [x16, #544]
  401ba8:	add	x16, x16, #0x220
  401bac:	br	x17

Disassembly of section .text:

0000000000401bb0 <.text>:
  401bb0:	mov	x29, #0x0                   	// #0
  401bb4:	mov	x30, #0x0                   	// #0
  401bb8:	mov	x5, x0
  401bbc:	ldr	x1, [sp]
  401bc0:	add	x2, sp, #0x8
  401bc4:	mov	x6, sp
  401bc8:	movz	x0, #0x0, lsl #48
  401bcc:	movk	x0, #0x0, lsl #32
  401bd0:	movk	x0, #0x40, lsl #16
  401bd4:	movk	x0, #0x2134
  401bd8:	movz	x3, #0x0, lsl #48
  401bdc:	movk	x3, #0x0, lsl #32
  401be0:	movk	x3, #0x40, lsl #16
  401be4:	movk	x3, #0x9720
  401be8:	movz	x4, #0x0, lsl #48
  401bec:	movk	x4, #0x0, lsl #32
  401bf0:	movk	x4, #0x40, lsl #16
  401bf4:	movk	x4, #0x97a0
  401bf8:	bl	4018d0 <__libc_start_main@plt>
  401bfc:	bl	4019a0 <abort@plt>
  401c00:	adrp	x0, 41c000 <__fxstatat@plt+0x1a460>
  401c04:	ldr	x0, [x0, #4064]
  401c08:	cbz	x0, 401c10 <__fxstatat@plt+0x70>
  401c0c:	b	401980 <__gmon_start__@plt>
  401c10:	ret
  401c14:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  401c18:	add	x0, x0, #0x2a0
  401c1c:	adrp	x1, 41d000 <__fxstatat@plt+0x1b460>
  401c20:	add	x1, x1, #0x2a0
  401c24:	cmp	x0, x1
  401c28:	b.eq	401c5c <__fxstatat@plt+0xbc>  // b.none
  401c2c:	stp	x29, x30, [sp, #-32]!
  401c30:	mov	x29, sp
  401c34:	adrp	x0, 409000 <__fxstatat@plt+0x7460>
  401c38:	ldr	x0, [x0, #2000]
  401c3c:	str	x0, [sp, #24]
  401c40:	mov	x1, x0
  401c44:	cbz	x1, 401c54 <__fxstatat@plt+0xb4>
  401c48:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  401c4c:	add	x0, x0, #0x2a0
  401c50:	blr	x1
  401c54:	ldp	x29, x30, [sp], #32
  401c58:	ret
  401c5c:	ret
  401c60:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  401c64:	add	x0, x0, #0x2a0
  401c68:	adrp	x1, 41d000 <__fxstatat@plt+0x1b460>
  401c6c:	add	x1, x1, #0x2a0
  401c70:	sub	x0, x0, x1
  401c74:	lsr	x1, x0, #63
  401c78:	add	x0, x1, x0, asr #3
  401c7c:	cmp	xzr, x0, asr #1
  401c80:	b.eq	401cb8 <__fxstatat@plt+0x118>  // b.none
  401c84:	stp	x29, x30, [sp, #-32]!
  401c88:	mov	x29, sp
  401c8c:	asr	x1, x0, #1
  401c90:	adrp	x0, 409000 <__fxstatat@plt+0x7460>
  401c94:	ldr	x0, [x0, #2008]
  401c98:	str	x0, [sp, #24]
  401c9c:	mov	x2, x0
  401ca0:	cbz	x2, 401cb0 <__fxstatat@plt+0x110>
  401ca4:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  401ca8:	add	x0, x0, #0x2a0
  401cac:	blr	x2
  401cb0:	ldp	x29, x30, [sp], #32
  401cb4:	ret
  401cb8:	ret
  401cbc:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  401cc0:	ldrb	w0, [x0, #720]
  401cc4:	cbnz	w0, 401ce8 <__fxstatat@plt+0x148>
  401cc8:	stp	x29, x30, [sp, #-16]!
  401ccc:	mov	x29, sp
  401cd0:	bl	401c14 <__fxstatat@plt+0x74>
  401cd4:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  401cd8:	mov	w1, #0x1                   	// #1
  401cdc:	strb	w1, [x0, #720]
  401ce0:	ldp	x29, x30, [sp], #16
  401ce4:	ret
  401ce8:	ret
  401cec:	stp	x29, x30, [sp, #-16]!
  401cf0:	mov	x29, sp
  401cf4:	bl	401c60 <__fxstatat@plt+0xc0>
  401cf8:	ldp	x29, x30, [sp], #16
  401cfc:	ret
  401d00:	stp	x29, x30, [sp, #-160]!
  401d04:	mov	x29, sp
  401d08:	stp	x19, x20, [sp, #16]
  401d0c:	str	x21, [sp, #32]
  401d10:	mov	w20, w0
  401d14:	cbz	w0, 401d54 <__fxstatat@plt+0x1b4>
  401d18:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  401d1c:	ldr	x19, [x0, #680]
  401d20:	mov	w2, #0x5                   	// #5
  401d24:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401d28:	add	x1, x1, #0x888
  401d2c:	mov	x0, #0x0                   	// #0
  401d30:	bl	401af0 <dcgettext@plt>
  401d34:	adrp	x1, 41d000 <__fxstatat@plt+0x1b460>
  401d38:	ldr	x3, [x1, #768]
  401d3c:	mov	x2, x0
  401d40:	mov	w1, #0x1                   	// #1
  401d44:	mov	x0, x19
  401d48:	bl	4019f0 <__fprintf_chk@plt>
  401d4c:	mov	w0, w20
  401d50:	bl	4017c0 <exit@plt>
  401d54:	mov	w2, #0x5                   	// #5
  401d58:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401d5c:	add	x1, x1, #0x8b0
  401d60:	mov	x0, #0x0                   	// #0
  401d64:	bl	401af0 <dcgettext@plt>
  401d68:	adrp	x21, 41d000 <__fxstatat@plt+0x1b460>
  401d6c:	ldr	x2, [x21, #768]
  401d70:	mov	x3, x2
  401d74:	mov	x1, x0
  401d78:	mov	w0, #0x1                   	// #1
  401d7c:	bl	4018e0 <__printf_chk@plt>
  401d80:	mov	w2, #0x5                   	// #5
  401d84:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401d88:	add	x1, x1, #0x908
  401d8c:	mov	x0, #0x0                   	// #0
  401d90:	bl	401af0 <dcgettext@plt>
  401d94:	adrp	x19, 41d000 <__fxstatat@plt+0x1b460>
  401d98:	ldr	x1, [x19, #704]
  401d9c:	bl	401b00 <fputs_unlocked@plt>
  401da0:	mov	w2, #0x5                   	// #5
  401da4:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401da8:	add	x1, x1, #0x978
  401dac:	mov	x0, #0x0                   	// #0
  401db0:	bl	401af0 <dcgettext@plt>
  401db4:	ldr	x1, [x19, #704]
  401db8:	bl	401b00 <fputs_unlocked@plt>
  401dbc:	mov	w2, #0x5                   	// #5
  401dc0:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401dc4:	add	x1, x1, #0xa48
  401dc8:	mov	x0, #0x0                   	// #0
  401dcc:	bl	401af0 <dcgettext@plt>
  401dd0:	ldr	x1, [x19, #704]
  401dd4:	bl	401b00 <fputs_unlocked@plt>
  401dd8:	mov	w2, #0x5                   	// #5
  401ddc:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401de0:	add	x1, x1, #0xb30
  401de4:	mov	x0, #0x0                   	// #0
  401de8:	bl	401af0 <dcgettext@plt>
  401dec:	ldr	x1, [x19, #704]
  401df0:	bl	401b00 <fputs_unlocked@plt>
  401df4:	mov	w2, #0x5                   	// #5
  401df8:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401dfc:	add	x1, x1, #0xba8
  401e00:	mov	x0, #0x0                   	// #0
  401e04:	bl	401af0 <dcgettext@plt>
  401e08:	ldr	x1, [x19, #704]
  401e0c:	bl	401b00 <fputs_unlocked@plt>
  401e10:	mov	w2, #0x5                   	// #5
  401e14:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401e18:	add	x1, x1, #0xc28
  401e1c:	mov	x0, #0x0                   	// #0
  401e20:	bl	401af0 <dcgettext@plt>
  401e24:	ldr	x1, [x19, #704]
  401e28:	bl	401b00 <fputs_unlocked@plt>
  401e2c:	mov	w2, #0x5                   	// #5
  401e30:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401e34:	add	x1, x1, #0xc98
  401e38:	mov	x0, #0x0                   	// #0
  401e3c:	bl	401af0 <dcgettext@plt>
  401e40:	ldr	x1, [x19, #704]
  401e44:	bl	401b00 <fputs_unlocked@plt>
  401e48:	mov	w2, #0x5                   	// #5
  401e4c:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401e50:	add	x1, x1, #0xce0
  401e54:	mov	x0, #0x0                   	// #0
  401e58:	bl	401af0 <dcgettext@plt>
  401e5c:	ldr	x1, [x19, #704]
  401e60:	bl	401b00 <fputs_unlocked@plt>
  401e64:	mov	w2, #0x5                   	// #5
  401e68:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401e6c:	add	x1, x1, #0xeb8
  401e70:	mov	x0, #0x0                   	// #0
  401e74:	bl	401af0 <dcgettext@plt>
  401e78:	ldr	x1, [x19, #704]
  401e7c:	bl	401b00 <fputs_unlocked@plt>
  401e80:	mov	w2, #0x5                   	// #5
  401e84:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401e88:	add	x1, x1, #0xee8
  401e8c:	mov	x0, #0x0                   	// #0
  401e90:	bl	401af0 <dcgettext@plt>
  401e94:	ldr	x1, [x19, #704]
  401e98:	bl	401b00 <fputs_unlocked@plt>
  401e9c:	mov	w2, #0x5                   	// #5
  401ea0:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401ea4:	add	x1, x1, #0xf20
  401ea8:	mov	x0, #0x0                   	// #0
  401eac:	bl	401af0 <dcgettext@plt>
  401eb0:	ldr	x2, [x21, #768]
  401eb4:	mov	x3, x2
  401eb8:	mov	x1, x0
  401ebc:	mov	w0, #0x1                   	// #1
  401ec0:	bl	4018e0 <__printf_chk@plt>
  401ec4:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  401ec8:	add	x2, x2, #0x220
  401ecc:	ldr	x1, [x2]
  401ed0:	ldr	x0, [x2, #8]
  401ed4:	str	x1, [sp, #48]
  401ed8:	str	x0, [sp, #56]
  401edc:	ldp	x4, x5, [x2, #16]
  401ee0:	stp	x4, x5, [sp, #64]
  401ee4:	ldp	x4, x5, [x2, #32]
  401ee8:	stp	x4, x5, [sp, #80]
  401eec:	ldp	x4, x5, [x2, #48]
  401ef0:	stp	x4, x5, [sp, #96]
  401ef4:	ldp	x4, x5, [x2, #64]
  401ef8:	stp	x4, x5, [sp, #112]
  401efc:	ldp	x4, x5, [x2, #80]
  401f00:	stp	x4, x5, [sp, #128]
  401f04:	ldp	x2, x3, [x2, #96]
  401f08:	stp	x2, x3, [sp, #144]
  401f0c:	add	x19, sp, #0x30
  401f10:	cbz	x1, 401f34 <__fxstatat@plt+0x394>
  401f14:	add	x19, sp, #0x30
  401f18:	adrp	x21, 409000 <__fxstatat@plt+0x7460>
  401f1c:	add	x21, x21, #0x870
  401f20:	mov	x0, x21
  401f24:	bl	401a00 <strcmp@plt>
  401f28:	cbz	w0, 401f34 <__fxstatat@plt+0x394>
  401f2c:	ldr	x1, [x19, #16]!
  401f30:	cbnz	x1, 401f20 <__fxstatat@plt+0x380>
  401f34:	ldr	x19, [x19, #8]
  401f38:	cbz	x19, 402088 <__fxstatat@plt+0x4e8>
  401f3c:	mov	w2, #0x5                   	// #5
  401f40:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401f44:	add	x1, x1, #0xfa8
  401f48:	mov	x0, #0x0                   	// #0
  401f4c:	bl	401af0 <dcgettext@plt>
  401f50:	adrp	x3, 409000 <__fxstatat@plt+0x7460>
  401f54:	add	x3, x3, #0xfc0
  401f58:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  401f5c:	add	x2, x2, #0xfe8
  401f60:	mov	x1, x0
  401f64:	mov	w0, #0x1                   	// #1
  401f68:	bl	4018e0 <__printf_chk@plt>
  401f6c:	mov	x1, #0x0                   	// #0
  401f70:	mov	w0, #0x5                   	// #5
  401f74:	bl	401b90 <setlocale@plt>
  401f78:	cbz	x0, 401f90 <__fxstatat@plt+0x3f0>
  401f7c:	mov	x2, #0x3                   	// #3
  401f80:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401f84:	add	x1, x1, #0xff8
  401f88:	bl	4018b0 <strncmp@plt>
  401f8c:	cbnz	w0, 40200c <__fxstatat@plt+0x46c>
  401f90:	mov	w2, #0x5                   	// #5
  401f94:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401f98:	add	x1, x1, #0x48
  401f9c:	mov	x0, #0x0                   	// #0
  401fa0:	bl	401af0 <dcgettext@plt>
  401fa4:	adrp	x21, 409000 <__fxstatat@plt+0x7460>
  401fa8:	add	x21, x21, #0x870
  401fac:	mov	x3, x21
  401fb0:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  401fb4:	add	x2, x2, #0xfc0
  401fb8:	mov	x1, x0
  401fbc:	mov	w0, #0x1                   	// #1
  401fc0:	bl	4018e0 <__printf_chk@plt>
  401fc4:	mov	w2, #0x5                   	// #5
  401fc8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401fcc:	add	x1, x1, #0x68
  401fd0:	mov	x0, #0x0                   	// #0
  401fd4:	bl	401af0 <dcgettext@plt>
  401fd8:	mov	x1, x0
  401fdc:	adrp	x3, 409000 <__fxstatat@plt+0x7460>
  401fe0:	add	x0, x3, #0xeb0
  401fe4:	adrp	x3, 409000 <__fxstatat@plt+0x7460>
  401fe8:	add	x3, x3, #0x878
  401fec:	cmp	x19, x21
  401ff0:	csel	x3, x3, x0, eq  // eq = none
  401ff4:	mov	x2, x19
  401ff8:	mov	w0, #0x1                   	// #1
  401ffc:	bl	4018e0 <__printf_chk@plt>
  402000:	b	401d4c <__fxstatat@plt+0x1ac>
  402004:	adrp	x19, 409000 <__fxstatat@plt+0x7460>
  402008:	add	x19, x19, #0x870
  40200c:	mov	w2, #0x5                   	// #5
  402010:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402014:	add	x1, x1, #0x0
  402018:	mov	x0, #0x0                   	// #0
  40201c:	bl	401af0 <dcgettext@plt>
  402020:	adrp	x1, 41d000 <__fxstatat@plt+0x1b460>
  402024:	ldr	x1, [x1, #704]
  402028:	bl	401b00 <fputs_unlocked@plt>
  40202c:	b	401f90 <__fxstatat@plt+0x3f0>
  402030:	mov	w2, #0x5                   	// #5
  402034:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402038:	add	x1, x1, #0x48
  40203c:	mov	x0, #0x0                   	// #0
  402040:	bl	401af0 <dcgettext@plt>
  402044:	adrp	x19, 409000 <__fxstatat@plt+0x7460>
  402048:	add	x19, x19, #0x870
  40204c:	mov	x3, x19
  402050:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  402054:	add	x2, x2, #0xfc0
  402058:	mov	x1, x0
  40205c:	mov	w0, #0x1                   	// #1
  402060:	bl	4018e0 <__printf_chk@plt>
  402064:	mov	w2, #0x5                   	// #5
  402068:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40206c:	add	x1, x1, #0x68
  402070:	mov	x0, #0x0                   	// #0
  402074:	bl	401af0 <dcgettext@plt>
  402078:	mov	x1, x0
  40207c:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  402080:	add	x3, x2, #0x878
  402084:	b	401ff4 <__fxstatat@plt+0x454>
  402088:	mov	w2, #0x5                   	// #5
  40208c:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  402090:	add	x1, x1, #0xfa8
  402094:	mov	x0, #0x0                   	// #0
  402098:	bl	401af0 <dcgettext@plt>
  40209c:	adrp	x3, 409000 <__fxstatat@plt+0x7460>
  4020a0:	add	x3, x3, #0xfc0
  4020a4:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  4020a8:	add	x2, x2, #0xfe8
  4020ac:	mov	x1, x0
  4020b0:	mov	w0, #0x1                   	// #1
  4020b4:	bl	4018e0 <__printf_chk@plt>
  4020b8:	mov	x1, #0x0                   	// #0
  4020bc:	mov	w0, #0x5                   	// #5
  4020c0:	bl	401b90 <setlocale@plt>
  4020c4:	cbz	x0, 402030 <__fxstatat@plt+0x490>
  4020c8:	mov	x2, #0x3                   	// #3
  4020cc:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  4020d0:	add	x1, x1, #0xff8
  4020d4:	bl	4018b0 <strncmp@plt>
  4020d8:	cbnz	w0, 402004 <__fxstatat@plt+0x464>
  4020dc:	mov	w2, #0x5                   	// #5
  4020e0:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4020e4:	add	x1, x1, #0x48
  4020e8:	mov	x0, #0x0                   	// #0
  4020ec:	bl	401af0 <dcgettext@plt>
  4020f0:	adrp	x19, 409000 <__fxstatat@plt+0x7460>
  4020f4:	add	x19, x19, #0x870
  4020f8:	mov	x3, x19
  4020fc:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  402100:	add	x2, x2, #0xfc0
  402104:	mov	x1, x0
  402108:	mov	w0, #0x1                   	// #1
  40210c:	bl	4018e0 <__printf_chk@plt>
  402110:	mov	w2, #0x5                   	// #5
  402114:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402118:	add	x1, x1, #0x68
  40211c:	mov	x0, #0x0                   	// #0
  402120:	bl	401af0 <dcgettext@plt>
  402124:	mov	x1, x0
  402128:	adrp	x3, 409000 <__fxstatat@plt+0x7460>
  40212c:	add	x3, x3, #0x878
  402130:	b	401ff4 <__fxstatat@plt+0x454>
  402134:	stp	x29, x30, [sp, #-272]!
  402138:	mov	x29, sp
  40213c:	stp	x19, x20, [sp, #16]
  402140:	stp	x21, x22, [sp, #32]
  402144:	stp	x23, x24, [sp, #48]
  402148:	stp	x25, x26, [sp, #64]
  40214c:	stp	x27, x28, [sp, #80]
  402150:	mov	w24, w0
  402154:	mov	x23, x1
  402158:	ldr	x0, [x1]
  40215c:	bl	403488 <__fxstatat@plt+0x18e8>
  402160:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  402164:	add	x1, x1, #0xeb0
  402168:	mov	w0, #0x6                   	// #6
  40216c:	bl	401b90 <setlocale@plt>
  402170:	adrp	x19, 409000 <__fxstatat@plt+0x7460>
  402174:	add	x19, x19, #0x7f8
  402178:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40217c:	add	x1, x1, #0xa0
  402180:	mov	x0, x19
  402184:	bl	4018c0 <bindtextdomain@plt>
  402188:	mov	x0, x19
  40218c:	bl	4019d0 <textdomain@plt>
  402190:	adrp	x0, 403000 <__fxstatat@plt+0x1460>
  402194:	add	x0, x0, #0x364
  402198:	bl	4097a8 <__fxstatat@plt+0x7c08>
  40219c:	add	x0, sp, #0xe8
  4021a0:	bl	402678 <__fxstatat@plt+0xad8>
  4021a4:	mov	w19, #0xffffffff            	// #-1
  4021a8:	mov	w20, #0x10                  	// #16
  4021ac:	mov	w27, #0x0                   	// #0
  4021b0:	adrp	x22, 40a000 <__fxstatat@plt+0x8460>
  4021b4:	add	x22, x22, #0x220
  4021b8:	add	x22, x22, #0x70
  4021bc:	adrp	x26, 40a000 <__fxstatat@plt+0x8460>
  4021c0:	add	x26, x26, #0xd8
  4021c4:	mov	w28, #0x1                   	// #1
  4021c8:	mov	w25, #0x0                   	// #0
  4021cc:	mov	w21, #0x1                   	// #1
  4021d0:	b	402288 <__fxstatat@plt+0x6e8>
  4021d4:	cmn	w0, #0x2
  4021d8:	b.eq	402300 <__fxstatat@plt+0x760>  // b.none
  4021dc:	cmp	w0, #0x48
  4021e0:	b.ne	4021ec <__fxstatat@plt+0x64c>  // b.any
  4021e4:	mov	w20, #0x11                  	// #17
  4021e8:	b	402288 <__fxstatat@plt+0x6e8>
  4021ec:	cmn	w0, #0x3
  4021f0:	b.ne	402308 <__fxstatat@plt+0x768>  // b.any
  4021f4:	mov	x6, #0x0                   	// #0
  4021f8:	adrp	x5, 40a000 <__fxstatat@plt+0x8460>
  4021fc:	add	x5, x5, #0xb8
  402200:	adrp	x4, 40a000 <__fxstatat@plt+0x8460>
  402204:	add	x4, x4, #0xc8
  402208:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  40220c:	ldr	x3, [x0, #568]
  402210:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  402214:	add	x2, x2, #0xfe8
  402218:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  40221c:	add	x1, x1, #0x870
  402220:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  402224:	ldr	x0, [x0, #704]
  402228:	bl	405410 <__fxstatat@plt+0x3870>
  40222c:	mov	w0, #0x0                   	// #0
  402230:	bl	4017c0 <exit@plt>
  402234:	cmp	w0, #0x50
  402238:	b.ne	402308 <__fxstatat@plt+0x768>  // b.any
  40223c:	mov	w20, #0x10                  	// #16
  402240:	b	402288 <__fxstatat@plt+0x6e8>
  402244:	cmp	w0, #0x101
  402248:	b.eq	402318 <__fxstatat@plt+0x778>  // b.none
  40224c:	b.le	402274 <__fxstatat@plt+0x6d4>
  402250:	cmp	w0, #0x102
  402254:	b.eq	402320 <__fxstatat@plt+0x780>  // b.none
  402258:	cmp	w0, #0x103
  40225c:	b.ne	402308 <__fxstatat@plt+0x768>  // b.any
  402260:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  402264:	ldr	x1, [x0, #688]
  402268:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  40226c:	str	x1, [x0, #728]
  402270:	b	402288 <__fxstatat@plt+0x6e8>
  402274:	cmp	w0, #0x76
  402278:	b.eq	4022f8 <__fxstatat@plt+0x758>  // b.none
  40227c:	mov	w19, w21
  402280:	cmp	w0, #0x100
  402284:	b.ne	4022d8 <__fxstatat@plt+0x738>  // b.any
  402288:	mov	x4, #0x0                   	// #0
  40228c:	mov	x3, x22
  402290:	mov	x2, x26
  402294:	mov	x1, x23
  402298:	mov	w0, w24
  40229c:	bl	4019e0 <getopt_long@plt>
  4022a0:	cmn	w0, #0x1
  4022a4:	b.eq	402328 <__fxstatat@plt+0x788>  // b.none
  4022a8:	cmp	w0, #0x66
  4022ac:	b.eq	4022f0 <__fxstatat@plt+0x750>  // b.none
  4022b0:	b.gt	402244 <__fxstatat@plt+0x6a4>
  4022b4:	cmp	w0, #0x4c
  4022b8:	b.eq	402310 <__fxstatat@plt+0x770>  // b.none
  4022bc:	b.le	4021d4 <__fxstatat@plt+0x634>
  4022c0:	cmp	w0, #0x52
  4022c4:	b.eq	4022e8 <__fxstatat@plt+0x748>  // b.none
  4022c8:	cmp	w0, #0x63
  4022cc:	b.ne	402234 <__fxstatat@plt+0x694>  // b.any
  4022d0:	str	w21, [sp, #232]
  4022d4:	b	402288 <__fxstatat@plt+0x6e8>
  4022d8:	cmp	w0, #0x68
  4022dc:	b.ne	402308 <__fxstatat@plt+0x768>  // b.any
  4022e0:	mov	w19, w25
  4022e4:	b	402288 <__fxstatat@plt+0x6e8>
  4022e8:	strb	w28, [sp, #236]
  4022ec:	b	402288 <__fxstatat@plt+0x6e8>
  4022f0:	strb	w28, [sp, #249]
  4022f4:	b	402288 <__fxstatat@plt+0x6e8>
  4022f8:	str	w25, [sp, #232]
  4022fc:	b	402288 <__fxstatat@plt+0x6e8>
  402300:	mov	w0, #0x0                   	// #0
  402304:	bl	401d00 <__fxstatat@plt+0x160>
  402308:	mov	w0, #0x1                   	// #1
  40230c:	bl	401d00 <__fxstatat@plt+0x160>
  402310:	mov	w20, #0x2                   	// #2
  402314:	b	402288 <__fxstatat@plt+0x6e8>
  402318:	mov	w27, w25
  40231c:	b	402288 <__fxstatat@plt+0x6e8>
  402320:	mov	w27, w21
  402324:	b	402288 <__fxstatat@plt+0x6e8>
  402328:	ldrb	w0, [sp, #236]
  40232c:	cbz	w0, 40236c <__fxstatat@plt+0x7cc>
  402330:	cmp	w20, #0x10
  402334:	b.ne	402370 <__fxstatat@plt+0x7d0>  // b.any
  402338:	cmp	w19, #0x1
  40233c:	b.eq	402348 <__fxstatat@plt+0x7a8>  // b.none
  402340:	mov	w19, #0x0                   	// #0
  402344:	b	402370 <__fxstatat@plt+0x7d0>
  402348:	mov	w2, #0x5                   	// #5
  40234c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402350:	add	x1, x1, #0xe8
  402354:	mov	x0, #0x0                   	// #0
  402358:	bl	401af0 <dcgettext@plt>
  40235c:	mov	x2, x0
  402360:	mov	w1, #0x0                   	// #0
  402364:	mov	w0, #0x1                   	// #1
  402368:	bl	4017d0 <error@plt>
  40236c:	mov	w20, #0x10                  	// #16
  402370:	cmp	w19, #0x0
  402374:	cset	w0, ne  // ne = any
  402378:	strb	w0, [sp, #248]
  40237c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  402380:	ldr	w0, [x0, #696]
  402384:	sub	w1, w24, w0
  402388:	adrp	x2, 41d000 <__fxstatat@plt+0x1b460>
  40238c:	ldr	x19, [x2, #728]
  402390:	cbz	x19, 4025b4 <__fxstatat@plt+0xa14>
  402394:	cmp	w1, #0x0
  402398:	b.le	402418 <__fxstatat@plt+0x878>
  40239c:	add	x2, sp, #0x68
  4023a0:	mov	x1, x19
  4023a4:	mov	w0, #0x0                   	// #0
  4023a8:	bl	401b60 <__xstat@plt>
  4023ac:	cbnz	w0, 402488 <__fxstatat@plt+0x8e8>
  4023b0:	ldr	w19, [sp, #132]
  4023b4:	mov	w0, w19
  4023b8:	bl	4026cc <__fxstatat@plt+0xb2c>
  4023bc:	str	x0, [sp, #264]
  4023c0:	ldrb	w0, [sp, #236]
  4023c4:	tst	w27, w0
  4023c8:	b.ne	402558 <__fxstatat@plt+0x9b8>  // b.any
  4023cc:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  4023d0:	ldrsw	x0, [x0, #696]
  4023d4:	add	x6, sp, #0xe8
  4023d8:	mov	w5, #0xffffffff            	// #-1
  4023dc:	mov	w4, w5
  4023e0:	mov	w3, w19
  4023e4:	mov	w2, w5
  4023e8:	orr	w1, w20, #0x400
  4023ec:	add	x0, x23, x0, lsl #3
  4023f0:	bl	402744 <__fxstatat@plt+0xba4>
  4023f4:	and	w0, w0, #0xff
  4023f8:	eor	w0, w0, #0x1
  4023fc:	ldp	x19, x20, [sp, #16]
  402400:	ldp	x21, x22, [sp, #32]
  402404:	ldp	x23, x24, [sp, #48]
  402408:	ldp	x25, x26, [sp, #64]
  40240c:	ldp	x27, x28, [sp, #80]
  402410:	ldp	x29, x30, [sp], #272
  402414:	ret
  402418:	cmp	w0, w24
  40241c:	b.lt	40244c <__fxstatat@plt+0x8ac>  // b.tstop
  402420:	mov	w2, #0x5                   	// #5
  402424:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402428:	add	x1, x1, #0x118
  40242c:	mov	x0, #0x0                   	// #0
  402430:	bl	401af0 <dcgettext@plt>
  402434:	mov	x2, x0
  402438:	mov	w1, #0x0                   	// #0
  40243c:	mov	w0, #0x0                   	// #0
  402440:	bl	4017d0 <error@plt>
  402444:	mov	w0, #0x1                   	// #1
  402448:	bl	401d00 <__fxstatat@plt+0x160>
  40244c:	mov	w2, #0x5                   	// #5
  402450:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402454:	add	x1, x1, #0x128
  402458:	mov	x0, #0x0                   	// #0
  40245c:	bl	401af0 <dcgettext@plt>
  402460:	mov	x19, x0
  402464:	add	x23, x23, w24, sxtw #3
  402468:	ldur	x0, [x23, #-8]
  40246c:	bl	404f40 <__fxstatat@plt+0x33a0>
  402470:	mov	x3, x0
  402474:	mov	x2, x19
  402478:	mov	w1, #0x0                   	// #0
  40247c:	mov	w0, #0x0                   	// #0
  402480:	bl	4017d0 <error@plt>
  402484:	b	402444 <__fxstatat@plt+0x8a4>
  402488:	bl	401b50 <__errno_location@plt>
  40248c:	ldr	w21, [x0]
  402490:	mov	w2, #0x5                   	// #5
  402494:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402498:	add	x1, x1, #0x148
  40249c:	mov	x0, #0x0                   	// #0
  4024a0:	bl	401af0 <dcgettext@plt>
  4024a4:	mov	x20, x0
  4024a8:	mov	x1, x19
  4024ac:	mov	w0, #0x4                   	// #4
  4024b0:	bl	404ca0 <__fxstatat@plt+0x3100>
  4024b4:	mov	x3, x0
  4024b8:	mov	x2, x20
  4024bc:	mov	w1, w21
  4024c0:	mov	w0, #0x1                   	// #1
  4024c4:	bl	4017d0 <error@plt>
  4024c8:	mov	x0, x21
  4024cc:	bl	405774 <__fxstatat@plt+0x3bd4>
  4024d0:	mov	x19, x0
  4024d4:	b	4025d4 <__fxstatat@plt+0xa34>
  4024d8:	mov	x0, x21
  4024dc:	bl	4017f0 <getgrnam@plt>
  4024e0:	cbz	x0, 4024f0 <__fxstatat@plt+0x950>
  4024e4:	ldr	w19, [x0, #16]
  4024e8:	bl	401820 <endgrent@plt>
  4024ec:	b	4023c0 <__fxstatat@plt+0x820>
  4024f0:	adrp	x4, 409000 <__fxstatat@plt+0x7460>
  4024f4:	add	x4, x4, #0xeb0
  4024f8:	add	x3, sp, #0x68
  4024fc:	mov	w2, #0xa                   	// #10
  402500:	mov	x1, #0x0                   	// #0
  402504:	mov	x0, x21
  402508:	bl	4058cc <__fxstatat@plt+0x3d2c>
  40250c:	cbnz	w0, 402524 <__fxstatat@plt+0x984>
  402510:	ldr	x0, [sp, #104]
  402514:	mov	w19, w0
  402518:	mov	x1, #0xffffffff            	// #4294967295
  40251c:	cmp	x0, x1
  402520:	b.ls	4024e8 <__fxstatat@plt+0x948>  // b.plast
  402524:	mov	w2, #0x5                   	// #5
  402528:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40252c:	add	x1, x1, #0x168
  402530:	mov	x0, #0x0                   	// #0
  402534:	bl	401af0 <dcgettext@plt>
  402538:	mov	x19, x0
  40253c:	mov	x0, x21
  402540:	bl	404f40 <__fxstatat@plt+0x33a0>
  402544:	mov	x3, x0
  402548:	mov	x2, x19
  40254c:	mov	w1, #0x0                   	// #0
  402550:	mov	w0, #0x1                   	// #1
  402554:	bl	4017d0 <error@plt>
  402558:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  40255c:	add	x0, x0, #0x2d8
  402560:	add	x0, x0, #0x8
  402564:	bl	404f5c <__fxstatat@plt+0x33bc>
  402568:	str	x0, [sp, #240]
  40256c:	cbnz	x0, 4023cc <__fxstatat@plt+0x82c>
  402570:	bl	401b50 <__errno_location@plt>
  402574:	ldr	w20, [x0]
  402578:	mov	w2, #0x5                   	// #5
  40257c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402580:	add	x1, x1, #0x148
  402584:	mov	x0, #0x0                   	// #0
  402588:	bl	401af0 <dcgettext@plt>
  40258c:	mov	x19, x0
  402590:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402594:	add	x1, x1, #0x180
  402598:	mov	w0, #0x4                   	// #4
  40259c:	bl	404ca0 <__fxstatat@plt+0x3100>
  4025a0:	mov	x3, x0
  4025a4:	mov	x2, x19
  4025a8:	mov	w1, w20
  4025ac:	mov	w0, #0x1                   	// #1
  4025b0:	bl	4017d0 <error@plt>
  4025b4:	cmp	w1, #0x1
  4025b8:	b.le	402418 <__fxstatat@plt+0x878>
  4025bc:	add	w2, w0, #0x1
  4025c0:	adrp	x1, 41d000 <__fxstatat@plt+0x1b460>
  4025c4:	str	w2, [x1, #696]
  4025c8:	ldr	x21, [x23, w0, sxtw #3]
  4025cc:	ldrb	w0, [x21]
  4025d0:	cbnz	w0, 4024c8 <__fxstatat@plt+0x928>
  4025d4:	str	x19, [sp, #264]
  4025d8:	ldrb	w0, [x21]
  4025dc:	cbnz	w0, 4024d8 <__fxstatat@plt+0x938>
  4025e0:	mov	w19, #0xffffffff            	// #-1
  4025e4:	b	4023c0 <__fxstatat@plt+0x820>
  4025e8:	stp	x29, x30, [sp, #-48]!
  4025ec:	mov	x29, sp
  4025f0:	stp	x19, x20, [sp, #16]
  4025f4:	str	x21, [sp, #32]
  4025f8:	mov	x19, x1
  4025fc:	cbz	x0, 402660 <__fxstatat@plt+0xac0>
  402600:	mov	x20, x0
  402604:	cbz	x1, 402654 <__fxstatat@plt+0xab4>
  402608:	bl	4017b0 <strlen@plt>
  40260c:	mov	x21, x0
  402610:	mov	x0, x19
  402614:	bl	4017b0 <strlen@plt>
  402618:	add	x0, x21, x0
  40261c:	add	x0, x0, #0x2
  402620:	bl	405514 <__fxstatat@plt+0x3974>
  402624:	mov	x21, x0
  402628:	mov	x1, x20
  40262c:	bl	401850 <stpcpy@plt>
  402630:	mov	w1, #0x3a                  	// #58
  402634:	strh	w1, [x0], #1
  402638:	mov	x1, x19
  40263c:	bl	401ab0 <strcpy@plt>
  402640:	mov	x0, x21
  402644:	ldp	x19, x20, [sp, #16]
  402648:	ldr	x21, [sp, #32]
  40264c:	ldp	x29, x30, [sp], #48
  402650:	ret
  402654:	bl	405774 <__fxstatat@plt+0x3bd4>
  402658:	mov	x21, x0
  40265c:	b	402640 <__fxstatat@plt+0xaa0>
  402660:	mov	x21, x1
  402664:	cbz	x1, 402640 <__fxstatat@plt+0xaa0>
  402668:	mov	x0, x1
  40266c:	bl	405774 <__fxstatat@plt+0x3bd4>
  402670:	mov	x21, x0
  402674:	b	402640 <__fxstatat@plt+0xaa0>
  402678:	mov	w1, #0x2                   	// #2
  40267c:	str	w1, [x0]
  402680:	str	xzr, [x0, #8]
  402684:	mov	w1, #0x1                   	// #1
  402688:	strb	w1, [x0, #16]
  40268c:	strb	wzr, [x0, #4]
  402690:	strb	wzr, [x0, #17]
  402694:	str	xzr, [x0, #24]
  402698:	str	xzr, [x0, #32]
  40269c:	ret
  4026a0:	stp	x29, x30, [sp, #-32]!
  4026a4:	mov	x29, sp
  4026a8:	str	x19, [sp, #16]
  4026ac:	mov	x19, x0
  4026b0:	ldr	x0, [x0, #24]
  4026b4:	bl	401a40 <free@plt>
  4026b8:	ldr	x0, [x19, #32]
  4026bc:	bl	401a40 <free@plt>
  4026c0:	ldr	x19, [sp, #16]
  4026c4:	ldp	x29, x30, [sp], #32
  4026c8:	ret
  4026cc:	stp	x29, x30, [sp, #-64]!
  4026d0:	mov	x29, sp
  4026d4:	str	x19, [sp, #16]
  4026d8:	mov	w19, w0
  4026dc:	bl	401b70 <getgrgid@plt>
  4026e0:	cbz	x0, 4026f8 <__fxstatat@plt+0xb58>
  4026e4:	ldr	x0, [x0]
  4026e8:	bl	405774 <__fxstatat@plt+0x3bd4>
  4026ec:	ldr	x19, [sp, #16]
  4026f0:	ldp	x29, x30, [sp], #64
  4026f4:	ret
  4026f8:	add	x1, sp, #0x28
  4026fc:	mov	w0, w19
  402700:	bl	403448 <__fxstatat@plt+0x18a8>
  402704:	b	4026e8 <__fxstatat@plt+0xb48>
  402708:	stp	x29, x30, [sp, #-64]!
  40270c:	mov	x29, sp
  402710:	str	x19, [sp, #16]
  402714:	mov	w19, w0
  402718:	bl	401a10 <getpwuid@plt>
  40271c:	cbz	x0, 402734 <__fxstatat@plt+0xb94>
  402720:	ldr	x0, [x0]
  402724:	bl	405774 <__fxstatat@plt+0x3bd4>
  402728:	ldr	x19, [sp, #16]
  40272c:	ldp	x29, x30, [sp], #64
  402730:	ret
  402734:	add	x1, sp, #0x28
  402738:	mov	w0, w19
  40273c:	bl	403448 <__fxstatat@plt+0x18a8>
  402740:	b	402724 <__fxstatat@plt+0xb84>
  402744:	stp	x29, x30, [sp, #-432]!
  402748:	mov	x29, sp
  40274c:	stp	x19, x20, [sp, #16]
  402750:	stp	x21, x22, [sp, #32]
  402754:	stp	x23, x24, [sp, #48]
  402758:	stp	x25, x26, [sp, #64]
  40275c:	stp	x27, x28, [sp, #80]
  402760:	str	w2, [sp, #136]
  402764:	str	w3, [sp, #144]
  402768:	str	w4, [sp, #140]
  40276c:	str	w5, [sp, #148]
  402770:	mov	x20, x6
  402774:	and	w2, w4, w5
  402778:	str	w2, [sp, #124]
  40277c:	mov	w3, #0x0                   	// #0
  402780:	cmn	w2, #0x1
  402784:	b.eq	4027b8 <__fxstatat@plt+0xc18>  // b.none
  402788:	mov	x2, #0x0                   	// #0
  40278c:	orr	w1, w3, w1
  402790:	bl	4057e4 <__fxstatat@plt+0x3c44>
  402794:	mov	x23, x0
  402798:	mov	w24, #0x1                   	// #1
  40279c:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  4027a0:	add	x0, x0, #0x740
  4027a4:	str	x0, [sp, #152]
  4027a8:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  4027ac:	add	x0, x0, #0x790
  4027b0:	str	x0, [sp, #160]
  4027b4:	b	402f80 <__fxstatat@plt+0x13e0>
  4027b8:	ldrb	w2, [x6, #16]
  4027bc:	cbnz	w2, 402788 <__fxstatat@plt+0xbe8>
  4027c0:	ldr	w2, [x6]
  4027c4:	cmp	w2, #0x2
  4027c8:	cset	w3, eq  // eq = none
  4027cc:	lsl	w3, w3, #3
  4027d0:	b	402788 <__fxstatat@plt+0xbe8>
  4027d4:	bl	401b50 <__errno_location@plt>
  4027d8:	mov	x19, x0
  4027dc:	ldr	w21, [x0]
  4027e0:	cbz	w21, 4027f0 <__fxstatat@plt+0xc50>
  4027e4:	ldrb	w24, [x20, #17]
  4027e8:	cbz	w24, 40281c <__fxstatat@plt+0xc7c>
  4027ec:	mov	w24, #0x0                   	// #0
  4027f0:	mov	x0, x23
  4027f4:	bl	4074d8 <__fxstatat@plt+0x5938>
  4027f8:	cbnz	w0, 403154 <__fxstatat@plt+0x15b4>
  4027fc:	mov	w0, w24
  402800:	ldp	x19, x20, [sp, #16]
  402804:	ldp	x21, x22, [sp, #32]
  402808:	ldp	x23, x24, [sp, #48]
  40280c:	ldp	x25, x26, [sp, #64]
  402810:	ldp	x27, x28, [sp, #80]
  402814:	ldp	x29, x30, [sp], #432
  402818:	ret
  40281c:	mov	w2, #0x5                   	// #5
  402820:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402824:	add	x1, x1, #0x430
  402828:	mov	x0, #0x0                   	// #0
  40282c:	bl	401af0 <dcgettext@plt>
  402830:	mov	x2, x0
  402834:	mov	w1, w21
  402838:	mov	w0, #0x0                   	// #0
  40283c:	bl	4017d0 <error@plt>
  402840:	b	4027f0 <__fxstatat@plt+0xc50>
  402844:	cmp	w0, #0x1
  402848:	b.ne	402a74 <__fxstatat@plt+0xed4>  // b.any
  40284c:	ldrb	w21, [x20, #4]
  402850:	cbz	w21, 402a74 <__fxstatat@plt+0xed4>
  402854:	ldr	x0, [x20, #8]
  402858:	cbz	x0, 402f7c <__fxstatat@plt+0x13dc>
  40285c:	ldr	x2, [x19, #128]
  402860:	ldr	x1, [x0]
  402864:	cmp	x2, x1
  402868:	b.ne	402f7c <__fxstatat@plt+0x13dc>  // b.any
  40286c:	ldr	x1, [x19, #120]
  402870:	ldr	x0, [x0, #8]
  402874:	cmp	x1, x0
  402878:	b.ne	402f7c <__fxstatat@plt+0x13dc>  // b.any
  40287c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402880:	add	x1, x1, #0x180
  402884:	mov	x0, x26
  402888:	bl	401a00 <strcmp@plt>
  40288c:	cbnz	w0, 402974 <__fxstatat@plt+0xdd4>
  402890:	mov	w2, #0x5                   	// #5
  402894:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402898:	add	x1, x1, #0x440
  40289c:	mov	x0, #0x0                   	// #0
  4028a0:	bl	401af0 <dcgettext@plt>
  4028a4:	mov	x21, x0
  4028a8:	mov	x1, x26
  4028ac:	mov	w0, #0x4                   	// #4
  4028b0:	bl	404ca0 <__fxstatat@plt+0x3100>
  4028b4:	mov	x3, x0
  4028b8:	mov	x2, x21
  4028bc:	mov	w1, #0x0                   	// #0
  4028c0:	mov	w0, #0x0                   	// #0
  4028c4:	bl	4017d0 <error@plt>
  4028c8:	mov	w2, #0x5                   	// #5
  4028cc:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4028d0:	add	x1, x1, #0x4b0
  4028d4:	mov	x0, #0x0                   	// #0
  4028d8:	bl	401af0 <dcgettext@plt>
  4028dc:	mov	x2, x0
  4028e0:	mov	w1, #0x0                   	// #0
  4028e4:	mov	w0, #0x0                   	// #0
  4028e8:	bl	4017d0 <error@plt>
  4028ec:	mov	w2, #0x4                   	// #4
  4028f0:	mov	x1, x19
  4028f4:	mov	x0, x23
  4028f8:	bl	407cd4 <__fxstatat@plt+0x6134>
  4028fc:	mov	x0, x23
  402900:	bl	407618 <__fxstatat@plt+0x5a78>
  402904:	mov	w21, #0x0                   	// #0
  402908:	b	402f7c <__fxstatat@plt+0x13dc>
  40290c:	cmp	w0, #0x7
  402910:	b.eq	4029fc <__fxstatat@plt+0xe5c>  // b.none
  402914:	cmp	w0, #0xa
  402918:	b.ne	402a74 <__fxstatat@plt+0xed4>  // b.any
  40291c:	ldr	x0, [x19, #88]
  402920:	cbnz	x0, 40292c <__fxstatat@plt+0xd8c>
  402924:	ldr	x0, [x19, #32]
  402928:	cbz	x0, 4029e0 <__fxstatat@plt+0xe40>
  40292c:	ldrb	w0, [x20, #17]
  402930:	cbnz	w0, 402a04 <__fxstatat@plt+0xe64>
  402934:	ldr	w21, [x19, #64]
  402938:	mov	w2, #0x5                   	// #5
  40293c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402940:	add	x1, x1, #0x4e8
  402944:	mov	x0, #0x0                   	// #0
  402948:	bl	401af0 <dcgettext@plt>
  40294c:	mov	x22, x0
  402950:	mov	x1, x26
  402954:	mov	w0, #0x4                   	// #4
  402958:	bl	404ca0 <__fxstatat@plt+0x3100>
  40295c:	mov	x3, x0
  402960:	mov	x2, x22
  402964:	mov	w1, w21
  402968:	mov	w0, #0x0                   	// #0
  40296c:	bl	4017d0 <error@plt>
  402970:	b	402a04 <__fxstatat@plt+0xe64>
  402974:	mov	w2, #0x5                   	// #5
  402978:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40297c:	add	x1, x1, #0x470
  402980:	mov	x0, #0x0                   	// #0
  402984:	bl	401af0 <dcgettext@plt>
  402988:	mov	x21, x0
  40298c:	mov	x2, x26
  402990:	mov	w1, #0x4                   	// #4
  402994:	mov	w0, #0x0                   	// #0
  402998:	bl	404c14 <__fxstatat@plt+0x3074>
  40299c:	mov	x22, x0
  4029a0:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  4029a4:	add	x2, x2, #0x180
  4029a8:	mov	w1, #0x4                   	// #4
  4029ac:	mov	w0, #0x1                   	// #1
  4029b0:	bl	404c14 <__fxstatat@plt+0x3074>
  4029b4:	mov	x4, x0
  4029b8:	mov	x3, x22
  4029bc:	mov	x2, x21
  4029c0:	mov	w1, #0x0                   	// #0
  4029c4:	mov	w0, #0x0                   	// #0
  4029c8:	bl	4017d0 <error@plt>
  4029cc:	b	4028c8 <__fxstatat@plt+0xd28>
  4029d0:	ldrb	w0, [x20, #4]
  4029d4:	mov	w21, #0x1                   	// #1
  4029d8:	cbnz	w0, 402a74 <__fxstatat@plt+0xed4>
  4029dc:	b	402f7c <__fxstatat@plt+0x13dc>
  4029e0:	mov	x21, #0x1                   	// #1
  4029e4:	str	x21, [x19, #32]
  4029e8:	mov	w2, w21
  4029ec:	mov	x1, x19
  4029f0:	mov	x0, x23
  4029f4:	bl	407cd4 <__fxstatat@plt+0x6134>
  4029f8:	b	402f7c <__fxstatat@plt+0x13dc>
  4029fc:	ldrb	w0, [x20, #17]
  402a00:	cbz	w0, 402a34 <__fxstatat@plt+0xe94>
  402a04:	mov	x22, #0x0                   	// #0
  402a08:	mov	w21, #0x0                   	// #0
  402a0c:	ldr	w0, [x20]
  402a10:	mov	w27, #0x1                   	// #1
  402a14:	cmp	w0, #0x2
  402a18:	b.eq	402f74 <__fxstatat@plt+0x13d4>  // b.none
  402a1c:	cbnz	w0, 402f74 <__fxstatat@plt+0x13d4>
  402a20:	mov	w25, #0x3                   	// #3
  402a24:	cbnz	w21, 402eb8 <__fxstatat@plt+0x1318>
  402a28:	cbnz	x22, 403220 <__fxstatat@plt+0x1680>
  402a2c:	str	x22, [sp, #104]
  402a30:	b	403240 <__fxstatat@plt+0x16a0>
  402a34:	ldr	w21, [x19, #64]
  402a38:	mov	x2, x26
  402a3c:	mov	w1, #0x3                   	// #3
  402a40:	bl	404da0 <__fxstatat@plt+0x3200>
  402a44:	mov	x3, x0
  402a48:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  402a4c:	add	x2, x2, #0x500
  402a50:	mov	w1, w21
  402a54:	mov	w0, #0x0                   	// #0
  402a58:	bl	4017d0 <error@plt>
  402a5c:	b	402a04 <__fxstatat@plt+0xe64>
  402a60:	mov	x1, x19
  402a64:	mov	x0, x23
  402a68:	bl	405834 <__fxstatat@plt+0x3c94>
  402a6c:	and	w0, w0, #0xff
  402a70:	cbnz	w0, 402b74 <__fxstatat@plt+0xfd4>
  402a74:	ldr	x28, [x19, #48]
  402a78:	ldr	w0, [sp, #124]
  402a7c:	cmn	w0, #0x1
  402a80:	b.eq	402bb8 <__fxstatat@plt+0x1018>  // b.none
  402a84:	add	x22, x19, #0x78
  402a88:	ldrb	w0, [x20, #16]
  402a8c:	cbnz	w0, 4031a8 <__fxstatat@plt+0x1608>
  402a90:	ldr	w1, [sp, #140]
  402a94:	cmn	w1, #0x1
  402a98:	b.eq	402c30 <__fxstatat@plt+0x1090>  // b.none
  402a9c:	ldr	w0, [x22, #24]
  402aa0:	mov	w21, #0x0                   	// #0
  402aa4:	cmp	w1, w0
  402aa8:	b.eq	402c30 <__fxstatat@plt+0x1090>  // b.none
  402aac:	ldrh	w0, [x19, #108]
  402ab0:	sub	w1, w0, #0x1
  402ab4:	and	w1, w1, #0xffff
  402ab8:	cmp	w1, #0x1
  402abc:	cset	w25, ls  // ls = plast
  402ac0:	and	w0, w0, #0xfffffffd
  402ac4:	and	w0, w0, #0xffff
  402ac8:	cmp	w0, #0x4
  402acc:	csinc	w25, w25, wzr, ne  // ne = any
  402ad0:	cbz	w25, 4032ac <__fxstatat@plt+0x170c>
  402ad4:	ldr	x0, [x20, #8]
  402ad8:	cbz	x0, 4032b0 <__fxstatat@plt+0x1710>
  402adc:	ldr	x2, [x22, #8]
  402ae0:	ldr	x1, [x0]
  402ae4:	cmp	x2, x1
  402ae8:	b.ne	4032b0 <__fxstatat@plt+0x1710>  // b.any
  402aec:	ldr	x1, [x22]
  402af0:	ldr	x0, [x0, #8]
  402af4:	cmp	x1, x0
  402af8:	b.ne	4032b0 <__fxstatat@plt+0x1710>  // b.any
  402afc:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402b00:	add	x1, x1, #0x180
  402b04:	mov	x0, x26
  402b08:	bl	401a00 <strcmp@plt>
  402b0c:	cbnz	w0, 402c50 <__fxstatat@plt+0x10b0>
  402b10:	mov	w2, #0x5                   	// #5
  402b14:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402b18:	add	x1, x1, #0x440
  402b1c:	mov	x0, #0x0                   	// #0
  402b20:	bl	401af0 <dcgettext@plt>
  402b24:	mov	x19, x0
  402b28:	mov	x1, x26
  402b2c:	mov	w0, #0x4                   	// #4
  402b30:	bl	404ca0 <__fxstatat@plt+0x3100>
  402b34:	mov	x3, x0
  402b38:	mov	x2, x19
  402b3c:	mov	w1, #0x0                   	// #0
  402b40:	mov	w0, #0x0                   	// #0
  402b44:	bl	4017d0 <error@plt>
  402b48:	mov	w2, #0x5                   	// #5
  402b4c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402b50:	add	x1, x1, #0x4b0
  402b54:	mov	x0, #0x0                   	// #0
  402b58:	bl	401af0 <dcgettext@plt>
  402b5c:	mov	x2, x0
  402b60:	mov	w1, #0x0                   	// #0
  402b64:	mov	w0, #0x0                   	// #0
  402b68:	bl	4017d0 <error@plt>
  402b6c:	mov	w21, #0x0                   	// #0
  402b70:	b	402f7c <__fxstatat@plt+0x13dc>
  402b74:	mov	w2, #0x5                   	// #5
  402b78:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402b7c:	add	x1, x1, #0x528
  402b80:	mov	x0, #0x0                   	// #0
  402b84:	bl	401af0 <dcgettext@plt>
  402b88:	mov	x19, x0
  402b8c:	mov	x2, x26
  402b90:	mov	w1, #0x3                   	// #3
  402b94:	mov	w0, #0x0                   	// #0
  402b98:	bl	404da0 <__fxstatat@plt+0x3200>
  402b9c:	mov	x3, x0
  402ba0:	mov	x2, x19
  402ba4:	mov	w1, #0x0                   	// #0
  402ba8:	mov	w0, #0x0                   	// #0
  402bac:	bl	4017d0 <error@plt>
  402bb0:	mov	w21, #0x0                   	// #0
  402bb4:	b	402f7c <__fxstatat@plt+0x13dc>
  402bb8:	ldr	w0, [x20]
  402bbc:	cmp	w0, #0x2
  402bc0:	b.ne	402a84 <__fxstatat@plt+0xee4>  // b.any
  402bc4:	ldr	x0, [x20, #8]
  402bc8:	cbnz	x0, 402a84 <__fxstatat@plt+0xee4>
  402bcc:	ldrb	w0, [x20, #16]
  402bd0:	cbnz	w0, 4031a4 <__fxstatat@plt+0x1604>
  402bd4:	add	x22, x19, #0x78
  402bd8:	mov	w21, #0x1                   	// #1
  402bdc:	mov	w25, w21
  402be0:	b	4032b0 <__fxstatat@plt+0x1710>
  402be4:	bl	401b50 <__errno_location@plt>
  402be8:	ldr	w21, [x0]
  402bec:	mov	w2, #0x5                   	// #5
  402bf0:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402bf4:	add	x1, x1, #0x5e8
  402bf8:	mov	x0, #0x0                   	// #0
  402bfc:	bl	401af0 <dcgettext@plt>
  402c00:	mov	x22, x0
  402c04:	mov	x1, x26
  402c08:	mov	w0, #0x4                   	// #4
  402c0c:	bl	404ca0 <__fxstatat@plt+0x3100>
  402c10:	mov	x3, x0
  402c14:	mov	x2, x22
  402c18:	mov	w1, w21
  402c1c:	mov	w0, #0x0                   	// #0
  402c20:	bl	4017d0 <error@plt>
  402c24:	b	4031dc <__fxstatat@plt+0x163c>
  402c28:	add	x22, sp, #0xb0
  402c2c:	b	402a90 <__fxstatat@plt+0xef0>
  402c30:	mov	w21, #0x1                   	// #1
  402c34:	ldr	w1, [sp, #148]
  402c38:	cmn	w1, #0x1
  402c3c:	b.eq	402aac <__fxstatat@plt+0xf0c>  // b.none
  402c40:	ldr	w0, [x22, #28]
  402c44:	cmp	w0, w1
  402c48:	cset	w21, eq  // eq = none
  402c4c:	b	402aac <__fxstatat@plt+0xf0c>
  402c50:	mov	w2, #0x5                   	// #5
  402c54:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402c58:	add	x1, x1, #0x470
  402c5c:	mov	x0, #0x0                   	// #0
  402c60:	bl	401af0 <dcgettext@plt>
  402c64:	mov	x19, x0
  402c68:	mov	x2, x26
  402c6c:	mov	w1, #0x4                   	// #4
  402c70:	mov	w0, #0x0                   	// #0
  402c74:	bl	404c14 <__fxstatat@plt+0x3074>
  402c78:	mov	x21, x0
  402c7c:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  402c80:	add	x2, x2, #0x180
  402c84:	mov	w1, #0x4                   	// #4
  402c88:	mov	w0, #0x1                   	// #1
  402c8c:	bl	404c14 <__fxstatat@plt+0x3074>
  402c90:	mov	x4, x0
  402c94:	mov	x3, x21
  402c98:	mov	x2, x19
  402c9c:	mov	w1, #0x0                   	// #0
  402ca0:	mov	w0, #0x0                   	// #0
  402ca4:	bl	4017d0 <error@plt>
  402ca8:	b	402b48 <__fxstatat@plt+0xfa8>
  402cac:	ldr	w0, [sp, #124]
  402cb0:	cmn	w0, #0x1
  402cb4:	b.eq	402db0 <__fxstatat@plt+0x1210>  // b.none
  402cb8:	ldr	w0, [x22, #16]
  402cbc:	and	w0, w0, #0xf000
  402cc0:	cmp	w0, #0x8, lsl #12
  402cc4:	b.eq	402d94 <__fxstatat@plt+0x11f4>  // b.none
  402cc8:	cmp	w0, #0x4, lsl #12
  402ccc:	b.ne	402db0 <__fxstatat@plt+0x1210>  // b.any
  402cd0:	mov	w0, #0x4900                	// #18688
  402cd4:	str	w0, [sp, #112]
  402cd8:	ldr	w0, [x23, #44]
  402cdc:	ldr	w2, [sp, #112]
  402ce0:	mov	x1, x28
  402ce4:	str	w0, [sp, #128]
  402ce8:	bl	401950 <__openat_2@plt>
  402cec:	str	w0, [sp, #104]
  402cf0:	tbz	w0, #31, 402d34 <__fxstatat@plt+0x1194>
  402cf4:	bl	401b50 <__errno_location@plt>
  402cf8:	str	x0, [sp, #168]
  402cfc:	ldr	w0, [x0]
  402d00:	cmp	w0, #0xd
  402d04:	b.ne	4032f4 <__fxstatat@plt+0x1754>  // b.any
  402d08:	ldr	w0, [x22, #16]
  402d0c:	and	w0, w0, #0xf000
  402d10:	cmp	w0, #0x8, lsl #12
  402d14:	b.ne	402db0 <__fxstatat@plt+0x1210>  // b.any
  402d18:	ldr	w1, [sp, #112]
  402d1c:	orr	w2, w1, #0x1
  402d20:	mov	x1, x28
  402d24:	ldr	w0, [sp, #128]
  402d28:	bl	401950 <__openat_2@plt>
  402d2c:	str	w0, [sp, #104]
  402d30:	tbnz	w0, #31, 402da0 <__fxstatat@plt+0x1200>
  402d34:	add	x2, sp, #0x130
  402d38:	ldr	w1, [sp, #104]
  402d3c:	mov	w0, #0x0                   	// #0
  402d40:	bl	401ae0 <__fxstat@plt>
  402d44:	cbnz	w0, 402e44 <__fxstatat@plt+0x12a4>
  402d48:	ldr	x1, [x22, #8]
  402d4c:	ldr	x0, [sp, #312]
  402d50:	cmp	x1, x0
  402d54:	b.eq	402dd4 <__fxstatat@plt+0x1234>  // b.none
  402d58:	bl	401b50 <__errno_location@plt>
  402d5c:	mov	x25, x0
  402d60:	ldr	w28, [x0]
  402d64:	ldr	w0, [sp, #104]
  402d68:	bl	401960 <close@plt>
  402d6c:	str	w28, [x25]
  402d70:	mov	w1, #0x0                   	// #0
  402d74:	ldr	w0, [x20]
  402d78:	cmp	w0, #0x2
  402d7c:	b.eq	40319c <__fxstatat@plt+0x15fc>  // b.none
  402d80:	cmp	w1, #0x0
  402d84:	ccmp	w27, #0x0, #0x4, ne  // ne = any
  402d88:	b.ne	403204 <__fxstatat@plt+0x1664>  // b.any
  402d8c:	mov	w21, w1
  402d90:	b	402a1c <__fxstatat@plt+0xe7c>
  402d94:	mov	w0, #0x900                 	// #2304
  402d98:	str	w0, [sp, #112]
  402d9c:	b	402cd8 <__fxstatat@plt+0x1138>
  402da0:	ldr	x0, [sp, #168]
  402da4:	ldr	w0, [x0]
  402da8:	cmp	w0, #0xd
  402dac:	b.ne	4032f4 <__fxstatat@plt+0x1754>  // b.any
  402db0:	mov	w4, #0x0                   	// #0
  402db4:	ldr	w3, [sp, #144]
  402db8:	ldr	w2, [sp, #136]
  402dbc:	mov	x1, x28
  402dc0:	ldr	w0, [x23, #44]
  402dc4:	bl	401a60 <fchownat@plt>
  402dc8:	cmp	w0, #0x0
  402dcc:	cset	w25, eq  // eq = none
  402dd0:	b	4032f0 <__fxstatat@plt+0x1750>
  402dd4:	ldr	x1, [x22]
  402dd8:	ldr	x0, [sp, #304]
  402ddc:	cmp	x1, x0
  402de0:	b.ne	402d58 <__fxstatat@plt+0x11b8>  // b.any
  402de4:	ldr	w1, [sp, #140]
  402de8:	cmn	w1, #0x1
  402dec:	b.eq	402e18 <__fxstatat@plt+0x1278>  // b.none
  402df0:	ldr	w0, [sp, #328]
  402df4:	cmp	w1, w0
  402df8:	b.eq	402e18 <__fxstatat@plt+0x1278>  // b.none
  402dfc:	bl	401b50 <__errno_location@plt>
  402e00:	mov	x27, x0
  402e04:	ldr	w28, [x0]
  402e08:	ldr	w0, [sp, #104]
  402e0c:	bl	401960 <close@plt>
  402e10:	str	w28, [x27]
  402e14:	b	4032f0 <__fxstatat@plt+0x1750>
  402e18:	ldr	w1, [sp, #148]
  402e1c:	cmn	w1, #0x1
  402e20:	b.eq	402e30 <__fxstatat@plt+0x1290>  // b.none
  402e24:	ldr	w0, [sp, #332]
  402e28:	cmp	w1, w0
  402e2c:	b.ne	402dfc <__fxstatat@plt+0x125c>  // b.any
  402e30:	ldr	w2, [sp, #144]
  402e34:	ldr	w1, [sp, #136]
  402e38:	ldr	w0, [sp, #104]
  402e3c:	bl	401b80 <fchown@plt>
  402e40:	cbz	w0, 402e60 <__fxstatat@plt+0x12c0>
  402e44:	bl	401b50 <__errno_location@plt>
  402e48:	mov	x21, x0
  402e4c:	ldr	w25, [x0]
  402e50:	ldr	w0, [sp, #104]
  402e54:	bl	401960 <close@plt>
  402e58:	str	w25, [x21]
  402e5c:	b	4032f4 <__fxstatat@plt+0x1754>
  402e60:	ldr	w0, [sp, #104]
  402e64:	bl	401960 <close@plt>
  402e68:	cbz	w0, 4032f0 <__fxstatat@plt+0x1750>
  402e6c:	b	4032f4 <__fxstatat@plt+0x1754>
  402e70:	mov	w2, #0x5                   	// #5
  402e74:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402e78:	add	x1, x1, #0x620
  402e7c:	mov	x0, #0x0                   	// #0
  402e80:	bl	401af0 <dcgettext@plt>
  402e84:	mov	x27, x0
  402e88:	b	403328 <__fxstatat@plt+0x1788>
  402e8c:	ldr	w2, [sp, #144]
  402e90:	cmn	w2, #0x1
  402e94:	b.eq	402eb0 <__fxstatat@plt+0x1310>  // b.none
  402e98:	ldr	w1, [x22, #28]
  402e9c:	mov	w25, #0x2                   	// #2
  402ea0:	mov	w27, w21
  402ea4:	cmp	w2, w1
  402ea8:	b.ne	403220 <__fxstatat@plt+0x1680>  // b.any
  402eac:	b	402a1c <__fxstatat@plt+0xe7c>
  402eb0:	mov	w27, w21
  402eb4:	b	402a1c <__fxstatat@plt+0xe7c>
  402eb8:	cbnz	w27, 4031ec <__fxstatat@plt+0x164c>
  402ebc:	cbnz	x22, 402efc <__fxstatat@plt+0x135c>
  402ec0:	str	x22, [sp, #104]
  402ec4:	mov	w2, #0x5                   	// #5
  402ec8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402ecc:	add	x1, x1, #0x638
  402ed0:	mov	x0, #0x0                   	// #0
  402ed4:	bl	401af0 <dcgettext@plt>
  402ed8:	mov	x25, x0
  402edc:	mov	x1, x26
  402ee0:	mov	w0, #0x4                   	// #4
  402ee4:	bl	404ca0 <__fxstatat@plt+0x3100>
  402ee8:	mov	x2, x0
  402eec:	mov	x1, x25
  402ef0:	mov	w0, #0x1                   	// #1
  402ef4:	bl	4018e0 <__printf_chk@plt>
  402ef8:	b	402f64 <__fxstatat@plt+0x13c4>
  402efc:	mov	w25, #0x1                   	// #1
  402f00:	b	403220 <__fxstatat@plt+0x1680>
  402f04:	cmp	w25, #0x2
  402f08:	b.ne	40313c <__fxstatat@plt+0x159c>  // b.any
  402f0c:	cbz	x27, 403000 <__fxstatat@plt+0x1460>
  402f10:	mov	w2, #0x5                   	// #5
  402f14:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402f18:	add	x1, x1, #0x670
  402f1c:	mov	x0, #0x0                   	// #0
  402f20:	bl	401af0 <dcgettext@plt>
  402f24:	mov	x25, x0
  402f28:	mov	x1, x26
  402f2c:	mov	w0, #0x4                   	// #4
  402f30:	bl	404ca0 <__fxstatat@plt+0x3100>
  402f34:	ldr	x27, [sp, #128]
  402f38:	mov	x4, x27
  402f3c:	ldr	x26, [sp, #112]
  402f40:	mov	x3, x26
  402f44:	mov	x2, x0
  402f48:	mov	x1, x25
  402f4c:	mov	w0, #0x1                   	// #1
  402f50:	bl	4018e0 <__printf_chk@plt>
  402f54:	mov	x0, x26
  402f58:	bl	401a40 <free@plt>
  402f5c:	mov	x0, x27
  402f60:	bl	401a40 <free@plt>
  402f64:	ldr	x0, [sp, #104]
  402f68:	bl	401a40 <free@plt>
  402f6c:	mov	x0, x22
  402f70:	bl	401a40 <free@plt>
  402f74:	ldrb	w0, [x20, #4]
  402f78:	cbz	w0, 403140 <__fxstatat@plt+0x15a0>
  402f7c:	and	w24, w24, w21
  402f80:	mov	x0, x23
  402f84:	bl	407618 <__fxstatat@plt+0x5a78>
  402f88:	mov	x19, x0
  402f8c:	cbz	x0, 4027d4 <__fxstatat@plt+0xc34>
  402f90:	ldr	x26, [x0, #56]
  402f94:	ldrh	w0, [x0, #108]
  402f98:	cmp	w0, #0x6
  402f9c:	b.eq	4029d0 <__fxstatat@plt+0xe30>  // b.none
  402fa0:	cmp	w0, #0x6
  402fa4:	b.hi	40290c <__fxstatat@plt+0xd6c>  // b.pmore
  402fa8:	cmp	w0, #0x2
  402fac:	b.eq	402a60 <__fxstatat@plt+0xec0>  // b.none
  402fb0:	cmp	w0, #0x4
  402fb4:	b.ne	402844 <__fxstatat@plt+0xca4>  // b.any
  402fb8:	ldrb	w0, [x20, #17]
  402fbc:	cbnz	w0, 402a04 <__fxstatat@plt+0xe64>
  402fc0:	ldr	w21, [x19, #64]
  402fc4:	mov	w2, #0x5                   	// #5
  402fc8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402fcc:	add	x1, x1, #0x508
  402fd0:	mov	x0, #0x0                   	// #0
  402fd4:	bl	401af0 <dcgettext@plt>
  402fd8:	mov	x22, x0
  402fdc:	mov	x1, x26
  402fe0:	mov	w0, #0x4                   	// #4
  402fe4:	bl	404ca0 <__fxstatat@plt+0x3100>
  402fe8:	mov	x3, x0
  402fec:	mov	x2, x22
  402ff0:	mov	w1, w21
  402ff4:	mov	w0, #0x0                   	// #0
  402ff8:	bl	4017d0 <error@plt>
  402ffc:	b	402a04 <__fxstatat@plt+0xe64>
  403000:	cbz	x28, 403020 <__fxstatat@plt+0x1480>
  403004:	mov	w2, #0x5                   	// #5
  403008:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40300c:	add	x1, x1, #0x698
  403010:	mov	x0, #0x0                   	// #0
  403014:	bl	401af0 <dcgettext@plt>
  403018:	mov	x25, x0
  40301c:	b	402f28 <__fxstatat@plt+0x1388>
  403020:	mov	w2, #0x5                   	// #5
  403024:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403028:	add	x1, x1, #0x6c0
  40302c:	mov	x0, #0x0                   	// #0
  403030:	bl	401af0 <dcgettext@plt>
  403034:	mov	x25, x0
  403038:	b	402f28 <__fxstatat@plt+0x1388>
  40303c:	ldr	x0, [sp, #112]
  403040:	cbz	x0, 40309c <__fxstatat@plt+0x14fc>
  403044:	cbz	x27, 403064 <__fxstatat@plt+0x14c4>
  403048:	mov	w2, #0x5                   	// #5
  40304c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403050:	add	x1, x1, #0x6e0
  403054:	mov	x0, #0x0                   	// #0
  403058:	bl	401af0 <dcgettext@plt>
  40305c:	mov	x25, x0
  403060:	b	402f28 <__fxstatat@plt+0x1388>
  403064:	cbz	x28, 403084 <__fxstatat@plt+0x14e4>
  403068:	mov	w2, #0x5                   	// #5
  40306c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403070:	add	x1, x1, #0x710
  403074:	mov	x0, #0x0                   	// #0
  403078:	bl	401af0 <dcgettext@plt>
  40307c:	mov	x25, x0
  403080:	b	402f28 <__fxstatat@plt+0x1388>
  403084:	mov	w2, #0x5                   	// #5
  403088:	ldr	x1, [sp, #152]
  40308c:	mov	x0, #0x0                   	// #0
  403090:	bl	401af0 <dcgettext@plt>
  403094:	mov	x25, x0
  403098:	b	402f28 <__fxstatat@plt+0x1388>
  40309c:	cbz	x27, 4030cc <__fxstatat@plt+0x152c>
  4030a0:	mov	w2, #0x5                   	// #5
  4030a4:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4030a8:	add	x1, x1, #0x768
  4030ac:	mov	x0, #0x0                   	// #0
  4030b0:	bl	401af0 <dcgettext@plt>
  4030b4:	mov	x25, x0
  4030b8:	ldr	x0, [sp, #112]
  4030bc:	ldr	x1, [sp, #128]
  4030c0:	str	x1, [sp, #112]
  4030c4:	str	x0, [sp, #128]
  4030c8:	b	402f28 <__fxstatat@plt+0x1388>
  4030cc:	cbz	x28, 4030e8 <__fxstatat@plt+0x1548>
  4030d0:	mov	w2, #0x5                   	// #5
  4030d4:	ldr	x1, [sp, #160]
  4030d8:	mov	x0, #0x0                   	// #0
  4030dc:	bl	401af0 <dcgettext@plt>
  4030e0:	mov	x25, x0
  4030e4:	b	4030b8 <__fxstatat@plt+0x1518>
  4030e8:	mov	w2, #0x5                   	// #5
  4030ec:	ldr	x1, [sp, #152]
  4030f0:	mov	x0, #0x0                   	// #0
  4030f4:	bl	401af0 <dcgettext@plt>
  4030f8:	mov	x25, x0
  4030fc:	b	4030b8 <__fxstatat@plt+0x1518>
  403100:	cbz	x28, 403120 <__fxstatat@plt+0x1580>
  403104:	mov	w2, #0x5                   	// #5
  403108:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40310c:	add	x1, x1, #0x7d8
  403110:	mov	x0, #0x0                   	// #0
  403114:	bl	401af0 <dcgettext@plt>
  403118:	mov	x25, x0
  40311c:	b	402f28 <__fxstatat@plt+0x1388>
  403120:	mov	w2, #0x5                   	// #5
  403124:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403128:	add	x1, x1, #0x7f8
  40312c:	mov	x0, #0x0                   	// #0
  403130:	bl	401af0 <dcgettext@plt>
  403134:	mov	x25, x0
  403138:	b	402f28 <__fxstatat@plt+0x1388>
  40313c:	bl	4019a0 <abort@plt>
  403140:	mov	w2, #0x4                   	// #4
  403144:	mov	x1, x19
  403148:	mov	x0, x23
  40314c:	bl	407cd4 <__fxstatat@plt+0x6134>
  403150:	b	402f7c <__fxstatat@plt+0x13dc>
  403154:	ldr	w19, [x19]
  403158:	mov	w2, #0x5                   	// #5
  40315c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403160:	add	x1, x1, #0x818
  403164:	mov	x0, #0x0                   	// #0
  403168:	bl	401af0 <dcgettext@plt>
  40316c:	mov	x2, x0
  403170:	mov	w1, w19
  403174:	mov	w0, #0x0                   	// #0
  403178:	bl	4017d0 <error@plt>
  40317c:	mov	w24, #0x0                   	// #0
  403180:	b	4027fc <__fxstatat@plt+0xc5c>
  403184:	mov	w21, w25
  403188:	b	402a0c <__fxstatat@plt+0xe6c>
  40318c:	mov	w21, #0x0                   	// #0
  403190:	b	402a0c <__fxstatat@plt+0xe6c>
  403194:	mov	w1, w21
  403198:	b	402d74 <__fxstatat@plt+0x11d4>
  40319c:	mov	w21, w1
  4031a0:	b	402f74 <__fxstatat@plt+0x13d4>
  4031a4:	add	x22, x19, #0x78
  4031a8:	ldr	w0, [x19, #136]
  4031ac:	and	w0, w0, #0xf000
  4031b0:	cmp	w0, #0xa, lsl #12
  4031b4:	b.ne	402a90 <__fxstatat@plt+0xef0>  // b.any
  4031b8:	mov	w4, #0x0                   	// #0
  4031bc:	add	x3, sp, #0xb0
  4031c0:	mov	x2, x28
  4031c4:	ldr	w1, [x23, #44]
  4031c8:	mov	w0, #0x0                   	// #0
  4031cc:	bl	401ba0 <__fxstatat@plt>
  4031d0:	cbz	w0, 402c28 <__fxstatat@plt+0x1088>
  4031d4:	ldrb	w0, [x20, #17]
  4031d8:	cbz	w0, 402be4 <__fxstatat@plt+0x1044>
  4031dc:	mov	w21, #0x0                   	// #0
  4031e0:	add	x22, sp, #0xb0
  4031e4:	mov	w25, #0x0                   	// #0
  4031e8:	b	4032b0 <__fxstatat@plt+0x1710>
  4031ec:	mov	w21, w27
  4031f0:	mov	w25, #0x4                   	// #4
  4031f4:	b	402a28 <__fxstatat@plt+0xe88>
  4031f8:	ldr	w0, [x20]
  4031fc:	cmp	w0, #0x2
  403200:	b.eq	4032a4 <__fxstatat@plt+0x1704>  // b.none
  403204:	ldr	w2, [sp, #136]
  403208:	cmn	w2, #0x1
  40320c:	b.eq	402e8c <__fxstatat@plt+0x12ec>  // b.none
  403210:	ldr	w1, [x22, #24]
  403214:	mov	w25, #0x2                   	// #2
  403218:	cmp	w2, w1
  40321c:	b.eq	402e8c <__fxstatat@plt+0x12ec>  // b.none
  403220:	ldr	w0, [x22, #24]
  403224:	bl	402708 <__fxstatat@plt+0xb68>
  403228:	str	x0, [sp, #104]
  40322c:	ldr	w0, [x22, #28]
  403230:	bl	4026cc <__fxstatat@plt+0xb2c>
  403234:	mov	x22, x0
  403238:	cmp	w25, #0x1
  40323c:	b.eq	402ec4 <__fxstatat@plt+0x1324>  // b.none
  403240:	ldr	x27, [x20, #24]
  403244:	ldr	x28, [x20, #32]
  403248:	mov	x1, x28
  40324c:	mov	x0, x27
  403250:	bl	4025e8 <__fxstatat@plt+0xa48>
  403254:	str	x0, [sp, #128]
  403258:	cmp	x27, #0x0
  40325c:	ldr	x0, [sp, #104]
  403260:	csel	x0, x0, x27, ne  // ne = any
  403264:	cmp	x28, #0x0
  403268:	csel	x1, x22, x28, ne  // ne = any
  40326c:	bl	4025e8 <__fxstatat@plt+0xa48>
  403270:	str	x0, [sp, #112]
  403274:	cmp	w25, #0x3
  403278:	b.eq	40303c <__fxstatat@plt+0x149c>  // b.none
  40327c:	cmp	w25, #0x4
  403280:	b.ne	402f04 <__fxstatat@plt+0x1364>  // b.any
  403284:	cbz	x27, 403100 <__fxstatat@plt+0x1560>
  403288:	mov	w2, #0x5                   	// #5
  40328c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403290:	add	x1, x1, #0x7b8
  403294:	mov	x0, #0x0                   	// #0
  403298:	bl	401af0 <dcgettext@plt>
  40329c:	mov	x25, x0
  4032a0:	b	402f28 <__fxstatat@plt+0x1388>
  4032a4:	mov	w21, w25
  4032a8:	b	402f74 <__fxstatat@plt+0x13d4>
  4032ac:	mov	w25, #0x1                   	// #1
  4032b0:	cbz	w21, 403184 <__fxstatat@plt+0x15e4>
  4032b4:	ldrb	w27, [x20, #16]
  4032b8:	cbnz	w27, 402cac <__fxstatat@plt+0x110c>
  4032bc:	mov	w4, #0x100                 	// #256
  4032c0:	ldr	w3, [sp, #144]
  4032c4:	ldr	w2, [sp, #136]
  4032c8:	mov	x1, x28
  4032cc:	ldr	w0, [x23, #44]
  4032d0:	bl	401a60 <fchownat@plt>
  4032d4:	cmp	w0, #0x0
  4032d8:	cset	w25, eq  // eq = none
  4032dc:	cbz	w0, 4032f0 <__fxstatat@plt+0x1750>
  4032e0:	bl	401b50 <__errno_location@plt>
  4032e4:	ldr	w0, [x0]
  4032e8:	cmp	w0, #0x5f
  4032ec:	b.eq	403194 <__fxstatat@plt+0x15f4>  // b.none
  4032f0:	cbnz	w25, 4031f8 <__fxstatat@plt+0x1658>
  4032f4:	ldrb	w21, [x20, #17]
  4032f8:	cbnz	w21, 40318c <__fxstatat@plt+0x15ec>
  4032fc:	bl	401b50 <__errno_location@plt>
  403300:	ldr	w25, [x0]
  403304:	ldr	w0, [sp, #136]
  403308:	cmn	w0, #0x1
  40330c:	b.eq	402e70 <__fxstatat@plt+0x12d0>  // b.none
  403310:	mov	w2, #0x5                   	// #5
  403314:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403318:	add	x1, x1, #0x600
  40331c:	mov	x0, #0x0                   	// #0
  403320:	bl	401af0 <dcgettext@plt>
  403324:	mov	x27, x0
  403328:	mov	x1, x26
  40332c:	mov	w0, #0x4                   	// #4
  403330:	bl	404ca0 <__fxstatat@plt+0x3100>
  403334:	mov	x3, x0
  403338:	mov	x2, x27
  40333c:	mov	w1, w25
  403340:	mov	w0, #0x0                   	// #0
  403344:	bl	4017d0 <error@plt>
  403348:	b	402a0c <__fxstatat@plt+0xe6c>
  40334c:	adrp	x1, 41d000 <__fxstatat@plt+0x1b460>
  403350:	str	x0, [x1, #752]
  403354:	ret
  403358:	adrp	x1, 41d000 <__fxstatat@plt+0x1b460>
  40335c:	strb	w0, [x1, #760]
  403360:	ret
  403364:	stp	x29, x30, [sp, #-48]!
  403368:	mov	x29, sp
  40336c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  403370:	ldr	x0, [x0, #704]
  403374:	bl	407f28 <__fxstatat@plt+0x6388>
  403378:	cbz	w0, 403398 <__fxstatat@plt+0x17f8>
  40337c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  403380:	ldrb	w0, [x0, #760]
  403384:	cbz	w0, 4033b0 <__fxstatat@plt+0x1810>
  403388:	bl	401b50 <__errno_location@plt>
  40338c:	ldr	w0, [x0]
  403390:	cmp	w0, #0x20
  403394:	b.ne	4033b0 <__fxstatat@plt+0x1810>  // b.any
  403398:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  40339c:	ldr	x0, [x0, #680]
  4033a0:	bl	407f28 <__fxstatat@plt+0x6388>
  4033a4:	cbnz	w0, 403434 <__fxstatat@plt+0x1894>
  4033a8:	ldp	x29, x30, [sp], #48
  4033ac:	ret
  4033b0:	stp	x19, x20, [sp, #16]
  4033b4:	str	x21, [sp, #32]
  4033b8:	mov	w2, #0x5                   	// #5
  4033bc:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4033c0:	add	x1, x1, #0x838
  4033c4:	mov	x0, #0x0                   	// #0
  4033c8:	bl	401af0 <dcgettext@plt>
  4033cc:	mov	x19, x0
  4033d0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  4033d4:	ldr	x20, [x0, #752]
  4033d8:	cbz	x20, 403414 <__fxstatat@plt+0x1874>
  4033dc:	bl	401b50 <__errno_location@plt>
  4033e0:	ldr	w21, [x0]
  4033e4:	mov	x0, x20
  4033e8:	bl	404d70 <__fxstatat@plt+0x31d0>
  4033ec:	mov	x4, x19
  4033f0:	mov	x3, x0
  4033f4:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  4033f8:	add	x2, x2, #0x848
  4033fc:	mov	w1, w21
  403400:	mov	w0, #0x0                   	// #0
  403404:	bl	4017d0 <error@plt>
  403408:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  40340c:	ldr	w0, [x0, #576]
  403410:	bl	401790 <_exit@plt>
  403414:	bl	401b50 <__errno_location@plt>
  403418:	mov	x3, x19
  40341c:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  403420:	add	x2, x2, #0x500
  403424:	ldr	w1, [x0]
  403428:	mov	w0, #0x0                   	// #0
  40342c:	bl	4017d0 <error@plt>
  403430:	b	403408 <__fxstatat@plt+0x1868>
  403434:	stp	x19, x20, [sp, #16]
  403438:	str	x21, [sp, #32]
  40343c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  403440:	ldr	w0, [x0, #576]
  403444:	bl	401790 <_exit@plt>
  403448:	mov	x3, x0
  40344c:	add	x0, x1, #0x14
  403450:	strb	wzr, [x1, #20]
  403454:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  403458:	movk	x4, #0xcccd
  40345c:	umulh	x1, x3, x4
  403460:	lsr	x1, x1, #3
  403464:	add	x2, x1, x1, lsl #2
  403468:	sub	x2, x3, x2, lsl #1
  40346c:	add	w2, w2, #0x30
  403470:	strb	w2, [x0, #-1]!
  403474:	mov	x2, x3
  403478:	mov	x3, x1
  40347c:	cmp	x2, #0x9
  403480:	b.hi	40345c <__fxstatat@plt+0x18bc>  // b.pmore
  403484:	ret
  403488:	stp	x29, x30, [sp, #-48]!
  40348c:	mov	x29, sp
  403490:	cbz	x0, 403508 <__fxstatat@plt+0x1968>
  403494:	stp	x19, x20, [sp, #16]
  403498:	mov	x19, x0
  40349c:	mov	w1, #0x2f                  	// #47
  4034a0:	bl	401970 <strrchr@plt>
  4034a4:	mov	x20, x0
  4034a8:	cbz	x0, 40353c <__fxstatat@plt+0x199c>
  4034ac:	str	x21, [sp, #32]
  4034b0:	add	x21, x0, #0x1
  4034b4:	sub	x0, x21, x19
  4034b8:	cmp	x0, #0x6
  4034bc:	b.le	403530 <__fxstatat@plt+0x1990>
  4034c0:	mov	x2, #0x7                   	// #7
  4034c4:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4034c8:	add	x1, x1, #0x888
  4034cc:	sub	x0, x20, #0x6
  4034d0:	bl	4018b0 <strncmp@plt>
  4034d4:	cbnz	w0, 403538 <__fxstatat@plt+0x1998>
  4034d8:	mov	x2, #0x3                   	// #3
  4034dc:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4034e0:	add	x1, x1, #0x890
  4034e4:	mov	x0, x21
  4034e8:	bl	4018b0 <strncmp@plt>
  4034ec:	mov	x19, x21
  4034f0:	cbnz	w0, 403558 <__fxstatat@plt+0x19b8>
  4034f4:	add	x19, x20, #0x4
  4034f8:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  4034fc:	str	x19, [x0, #712]
  403500:	ldr	x21, [sp, #32]
  403504:	b	40353c <__fxstatat@plt+0x199c>
  403508:	stp	x19, x20, [sp, #16]
  40350c:	str	x21, [sp, #32]
  403510:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  403514:	ldr	x3, [x0, #680]
  403518:	mov	x2, #0x37                  	// #55
  40351c:	mov	x1, #0x1                   	// #1
  403520:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  403524:	add	x0, x0, #0x850
  403528:	bl	401a80 <fwrite@plt>
  40352c:	bl	4019a0 <abort@plt>
  403530:	ldr	x21, [sp, #32]
  403534:	b	40353c <__fxstatat@plt+0x199c>
  403538:	ldr	x21, [sp, #32]
  40353c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  403540:	str	x19, [x0, #768]
  403544:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  403548:	str	x19, [x0, #672]
  40354c:	ldp	x19, x20, [sp, #16]
  403550:	ldp	x29, x30, [sp], #48
  403554:	ret
  403558:	ldr	x21, [sp, #32]
  40355c:	b	40353c <__fxstatat@plt+0x199c>
  403560:	stp	xzr, xzr, [x8]
  403564:	stp	xzr, xzr, [x8, #16]
  403568:	stp	xzr, xzr, [x8, #32]
  40356c:	str	xzr, [x8, #48]
  403570:	cmp	w0, #0xa
  403574:	b.eq	403580 <__fxstatat@plt+0x19e0>  // b.none
  403578:	str	w0, [x8]
  40357c:	ret
  403580:	stp	x29, x30, [sp, #-16]!
  403584:	mov	x29, sp
  403588:	bl	4019a0 <abort@plt>
  40358c:	stp	x29, x30, [sp, #-48]!
  403590:	mov	x29, sp
  403594:	stp	x19, x20, [sp, #16]
  403598:	str	x21, [sp, #32]
  40359c:	mov	x20, x0
  4035a0:	mov	w21, w1
  4035a4:	mov	w2, #0x5                   	// #5
  4035a8:	mov	x1, x0
  4035ac:	mov	x0, #0x0                   	// #0
  4035b0:	bl	401af0 <dcgettext@plt>
  4035b4:	mov	x19, x0
  4035b8:	cmp	x20, x0
  4035bc:	b.eq	4035d4 <__fxstatat@plt+0x1a34>  // b.none
  4035c0:	mov	x0, x19
  4035c4:	ldp	x19, x20, [sp, #16]
  4035c8:	ldr	x21, [sp, #32]
  4035cc:	ldp	x29, x30, [sp], #48
  4035d0:	ret
  4035d4:	bl	4090fc <__fxstatat@plt+0x755c>
  4035d8:	ldrb	w1, [x0]
  4035dc:	and	w1, w1, #0xffffffdf
  4035e0:	cmp	w1, #0x55
  4035e4:	b.ne	403664 <__fxstatat@plt+0x1ac4>  // b.any
  4035e8:	ldrb	w1, [x0, #1]
  4035ec:	and	w1, w1, #0xffffffdf
  4035f0:	cmp	w1, #0x54
  4035f4:	b.ne	403628 <__fxstatat@plt+0x1a88>  // b.any
  4035f8:	ldrb	w1, [x0, #2]
  4035fc:	and	w1, w1, #0xffffffdf
  403600:	cmp	w1, #0x46
  403604:	b.ne	403628 <__fxstatat@plt+0x1a88>  // b.any
  403608:	ldrb	w1, [x0, #3]
  40360c:	cmp	w1, #0x2d
  403610:	b.ne	403628 <__fxstatat@plt+0x1a88>  // b.any
  403614:	ldrb	w1, [x0, #4]
  403618:	cmp	w1, #0x38
  40361c:	b.ne	403628 <__fxstatat@plt+0x1a88>  // b.any
  403620:	ldrb	w0, [x0, #5]
  403624:	cbz	w0, 403644 <__fxstatat@plt+0x1aa4>
  403628:	adrp	x19, 40a000 <__fxstatat@plt+0x8460>
  40362c:	add	x0, x19, #0x8c0
  403630:	adrp	x19, 40a000 <__fxstatat@plt+0x8460>
  403634:	add	x19, x19, #0x898
  403638:	cmp	w21, #0x9
  40363c:	csel	x19, x19, x0, eq  // eq = none
  403640:	b	4035c0 <__fxstatat@plt+0x1a20>
  403644:	ldrb	w1, [x19]
  403648:	adrp	x19, 40a000 <__fxstatat@plt+0x8460>
  40364c:	add	x0, x19, #0x8a0
  403650:	adrp	x19, 40a000 <__fxstatat@plt+0x8460>
  403654:	add	x19, x19, #0x8b8
  403658:	cmp	w1, #0x60
  40365c:	csel	x19, x19, x0, eq  // eq = none
  403660:	b	4035c0 <__fxstatat@plt+0x1a20>
  403664:	cmp	w1, #0x47
  403668:	b.ne	403628 <__fxstatat@plt+0x1a88>  // b.any
  40366c:	ldrb	w1, [x0, #1]
  403670:	and	w1, w1, #0xffffffdf
  403674:	cmp	w1, #0x42
  403678:	b.ne	403628 <__fxstatat@plt+0x1a88>  // b.any
  40367c:	ldrb	w1, [x0, #2]
  403680:	cmp	w1, #0x31
  403684:	b.ne	403628 <__fxstatat@plt+0x1a88>  // b.any
  403688:	ldrb	w1, [x0, #3]
  40368c:	cmp	w1, #0x38
  403690:	b.ne	403628 <__fxstatat@plt+0x1a88>  // b.any
  403694:	ldrb	w1, [x0, #4]
  403698:	cmp	w1, #0x30
  40369c:	b.ne	403628 <__fxstatat@plt+0x1a88>  // b.any
  4036a0:	ldrb	w1, [x0, #5]
  4036a4:	cmp	w1, #0x33
  4036a8:	b.ne	403628 <__fxstatat@plt+0x1a88>  // b.any
  4036ac:	ldrb	w1, [x0, #6]
  4036b0:	cmp	w1, #0x30
  4036b4:	b.ne	403628 <__fxstatat@plt+0x1a88>  // b.any
  4036b8:	ldrb	w0, [x0, #7]
  4036bc:	cbnz	w0, 403628 <__fxstatat@plt+0x1a88>
  4036c0:	ldrb	w1, [x19]
  4036c4:	adrp	x19, 40a000 <__fxstatat@plt+0x8460>
  4036c8:	add	x0, x19, #0x8a8
  4036cc:	adrp	x19, 40a000 <__fxstatat@plt+0x8460>
  4036d0:	add	x19, x19, #0x8b0
  4036d4:	cmp	w1, #0x60
  4036d8:	csel	x19, x19, x0, eq  // eq = none
  4036dc:	b	4035c0 <__fxstatat@plt+0x1a20>
  4036e0:	sub	sp, sp, #0xf0
  4036e4:	stp	x29, x30, [sp, #16]
  4036e8:	add	x29, sp, #0x10
  4036ec:	stp	x19, x20, [sp, #32]
  4036f0:	stp	x21, x22, [sp, #48]
  4036f4:	stp	x23, x24, [sp, #64]
  4036f8:	stp	x25, x26, [sp, #80]
  4036fc:	stp	x27, x28, [sp, #96]
  403700:	mov	x28, x0
  403704:	mov	x26, x1
  403708:	str	x2, [sp, #136]
  40370c:	mov	x24, x3
  403710:	mov	w25, w4
  403714:	mov	w19, w5
  403718:	str	w5, [sp, #184]
  40371c:	str	x6, [sp, #152]
  403720:	str	x7, [sp, #200]
  403724:	bl	401a50 <__ctype_get_mb_cur_max@plt>
  403728:	str	x0, [sp, #168]
  40372c:	mov	x0, x19
  403730:	ubfx	x0, x0, #1, #1
  403734:	str	x0, [sp, #112]
  403738:	mov	w0, #0x1                   	// #1
  40373c:	str	w0, [sp, #128]
  403740:	str	wzr, [sp, #180]
  403744:	str	wzr, [sp, #124]
  403748:	str	wzr, [sp, #132]
  40374c:	str	xzr, [sp, #144]
  403750:	str	xzr, [sp, #160]
  403754:	str	xzr, [sp, #192]
  403758:	mov	w23, w25
  40375c:	mov	x25, x24
  403760:	cmp	w23, #0x4
  403764:	b.eq	4038d4 <__fxstatat@plt+0x1d34>  // b.none
  403768:	b.ls	4037b8 <__fxstatat@plt+0x1c18>  // b.plast
  40376c:	cmp	w23, #0x7
  403770:	b.eq	403944 <__fxstatat@plt+0x1da4>  // b.none
  403774:	b.ls	403804 <__fxstatat@plt+0x1c64>  // b.plast
  403778:	sub	w0, w23, #0x8
  40377c:	cmp	w0, #0x2
  403780:	b.hi	403934 <__fxstatat@plt+0x1d94>  // b.pmore
  403784:	cmp	w23, #0xa
  403788:	b.ne	403878 <__fxstatat@plt+0x1cd8>  // b.any
  40378c:	mov	x27, #0x0                   	// #0
  403790:	ldr	w0, [sp, #112]
  403794:	cbz	w0, 4038a4 <__fxstatat@plt+0x1d04>
  403798:	ldr	x0, [sp, #240]
  40379c:	bl	4017b0 <strlen@plt>
  4037a0:	str	x0, [sp, #144]
  4037a4:	ldr	x0, [sp, #240]
  4037a8:	str	x0, [sp, #160]
  4037ac:	mov	w0, #0x1                   	// #1
  4037b0:	str	w0, [sp, #132]
  4037b4:	b	40383c <__fxstatat@plt+0x1c9c>
  4037b8:	cmp	w23, #0x2
  4037bc:	b.eq	403910 <__fxstatat@plt+0x1d70>  // b.none
  4037c0:	b.ls	4037d0 <__fxstatat@plt+0x1c30>  // b.plast
  4037c4:	mov	w0, #0x1                   	// #1
  4037c8:	str	w0, [sp, #132]
  4037cc:	b	4037dc <__fxstatat@plt+0x1c3c>
  4037d0:	cbz	w23, 403938 <__fxstatat@plt+0x1d98>
  4037d4:	cmp	w23, #0x1
  4037d8:	b.ne	403934 <__fxstatat@plt+0x1d94>  // b.any
  4037dc:	mov	w0, #0x1                   	// #1
  4037e0:	str	w0, [sp, #112]
  4037e4:	mov	x0, #0x1                   	// #1
  4037e8:	str	x0, [sp, #144]
  4037ec:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  4037f0:	add	x0, x0, #0x8c0
  4037f4:	str	x0, [sp, #160]
  4037f8:	mov	x27, #0x0                   	// #0
  4037fc:	mov	w23, #0x2                   	// #2
  403800:	b	40383c <__fxstatat@plt+0x1c9c>
  403804:	cmp	w23, #0x5
  403808:	b.eq	403844 <__fxstatat@plt+0x1ca4>  // b.none
  40380c:	cmp	w23, #0x6
  403810:	b.ne	403934 <__fxstatat@plt+0x1d94>  // b.any
  403814:	mov	w0, #0x1                   	// #1
  403818:	str	w0, [sp, #112]
  40381c:	str	w0, [sp, #132]
  403820:	mov	x0, #0x1                   	// #1
  403824:	str	x0, [sp, #144]
  403828:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  40382c:	add	x0, x0, #0x898
  403830:	str	x0, [sp, #160]
  403834:	mov	x27, #0x0                   	// #0
  403838:	mov	w23, #0x5                   	// #5
  40383c:	mov	x24, #0x0                   	// #0
  403840:	b	404330 <__fxstatat@plt+0x2790>
  403844:	ldr	w0, [sp, #112]
  403848:	cbnz	w0, 403958 <__fxstatat@plt+0x1db8>
  40384c:	cbz	x26, 40397c <__fxstatat@plt+0x1ddc>
  403850:	mov	w0, #0x22                  	// #34
  403854:	strb	w0, [x28]
  403858:	mov	w0, #0x1                   	// #1
  40385c:	str	w0, [sp, #132]
  403860:	mov	x27, #0x1                   	// #1
  403864:	str	x27, [sp, #144]
  403868:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  40386c:	add	x0, x0, #0x898
  403870:	str	x0, [sp, #160]
  403874:	b	40383c <__fxstatat@plt+0x1c9c>
  403878:	mov	w1, w23
  40387c:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  403880:	add	x0, x0, #0x8c8
  403884:	bl	40358c <__fxstatat@plt+0x19ec>
  403888:	str	x0, [sp, #200]
  40388c:	mov	w1, w23
  403890:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  403894:	add	x0, x0, #0x8c0
  403898:	bl	40358c <__fxstatat@plt+0x19ec>
  40389c:	str	x0, [sp, #240]
  4038a0:	b	40378c <__fxstatat@plt+0x1bec>
  4038a4:	ldr	x1, [sp, #200]
  4038a8:	ldrb	w0, [x1]
  4038ac:	cbnz	w0, 4038c4 <__fxstatat@plt+0x1d24>
  4038b0:	mov	x27, #0x0                   	// #0
  4038b4:	b	403798 <__fxstatat@plt+0x1bf8>
  4038b8:	add	x27, x27, #0x1
  4038bc:	ldrb	w0, [x1, x27]
  4038c0:	cbz	w0, 403798 <__fxstatat@plt+0x1bf8>
  4038c4:	cmp	x26, x27
  4038c8:	b.ls	4038b8 <__fxstatat@plt+0x1d18>  // b.plast
  4038cc:	strb	w0, [x28, x27]
  4038d0:	b	4038b8 <__fxstatat@plt+0x1d18>
  4038d4:	ldr	w0, [sp, #112]
  4038d8:	cbnz	w0, 4037dc <__fxstatat@plt+0x1c3c>
  4038dc:	mov	w0, #0x1                   	// #1
  4038e0:	str	w0, [sp, #132]
  4038e4:	cbz	x26, 40399c <__fxstatat@plt+0x1dfc>
  4038e8:	mov	w0, #0x27                  	// #39
  4038ec:	strb	w0, [x28]
  4038f0:	str	wzr, [sp, #112]
  4038f4:	mov	x27, #0x1                   	// #1
  4038f8:	str	x27, [sp, #144]
  4038fc:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  403900:	add	x0, x0, #0x8c0
  403904:	str	x0, [sp, #160]
  403908:	mov	w23, #0x2                   	// #2
  40390c:	b	40383c <__fxstatat@plt+0x1c9c>
  403910:	ldr	w0, [sp, #112]
  403914:	cbz	w0, 4038e4 <__fxstatat@plt+0x1d44>
  403918:	mov	x0, #0x1                   	// #1
  40391c:	str	x0, [sp, #144]
  403920:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  403924:	add	x0, x0, #0x8c0
  403928:	str	x0, [sp, #160]
  40392c:	mov	x27, #0x0                   	// #0
  403930:	b	40383c <__fxstatat@plt+0x1c9c>
  403934:	bl	4019a0 <abort@plt>
  403938:	str	wzr, [sp, #112]
  40393c:	mov	x27, #0x0                   	// #0
  403940:	b	40383c <__fxstatat@plt+0x1c9c>
  403944:	str	wzr, [sp, #112]
  403948:	mov	w0, #0x1                   	// #1
  40394c:	str	w0, [sp, #132]
  403950:	mov	x27, #0x0                   	// #0
  403954:	b	40383c <__fxstatat@plt+0x1c9c>
  403958:	ldr	w0, [sp, #112]
  40395c:	str	w0, [sp, #132]
  403960:	mov	x0, #0x1                   	// #1
  403964:	str	x0, [sp, #144]
  403968:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  40396c:	add	x0, x0, #0x898
  403970:	str	x0, [sp, #160]
  403974:	mov	x27, #0x0                   	// #0
  403978:	b	40383c <__fxstatat@plt+0x1c9c>
  40397c:	mov	w0, #0x1                   	// #1
  403980:	str	w0, [sp, #132]
  403984:	mov	x27, #0x1                   	// #1
  403988:	str	x27, [sp, #144]
  40398c:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  403990:	add	x0, x0, #0x898
  403994:	str	x0, [sp, #160]
  403998:	b	40383c <__fxstatat@plt+0x1c9c>
  40399c:	str	wzr, [sp, #112]
  4039a0:	mov	x27, #0x1                   	// #1
  4039a4:	str	x27, [sp, #144]
  4039a8:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  4039ac:	add	x0, x0, #0x8c0
  4039b0:	str	x0, [sp, #160]
  4039b4:	mov	w23, #0x2                   	// #2
  4039b8:	b	40383c <__fxstatat@plt+0x1c9c>
  4039bc:	ldr	x0, [sp, #144]
  4039c0:	add	x20, x24, x0
  4039c4:	cmp	x0, #0x1
  4039c8:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  4039cc:	b.ne	4039dc <__fxstatat@plt+0x1e3c>  // b.any
  4039d0:	ldr	x0, [sp, #136]
  4039d4:	bl	4017b0 <strlen@plt>
  4039d8:	mov	x25, x0
  4039dc:	cmp	x20, x25
  4039e0:	b.hi	40460c <__fxstatat@plt+0x2a6c>  // b.pmore
  4039e4:	ldr	x0, [sp, #136]
  4039e8:	add	x20, x0, x24
  4039ec:	ldr	x2, [sp, #144]
  4039f0:	ldr	x1, [sp, #160]
  4039f4:	mov	x0, x20
  4039f8:	bl	4019c0 <memcmp@plt>
  4039fc:	cbnz	w0, 40460c <__fxstatat@plt+0x2a6c>
  403a00:	ldr	w0, [sp, #112]
  403a04:	cbnz	w0, 403a2c <__fxstatat@plt+0x1e8c>
  403a08:	ldrb	w20, [x20]
  403a0c:	cmp	w20, #0x7e
  403a10:	b.hi	403ef8 <__fxstatat@plt+0x2358>  // b.pmore
  403a14:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  403a18:	add	x0, x0, #0x938
  403a1c:	ldrh	w0, [x0, w20, uxtw #1]
  403a20:	adr	x1, 403a2c <__fxstatat@plt+0x1e8c>
  403a24:	add	x0, x1, w0, sxth #2
  403a28:	br	x0
  403a2c:	mov	x24, x25
  403a30:	mov	w25, w23
  403a34:	b	404594 <__fxstatat@plt+0x29f4>
  403a38:	ldr	w0, [sp, #132]
  403a3c:	cbnz	w0, 403a58 <__fxstatat@plt+0x1eb8>
  403a40:	ldr	x0, [sp, #184]
  403a44:	tbnz	w0, #0, 40432c <__fxstatat@plt+0x278c>
  403a48:	ldr	w0, [sp, #132]
  403a4c:	mov	w22, w0
  403a50:	mov	w19, w0
  403a54:	b	40426c <__fxstatat@plt+0x26cc>
  403a58:	ldr	w0, [sp, #112]
  403a5c:	cbnz	w0, 404548 <__fxstatat@plt+0x29a8>
  403a60:	mov	w22, w0
  403a64:	cmp	w23, #0x2
  403a68:	cset	w1, eq  // eq = none
  403a6c:	ldr	w0, [sp, #124]
  403a70:	eor	w0, w0, #0x1
  403a74:	ands	w0, w1, w0
  403a78:	b.eq	403adc <__fxstatat@plt+0x1f3c>  // b.none
  403a7c:	cmp	x26, x27
  403a80:	b.ls	403a8c <__fxstatat@plt+0x1eec>  // b.plast
  403a84:	mov	w1, #0x27                  	// #39
  403a88:	strb	w1, [x28, x27]
  403a8c:	add	x1, x27, #0x1
  403a90:	cmp	x26, x1
  403a94:	b.ls	403aa0 <__fxstatat@plt+0x1f00>  // b.plast
  403a98:	mov	w2, #0x24                  	// #36
  403a9c:	strb	w2, [x28, x1]
  403aa0:	add	x1, x27, #0x2
  403aa4:	cmp	x26, x1
  403aa8:	b.ls	403ab4 <__fxstatat@plt+0x1f14>  // b.plast
  403aac:	mov	w2, #0x27                  	// #39
  403ab0:	strb	w2, [x28, x1]
  403ab4:	add	x1, x27, #0x3
  403ab8:	cmp	x26, x1
  403abc:	b.ls	4045f8 <__fxstatat@plt+0x2a58>  // b.plast
  403ac0:	mov	w2, #0x5c                  	// #92
  403ac4:	strb	w2, [x28, x1]
  403ac8:	add	x27, x27, #0x4
  403acc:	str	w0, [sp, #124]
  403ad0:	mov	w19, #0x0                   	// #0
  403ad4:	mov	w20, #0x30                  	// #48
  403ad8:	b	404294 <__fxstatat@plt+0x26f4>
  403adc:	cmp	x26, x27
  403ae0:	b.hi	403b00 <__fxstatat@plt+0x1f60>  // b.pmore
  403ae4:	add	x2, x27, #0x1
  403ae8:	cbnz	w21, 403b10 <__fxstatat@plt+0x1f70>
  403aec:	mov	w0, w19
  403af0:	mov	w19, w21
  403af4:	mov	x27, x2
  403af8:	mov	w20, #0x30                  	// #48
  403afc:	b	40426c <__fxstatat@plt+0x26cc>
  403b00:	mov	w1, #0x5c                  	// #92
  403b04:	strb	w1, [x28, x27]
  403b08:	add	x2, x27, #0x1
  403b0c:	cbz	w21, 403b4c <__fxstatat@plt+0x1fac>
  403b10:	add	x1, x24, #0x1
  403b14:	cmp	x1, x25
  403b18:	b.cs	403b34 <__fxstatat@plt+0x1f94>  // b.hs, b.nlast
  403b1c:	ldr	x3, [sp, #136]
  403b20:	ldrb	w1, [x3, x1]
  403b24:	sub	w1, w1, #0x30
  403b28:	and	w1, w1, #0xff
  403b2c:	cmp	w1, #0x9
  403b30:	b.ls	403b60 <__fxstatat@plt+0x1fc0>  // b.plast
  403b34:	mov	w1, w0
  403b38:	mov	w0, w19
  403b3c:	mov	w19, w1
  403b40:	mov	x27, x2
  403b44:	mov	w20, #0x30                  	// #48
  403b48:	b	40427c <__fxstatat@plt+0x26dc>
  403b4c:	mov	w0, w19
  403b50:	mov	w19, w21
  403b54:	mov	x27, x2
  403b58:	mov	w20, #0x30                  	// #48
  403b5c:	b	404294 <__fxstatat@plt+0x26f4>
  403b60:	cmp	x26, x2
  403b64:	b.ls	403b70 <__fxstatat@plt+0x1fd0>  // b.plast
  403b68:	mov	w1, #0x30                  	// #48
  403b6c:	strb	w1, [x28, x2]
  403b70:	add	x1, x27, #0x2
  403b74:	cmp	x26, x1
  403b78:	b.ls	403b84 <__fxstatat@plt+0x1fe4>  // b.plast
  403b7c:	mov	w2, #0x30                  	// #48
  403b80:	strb	w2, [x28, x1]
  403b84:	add	x2, x27, #0x3
  403b88:	b	403b34 <__fxstatat@plt+0x1f94>
  403b8c:	mov	w22, #0x0                   	// #0
  403b90:	cmp	w23, #0x2
  403b94:	b.eq	403bb0 <__fxstatat@plt+0x2010>  // b.none
  403b98:	cmp	w23, #0x5
  403b9c:	b.eq	403bc4 <__fxstatat@plt+0x2024>  // b.none
  403ba0:	mov	w19, #0x0                   	// #0
  403ba4:	mov	w0, #0x0                   	// #0
  403ba8:	mov	w20, #0x3f                  	// #63
  403bac:	b	40426c <__fxstatat@plt+0x26cc>
  403bb0:	ldr	w0, [sp, #112]
  403bb4:	cbnz	w0, 404554 <__fxstatat@plt+0x29b4>
  403bb8:	mov	w19, w0
  403bbc:	mov	w20, #0x3f                  	// #63
  403bc0:	b	403ee0 <__fxstatat@plt+0x2340>
  403bc4:	ldr	x0, [sp, #184]
  403bc8:	tbz	w0, #2, 404394 <__fxstatat@plt+0x27f4>
  403bcc:	add	x4, x24, #0x2
  403bd0:	cmp	x4, x25
  403bd4:	b.cs	4043a4 <__fxstatat@plt+0x2804>  // b.hs, b.nlast
  403bd8:	ldr	x0, [sp, #136]
  403bdc:	add	x0, x0, x24
  403be0:	ldrb	w20, [x0, #1]
  403be4:	cmp	w20, #0x3f
  403be8:	b.eq	403bfc <__fxstatat@plt+0x205c>  // b.none
  403bec:	mov	w19, #0x0                   	// #0
  403bf0:	mov	w0, #0x0                   	// #0
  403bf4:	mov	w20, #0x3f                  	// #63
  403bf8:	b	40426c <__fxstatat@plt+0x26cc>
  403bfc:	ldr	x0, [sp, #136]
  403c00:	ldrb	w3, [x0, x4]
  403c04:	cmp	w3, #0x3e
  403c08:	b.hi	4043b4 <__fxstatat@plt+0x2814>  // b.pmore
  403c0c:	mov	x1, #0x1                   	// #1
  403c10:	lsl	x1, x1, x3
  403c14:	mov	w19, #0x0                   	// #0
  403c18:	mov	w0, #0x0                   	// #0
  403c1c:	mov	x2, #0xa38200000000        	// #179778741075968
  403c20:	movk	x2, #0x7000, lsl #48
  403c24:	tst	x1, x2
  403c28:	b.eq	40426c <__fxstatat@plt+0x26cc>  // b.none
  403c2c:	ldr	w0, [sp, #112]
  403c30:	cbnz	w0, 4045ec <__fxstatat@plt+0x2a4c>
  403c34:	cmp	x26, x27
  403c38:	b.ls	403c44 <__fxstatat@plt+0x20a4>  // b.plast
  403c3c:	mov	w0, #0x3f                  	// #63
  403c40:	strb	w0, [x28, x27]
  403c44:	add	x0, x27, #0x1
  403c48:	cmp	x26, x0
  403c4c:	b.ls	403c58 <__fxstatat@plt+0x20b8>  // b.plast
  403c50:	mov	w1, #0x22                  	// #34
  403c54:	strb	w1, [x28, x0]
  403c58:	add	x0, x27, #0x2
  403c5c:	cmp	x26, x0
  403c60:	b.ls	403c6c <__fxstatat@plt+0x20cc>  // b.plast
  403c64:	mov	w1, #0x22                  	// #34
  403c68:	strb	w1, [x28, x0]
  403c6c:	add	x0, x27, #0x3
  403c70:	cmp	x26, x0
  403c74:	b.ls	403c80 <__fxstatat@plt+0x20e0>  // b.plast
  403c78:	mov	w1, #0x3f                  	// #63
  403c7c:	strb	w1, [x28, x0]
  403c80:	add	x27, x27, #0x4
  403c84:	ldr	w0, [sp, #112]
  403c88:	mov	w19, w0
  403c8c:	mov	w20, w3
  403c90:	mov	x24, x4
  403c94:	b	40426c <__fxstatat@plt+0x26cc>
  403c98:	mov	w22, #0x0                   	// #0
  403c9c:	mov	w20, #0x8                   	// #8
  403ca0:	mov	w0, #0x62                  	// #98
  403ca4:	b	403cd4 <__fxstatat@plt+0x2134>
  403ca8:	mov	w22, #0x0                   	// #0
  403cac:	mov	w20, #0xc                   	// #12
  403cb0:	mov	w0, #0x66                  	// #102
  403cb4:	b	403cd4 <__fxstatat@plt+0x2134>
  403cb8:	mov	w22, #0x0                   	// #0
  403cbc:	mov	w20, #0xd                   	// #13
  403cc0:	mov	w0, #0x72                  	// #114
  403cc4:	ldr	w1, [sp, #112]
  403cc8:	cmp	w1, #0x0
  403ccc:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  403cd0:	b.eq	403dac <__fxstatat@plt+0x220c>  // b.none
  403cd4:	ldr	w1, [sp, #132]
  403cd8:	cbnz	w1, 4043e8 <__fxstatat@plt+0x2848>
  403cdc:	mov	w19, w1
  403ce0:	mov	w0, w1
  403ce4:	b	40426c <__fxstatat@plt+0x26cc>
  403ce8:	mov	w22, #0x0                   	// #0
  403cec:	mov	w20, #0x9                   	// #9
  403cf0:	mov	w0, #0x74                  	// #116
  403cf4:	b	403cc4 <__fxstatat@plt+0x2124>
  403cf8:	mov	w22, #0x0                   	// #0
  403cfc:	mov	w20, #0xb                   	// #11
  403d00:	mov	w0, #0x76                  	// #118
  403d04:	b	403cd4 <__fxstatat@plt+0x2134>
  403d08:	mov	w22, #0x0                   	// #0
  403d0c:	cmp	w23, #0x2
  403d10:	b.eq	403d3c <__fxstatat@plt+0x219c>  // b.none
  403d14:	ldr	w0, [sp, #132]
  403d18:	cmp	w0, #0x0
  403d1c:	ldr	w0, [sp, #112]
  403d20:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403d24:	ldr	w0, [sp, #176]
  403d28:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403d2c:	b.ne	404400 <__fxstatat@plt+0x2860>  // b.any
  403d30:	mov	w20, #0x5c                  	// #92
  403d34:	mov	w0, w20
  403d38:	b	403cd4 <__fxstatat@plt+0x2134>
  403d3c:	ldr	w0, [sp, #112]
  403d40:	cbnz	w0, 404560 <__fxstatat@plt+0x29c0>
  403d44:	mov	w19, w0
  403d48:	mov	w20, #0x5c                  	// #92
  403d4c:	eor	w0, w0, #0x1
  403d50:	ldr	w1, [sp, #124]
  403d54:	and	w0, w1, w0
  403d58:	tst	w0, #0xff
  403d5c:	b.eq	40430c <__fxstatat@plt+0x276c>  // b.none
  403d60:	cmp	x26, x27
  403d64:	b.ls	403d70 <__fxstatat@plt+0x21d0>  // b.plast
  403d68:	mov	w0, #0x27                  	// #39
  403d6c:	strb	w0, [x28, x27]
  403d70:	add	x0, x27, #0x1
  403d74:	cmp	x26, x0
  403d78:	b.ls	403d84 <__fxstatat@plt+0x21e4>  // b.plast
  403d7c:	mov	w1, #0x27                  	// #39
  403d80:	strb	w1, [x28, x0]
  403d84:	add	x27, x27, #0x2
  403d88:	str	wzr, [sp, #124]
  403d8c:	b	40430c <__fxstatat@plt+0x276c>
  403d90:	mov	w0, #0x6e                  	// #110
  403d94:	b	403cc4 <__fxstatat@plt+0x2124>
  403d98:	mov	w0, #0x6e                  	// #110
  403d9c:	b	403cc4 <__fxstatat@plt+0x2124>
  403da0:	mov	w22, #0x0                   	// #0
  403da4:	mov	w0, #0x6e                  	// #110
  403da8:	b	403cc4 <__fxstatat@plt+0x2124>
  403dac:	mov	x24, x25
  403db0:	mov	w25, #0x2                   	// #2
  403db4:	b	404580 <__fxstatat@plt+0x29e0>
  403db8:	mov	w0, #0x61                  	// #97
  403dbc:	b	403cd4 <__fxstatat@plt+0x2134>
  403dc0:	mov	w0, #0x61                  	// #97
  403dc4:	b	403cd4 <__fxstatat@plt+0x2134>
  403dc8:	mov	w22, #0x0                   	// #0
  403dcc:	cmp	x25, #0x1
  403dd0:	cset	w0, ne  // ne = any
  403dd4:	cmn	x25, #0x1
  403dd8:	b.eq	403df0 <__fxstatat@plt+0x2250>  // b.none
  403ddc:	cbnz	w0, 4043c0 <__fxstatat@plt+0x2820>
  403de0:	cbz	x24, 403e18 <__fxstatat@plt+0x2278>
  403de4:	mov	w19, #0x0                   	// #0
  403de8:	mov	w0, #0x0                   	// #0
  403dec:	b	40426c <__fxstatat@plt+0x26cc>
  403df0:	ldr	x0, [sp, #136]
  403df4:	ldrb	w0, [x0, #1]
  403df8:	cmp	w0, #0x0
  403dfc:	cset	w0, ne  // ne = any
  403e00:	b	403ddc <__fxstatat@plt+0x223c>
  403e04:	mov	w22, #0x0                   	// #0
  403e08:	b	403de0 <__fxstatat@plt+0x2240>
  403e0c:	mov	w22, #0x0                   	// #0
  403e10:	b	403e18 <__fxstatat@plt+0x2278>
  403e14:	mov	w19, w22
  403e18:	cmp	w23, #0x2
  403e1c:	cset	w0, eq  // eq = none
  403e20:	ldr	w1, [sp, #112]
  403e24:	ands	w0, w1, w0
  403e28:	b.eq	40426c <__fxstatat@plt+0x26cc>  // b.none
  403e2c:	mov	x24, x25
  403e30:	mov	w25, #0x2                   	// #2
  403e34:	b	404580 <__fxstatat@plt+0x29e0>
  403e38:	ldr	w19, [sp, #112]
  403e3c:	b	403e18 <__fxstatat@plt+0x2278>
  403e40:	mov	w22, #0x0                   	// #0
  403e44:	mov	w19, #0x0                   	// #0
  403e48:	b	403e18 <__fxstatat@plt+0x2278>
  403e4c:	mov	w22, #0x0                   	// #0
  403e50:	cmp	w23, #0x2
  403e54:	b.eq	403e68 <__fxstatat@plt+0x22c8>  // b.none
  403e58:	str	w19, [sp, #180]
  403e5c:	mov	w0, #0x0                   	// #0
  403e60:	mov	w20, #0x27                  	// #39
  403e64:	b	40426c <__fxstatat@plt+0x26cc>
  403e68:	ldr	w0, [sp, #112]
  403e6c:	cbnz	w0, 40456c <__fxstatat@plt+0x29cc>
  403e70:	cmp	x26, #0x0
  403e74:	mov	x0, #0x0                   	// #0
  403e78:	ldr	x1, [sp, #192]
  403e7c:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  403e80:	b.eq	403eb0 <__fxstatat@plt+0x2310>  // b.none
  403e84:	cmp	x26, x27
  403e88:	b.ls	403e94 <__fxstatat@plt+0x22f4>  // b.plast
  403e8c:	mov	w0, #0x27                  	// #39
  403e90:	strb	w0, [x28, x27]
  403e94:	add	x0, x27, #0x1
  403e98:	cmp	x26, x0
  403e9c:	b.ls	403ee8 <__fxstatat@plt+0x2348>  // b.plast
  403ea0:	mov	w1, #0x5c                  	// #92
  403ea4:	strb	w1, [x28, x0]
  403ea8:	mov	x0, x26
  403eac:	ldr	x26, [sp, #192]
  403eb0:	add	x1, x27, #0x2
  403eb4:	cmp	x1, x0
  403eb8:	b.cs	403ec4 <__fxstatat@plt+0x2324>  // b.hs, b.nlast
  403ebc:	mov	w2, #0x27                  	// #39
  403ec0:	strb	w2, [x28, x1]
  403ec4:	add	x27, x27, #0x3
  403ec8:	str	w19, [sp, #180]
  403ecc:	ldr	w1, [sp, #112]
  403ed0:	str	w1, [sp, #124]
  403ed4:	str	x26, [sp, #192]
  403ed8:	mov	x26, x0
  403edc:	mov	w20, #0x27                  	// #39
  403ee0:	mov	w0, #0x0                   	// #0
  403ee4:	b	404294 <__fxstatat@plt+0x26f4>
  403ee8:	mov	x0, x26
  403eec:	ldr	x26, [sp, #192]
  403ef0:	b	403eb0 <__fxstatat@plt+0x2310>
  403ef4:	mov	w22, #0x0                   	// #0
  403ef8:	ldr	x0, [sp, #168]
  403efc:	cmp	x0, #0x1
  403f00:	b.ne	403f3c <__fxstatat@plt+0x239c>  // b.any
  403f04:	bl	401a20 <__ctype_b_loc@plt>
  403f08:	and	x1, x20, #0xff
  403f0c:	ldr	x0, [x0]
  403f10:	ldrh	w19, [x0, x1, lsl #1]
  403f14:	ubfx	x19, x19, #14, #1
  403f18:	ldr	x0, [sp, #168]
  403f1c:	mov	x2, x0
  403f20:	eor	w0, w19, #0x1
  403f24:	ldr	w1, [sp, #132]
  403f28:	and	w0, w1, w0
  403f2c:	ands	w0, w0, #0xff
  403f30:	b.eq	40426c <__fxstatat@plt+0x26cc>  // b.none
  403f34:	mov	w19, #0x0                   	// #0
  403f38:	b	4040e8 <__fxstatat@plt+0x2548>
  403f3c:	str	xzr, [sp, #232]
  403f40:	cmn	x25, #0x1
  403f44:	b.eq	403f68 <__fxstatat@plt+0x23c8>  // b.none
  403f48:	mov	x0, #0x0                   	// #0
  403f4c:	str	w21, [sp, #176]
  403f50:	str	w20, [sp, #208]
  403f54:	str	w22, [sp, #212]
  403f58:	mov	x22, x0
  403f5c:	str	x27, [sp, #216]
  403f60:	ldr	w27, [sp, #112]
  403f64:	b	404038 <__fxstatat@plt+0x2498>
  403f68:	ldr	x0, [sp, #136]
  403f6c:	bl	4017b0 <strlen@plt>
  403f70:	mov	x25, x0
  403f74:	b	403f48 <__fxstatat@plt+0x23a8>
  403f78:	ldr	w20, [sp, #208]
  403f7c:	mov	x2, x22
  403f80:	mov	x0, x21
  403f84:	ldr	w21, [sp, #176]
  403f88:	ldr	w22, [sp, #212]
  403f8c:	ldr	x27, [sp, #216]
  403f90:	mov	w19, #0x0                   	// #0
  403f94:	cmp	x0, x25
  403f98:	b.cs	4040e0 <__fxstatat@plt+0x2540>  // b.hs, b.nlast
  403f9c:	mov	x1, x2
  403fa0:	ldr	x2, [sp, #136]
  403fa4:	ldrb	w0, [x2, x0]
  403fa8:	cbz	w0, 403fc8 <__fxstatat@plt+0x2428>
  403fac:	add	x1, x1, #0x1
  403fb0:	add	x0, x24, x1
  403fb4:	cmp	x25, x0
  403fb8:	b.hi	403fa4 <__fxstatat@plt+0x2404>  // b.pmore
  403fbc:	mov	x2, x1
  403fc0:	mov	w19, #0x0                   	// #0
  403fc4:	b	4040e0 <__fxstatat@plt+0x2540>
  403fc8:	mov	x2, x1
  403fcc:	mov	w19, #0x0                   	// #0
  403fd0:	b	4040e0 <__fxstatat@plt+0x2540>
  403fd4:	add	x1, x1, #0x1
  403fd8:	cmp	x1, x21
  403fdc:	b.eq	404018 <__fxstatat@plt+0x2478>  // b.none
  403fe0:	ldrb	w0, [x1]
  403fe4:	sub	w0, w0, #0x5b
  403fe8:	and	w0, w0, #0xff
  403fec:	cmp	w0, #0x21
  403ff0:	b.hi	403fd4 <__fxstatat@plt+0x2434>  // b.pmore
  403ff4:	mov	x2, #0x1                   	// #1
  403ff8:	lsl	x0, x2, x0
  403ffc:	mov	x2, #0x2b                  	// #43
  404000:	movk	x2, #0x2, lsl #32
  404004:	tst	x0, x2
  404008:	b.eq	403fd4 <__fxstatat@plt+0x2434>  // b.none
  40400c:	mov	x24, x25
  404010:	mov	w25, #0x2                   	// #2
  404014:	b	404580 <__fxstatat@plt+0x29e0>
  404018:	ldr	w0, [sp, #228]
  40401c:	bl	401b20 <iswprint@plt>
  404020:	cmp	w0, #0x0
  404024:	csel	w19, w19, wzr, ne  // ne = any
  404028:	add	x22, x22, x20
  40402c:	add	x0, sp, #0xe8
  404030:	bl	4019b0 <mbsinit@plt>
  404034:	cbnz	w0, 404098 <__fxstatat@plt+0x24f8>
  404038:	add	x21, x24, x22
  40403c:	add	x3, sp, #0xe8
  404040:	sub	x2, x25, x21
  404044:	ldr	x0, [sp, #136]
  404048:	add	x1, x0, x21
  40404c:	add	x0, sp, #0xe4
  404050:	bl	407eb4 <__fxstatat@plt+0x6314>
  404054:	mov	x20, x0
  404058:	cbz	x0, 4040cc <__fxstatat@plt+0x252c>
  40405c:	cmn	x0, #0x1
  404060:	b.eq	4040b0 <__fxstatat@plt+0x2510>  // b.none
  404064:	cmn	x0, #0x2
  404068:	b.eq	403f78 <__fxstatat@plt+0x23d8>  // b.none
  40406c:	cmp	w27, #0x0
  404070:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  404074:	b.ne	404018 <__fxstatat@plt+0x2478>  // b.any
  404078:	cmp	x0, #0x1
  40407c:	b.ls	404018 <__fxstatat@plt+0x2478>  // b.plast
  404080:	add	x1, x21, #0x1
  404084:	ldr	x0, [sp, #136]
  404088:	add	x1, x0, x1
  40408c:	add	x0, x0, x20
  404090:	add	x21, x0, x21
  404094:	b	403fe0 <__fxstatat@plt+0x2440>
  404098:	ldr	w21, [sp, #176]
  40409c:	ldr	w20, [sp, #208]
  4040a0:	mov	x2, x22
  4040a4:	ldr	w22, [sp, #212]
  4040a8:	ldr	x27, [sp, #216]
  4040ac:	b	4040e0 <__fxstatat@plt+0x2540>
  4040b0:	ldr	w21, [sp, #176]
  4040b4:	ldr	w20, [sp, #208]
  4040b8:	mov	x2, x22
  4040bc:	ldr	w22, [sp, #212]
  4040c0:	ldr	x27, [sp, #216]
  4040c4:	mov	w19, #0x0                   	// #0
  4040c8:	b	4040e0 <__fxstatat@plt+0x2540>
  4040cc:	ldr	w21, [sp, #176]
  4040d0:	ldr	w20, [sp, #208]
  4040d4:	mov	x2, x22
  4040d8:	ldr	w22, [sp, #212]
  4040dc:	ldr	x27, [sp, #216]
  4040e0:	cmp	x2, #0x1
  4040e4:	b.ls	403f20 <__fxstatat@plt+0x2380>  // b.plast
  4040e8:	add	x5, x24, x2
  4040ec:	mov	w0, #0x0                   	// #0
  4040f0:	eor	w1, w19, #0x1
  4040f4:	ldr	w2, [sp, #132]
  4040f8:	and	w1, w2, w1
  4040fc:	and	w1, w1, #0xff
  404100:	mov	w3, w1
  404104:	mov	w6, #0x5c                  	// #92
  404108:	mov	w7, #0x24                  	// #36
  40410c:	ldr	w9, [sp, #112]
  404110:	ldr	w4, [sp, #124]
  404114:	ldr	x8, [sp, #136]
  404118:	b	404194 <__fxstatat@plt+0x25f4>
  40411c:	cbz	w22, 404130 <__fxstatat@plt+0x2590>
  404120:	cmp	x26, x27
  404124:	b.ls	40412c <__fxstatat@plt+0x258c>  // b.plast
  404128:	strb	w6, [x28, x27]
  40412c:	add	x27, x27, #0x1
  404130:	add	x2, x24, #0x1
  404134:	cmp	x2, x5
  404138:	b.cs	40424c <__fxstatat@plt+0x26ac>  // b.hs, b.nlast
  40413c:	eor	w22, w0, #0x1
  404140:	and	w22, w4, w22
  404144:	ands	w22, w22, #0xff
  404148:	b.eq	404260 <__fxstatat@plt+0x26c0>  // b.none
  40414c:	cmp	x26, x27
  404150:	b.ls	40415c <__fxstatat@plt+0x25bc>  // b.plast
  404154:	mov	w4, #0x27                  	// #39
  404158:	strb	w4, [x28, x27]
  40415c:	add	x4, x27, #0x1
  404160:	cmp	x26, x4
  404164:	b.ls	404170 <__fxstatat@plt+0x25d0>  // b.plast
  404168:	mov	w10, #0x27                  	// #39
  40416c:	strb	w10, [x28, x4]
  404170:	add	x27, x27, #0x2
  404174:	mov	w22, w3
  404178:	mov	x24, x2
  40417c:	mov	w4, w3
  404180:	cmp	x26, x27
  404184:	b.ls	40418c <__fxstatat@plt+0x25ec>  // b.plast
  404188:	strb	w20, [x28, x27]
  40418c:	add	x27, x27, #0x1
  404190:	ldrb	w20, [x8, x24]
  404194:	cbz	w1, 40411c <__fxstatat@plt+0x257c>
  404198:	cbnz	w9, 404528 <__fxstatat@plt+0x2988>
  40419c:	cmp	w23, #0x2
  4041a0:	cset	w0, eq  // eq = none
  4041a4:	eor	w2, w4, #0x1
  4041a8:	ands	w0, w0, w2
  4041ac:	b.eq	4041ec <__fxstatat@plt+0x264c>  // b.none
  4041b0:	cmp	x26, x27
  4041b4:	b.ls	4041c0 <__fxstatat@plt+0x2620>  // b.plast
  4041b8:	mov	w2, #0x27                  	// #39
  4041bc:	strb	w2, [x28, x27]
  4041c0:	add	x2, x27, #0x1
  4041c4:	cmp	x26, x2
  4041c8:	b.ls	4041d0 <__fxstatat@plt+0x2630>  // b.plast
  4041cc:	strb	w7, [x28, x2]
  4041d0:	add	x2, x27, #0x2
  4041d4:	cmp	x26, x2
  4041d8:	b.ls	4041e4 <__fxstatat@plt+0x2644>  // b.plast
  4041dc:	mov	w4, #0x27                  	// #39
  4041e0:	strb	w4, [x28, x2]
  4041e4:	add	x27, x27, #0x3
  4041e8:	mov	w4, w0
  4041ec:	cmp	x26, x27
  4041f0:	b.ls	4041f8 <__fxstatat@plt+0x2658>  // b.plast
  4041f4:	strb	w6, [x28, x27]
  4041f8:	add	x0, x27, #0x1
  4041fc:	cmp	x26, x0
  404200:	b.ls	404210 <__fxstatat@plt+0x2670>  // b.plast
  404204:	lsr	w2, w20, #6
  404208:	add	w2, w2, #0x30
  40420c:	strb	w2, [x28, x0]
  404210:	add	x0, x27, #0x2
  404214:	cmp	x26, x0
  404218:	b.ls	404228 <__fxstatat@plt+0x2688>  // b.plast
  40421c:	ubfx	x2, x20, #3, #3
  404220:	add	w2, w2, #0x30
  404224:	strb	w2, [x28, x0]
  404228:	add	x27, x27, #0x3
  40422c:	and	w20, w20, #0x7
  404230:	add	w20, w20, #0x30
  404234:	add	x2, x24, #0x1
  404238:	cmp	x5, x2
  40423c:	b.ls	404254 <__fxstatat@plt+0x26b4>  // b.plast
  404240:	mov	w0, w3
  404244:	mov	x24, x2
  404248:	b	404180 <__fxstatat@plt+0x25e0>
  40424c:	str	w4, [sp, #124]
  404250:	b	403d4c <__fxstatat@plt+0x21ac>
  404254:	str	w4, [sp, #124]
  404258:	mov	w0, w1
  40425c:	b	403d4c <__fxstatat@plt+0x21ac>
  404260:	mov	x24, x2
  404264:	b	404180 <__fxstatat@plt+0x25e0>
  404268:	mov	w0, w22
  40426c:	cmp	w21, #0x0
  404270:	ldr	w1, [sp, #112]
  404274:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  404278:	b.eq	404294 <__fxstatat@plt+0x26f4>  // b.none
  40427c:	ldr	x2, [sp, #152]
  404280:	cbz	x2, 404294 <__fxstatat@plt+0x26f4>
  404284:	ubfx	x1, x20, #5, #8
  404288:	ldr	w1, [x2, x1, lsl #2]
  40428c:	lsr	w1, w1, w20
  404290:	tbnz	w1, #0, 404298 <__fxstatat@plt+0x26f8>
  404294:	cbz	w22, 403d4c <__fxstatat@plt+0x21ac>
  404298:	ldr	w0, [sp, #112]
  40429c:	cbnz	w0, 404578 <__fxstatat@plt+0x29d8>
  4042a0:	cmp	w23, #0x2
  4042a4:	cset	w0, eq  // eq = none
  4042a8:	ldr	w1, [sp, #124]
  4042ac:	eor	w1, w1, #0x1
  4042b0:	ands	w0, w0, w1
  4042b4:	b.eq	4042f8 <__fxstatat@plt+0x2758>  // b.none
  4042b8:	cmp	x26, x27
  4042bc:	b.ls	4042c8 <__fxstatat@plt+0x2728>  // b.plast
  4042c0:	mov	w1, #0x27                  	// #39
  4042c4:	strb	w1, [x28, x27]
  4042c8:	add	x1, x27, #0x1
  4042cc:	cmp	x26, x1
  4042d0:	b.ls	4042dc <__fxstatat@plt+0x273c>  // b.plast
  4042d4:	mov	w2, #0x24                  	// #36
  4042d8:	strb	w2, [x28, x1]
  4042dc:	add	x1, x27, #0x2
  4042e0:	cmp	x26, x1
  4042e4:	b.ls	4042f0 <__fxstatat@plt+0x2750>  // b.plast
  4042e8:	mov	w2, #0x27                  	// #39
  4042ec:	strb	w2, [x28, x1]
  4042f0:	add	x27, x27, #0x3
  4042f4:	str	w0, [sp, #124]
  4042f8:	cmp	x26, x27
  4042fc:	b.ls	404308 <__fxstatat@plt+0x2768>  // b.plast
  404300:	mov	w0, #0x5c                  	// #92
  404304:	strb	w0, [x28, x27]
  404308:	add	x27, x27, #0x1
  40430c:	cmp	x27, x26
  404310:	b.cs	404318 <__fxstatat@plt+0x2778>  // b.hs, b.nlast
  404314:	strb	w20, [x28, x27]
  404318:	add	x27, x27, #0x1
  40431c:	cmp	w19, #0x0
  404320:	ldr	w0, [sp, #128]
  404324:	csel	w0, w0, w19, ne  // ne = any
  404328:	str	w0, [sp, #128]
  40432c:	add	x24, x24, #0x1
  404330:	cmp	x25, x24
  404334:	cset	w19, ne  // ne = any
  404338:	cmn	x25, #0x1
  40433c:	b.eq	404410 <__fxstatat@plt+0x2870>  // b.none
  404340:	cbz	w19, 404424 <__fxstatat@plt+0x2884>
  404344:	cmp	w23, #0x2
  404348:	cset	w21, ne  // ne = any
  40434c:	ldr	w0, [sp, #132]
  404350:	and	w21, w0, w21
  404354:	ldr	x0, [sp, #144]
  404358:	cmp	x0, #0x0
  40435c:	cset	w0, ne  // ne = any
  404360:	str	w0, [sp, #176]
  404364:	csel	w22, w21, wzr, ne  // ne = any
  404368:	cbnz	w22, 4039bc <__fxstatat@plt+0x1e1c>
  40436c:	ldr	x0, [sp, #136]
  404370:	ldrb	w20, [x0, x24]
  404374:	cmp	w20, #0x7e
  404378:	b.hi	403ef8 <__fxstatat@plt+0x2358>  // b.pmore
  40437c:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  404380:	add	x0, x0, #0xa38
  404384:	ldrh	w0, [x0, w20, uxtw #1]
  404388:	adr	x1, 404394 <__fxstatat@plt+0x27f4>
  40438c:	add	x0, x1, w0, sxth #2
  404390:	br	x0
  404394:	mov	w19, #0x0                   	// #0
  404398:	mov	w0, #0x0                   	// #0
  40439c:	mov	w20, #0x3f                  	// #63
  4043a0:	b	40426c <__fxstatat@plt+0x26cc>
  4043a4:	mov	w19, #0x0                   	// #0
  4043a8:	mov	w0, #0x0                   	// #0
  4043ac:	mov	w20, #0x3f                  	// #63
  4043b0:	b	40426c <__fxstatat@plt+0x26cc>
  4043b4:	mov	w19, #0x0                   	// #0
  4043b8:	mov	w0, #0x0                   	// #0
  4043bc:	b	40426c <__fxstatat@plt+0x26cc>
  4043c0:	mov	w19, #0x0                   	// #0
  4043c4:	mov	w0, #0x0                   	// #0
  4043c8:	b	40426c <__fxstatat@plt+0x26cc>
  4043cc:	mov	w19, w22
  4043d0:	ldr	w0, [sp, #112]
  4043d4:	b	40426c <__fxstatat@plt+0x26cc>
  4043d8:	mov	w19, w22
  4043dc:	mov	w22, #0x0                   	// #0
  4043e0:	mov	w0, #0x0                   	// #0
  4043e4:	b	40426c <__fxstatat@plt+0x26cc>
  4043e8:	mov	w20, w0
  4043ec:	mov	w19, #0x0                   	// #0
  4043f0:	b	404298 <__fxstatat@plt+0x26f8>
  4043f4:	mov	w19, #0x0                   	// #0
  4043f8:	mov	w20, #0x61                  	// #97
  4043fc:	b	404298 <__fxstatat@plt+0x26f8>
  404400:	mov	w19, #0x0                   	// #0
  404404:	mov	w0, #0x0                   	// #0
  404408:	mov	w20, #0x5c                  	// #92
  40440c:	b	403d4c <__fxstatat@plt+0x21ac>
  404410:	ldr	x0, [sp, #136]
  404414:	ldrb	w0, [x0, x24]
  404418:	cmp	w0, #0x0
  40441c:	cset	w19, ne  // ne = any
  404420:	b	404340 <__fxstatat@plt+0x27a0>
  404424:	cmp	w23, #0x2
  404428:	cset	w1, eq  // eq = none
  40442c:	cmp	w1, #0x0
  404430:	ldr	w0, [sp, #112]
  404434:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404438:	ccmp	x27, #0x0, #0x0, ne  // ne = any
  40443c:	b.eq	40453c <__fxstatat@plt+0x299c>  // b.none
  404440:	eor	w0, w0, #0x1
  404444:	and	w0, w0, #0xff
  404448:	cmp	w1, #0x0
  40444c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404450:	cset	w1, ne  // ne = any
  404454:	ldr	w2, [sp, #180]
  404458:	ands	w1, w2, w1
  40445c:	b.eq	4044d0 <__fxstatat@plt+0x2930>  // b.none
  404460:	ldr	w0, [sp, #128]
  404464:	cbnz	w0, 404498 <__fxstatat@plt+0x28f8>
  404468:	cmp	x26, #0x0
  40446c:	cset	w0, eq  // eq = none
  404470:	ldr	x2, [sp, #192]
  404474:	cmp	x2, #0x0
  404478:	csel	w0, w0, wzr, ne  // ne = any
  40447c:	str	w0, [sp, #180]
  404480:	mov	w23, #0x2                   	// #2
  404484:	cbz	w0, 4044cc <__fxstatat@plt+0x292c>
  404488:	ldr	w0, [sp, #128]
  40448c:	str	w0, [sp, #112]
  404490:	ldr	x26, [sp, #192]
  404494:	b	403760 <__fxstatat@plt+0x1bc0>
  404498:	ldr	x0, [sp, #240]
  40449c:	str	x0, [sp]
  4044a0:	ldr	x7, [sp, #200]
  4044a4:	ldr	x6, [sp, #152]
  4044a8:	ldr	w5, [sp, #184]
  4044ac:	mov	w4, #0x5                   	// #5
  4044b0:	mov	x3, x25
  4044b4:	ldr	x2, [sp, #136]
  4044b8:	ldr	x1, [sp, #192]
  4044bc:	mov	x0, x28
  4044c0:	bl	4036e0 <__fxstatat@plt+0x1b40>
  4044c4:	mov	x27, x0
  4044c8:	b	4045c8 <__fxstatat@plt+0x2a28>
  4044cc:	mov	w0, w1
  4044d0:	ldr	x1, [sp, #160]
  4044d4:	cmp	x1, #0x0
  4044d8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4044dc:	b.eq	404518 <__fxstatat@plt+0x2978>  // b.none
  4044e0:	mov	x0, x1
  4044e4:	ldrb	w2, [x1]
  4044e8:	cbz	w2, 404518 <__fxstatat@plt+0x2978>
  4044ec:	mov	x1, x27
  4044f0:	sub	x0, x0, x27
  4044f4:	b	404504 <__fxstatat@plt+0x2964>
  4044f8:	add	x1, x1, #0x1
  4044fc:	ldrb	w2, [x0, x1]
  404500:	cbz	w2, 404514 <__fxstatat@plt+0x2974>
  404504:	cmp	x26, x1
  404508:	b.ls	4044f8 <__fxstatat@plt+0x2958>  // b.plast
  40450c:	strb	w2, [x28, x1]
  404510:	b	4044f8 <__fxstatat@plt+0x2958>
  404514:	mov	x27, x1
  404518:	cmp	x26, x27
  40451c:	b.ls	4045c8 <__fxstatat@plt+0x2a28>  // b.plast
  404520:	strb	wzr, [x28, x27]
  404524:	b	4045c8 <__fxstatat@plt+0x2a28>
  404528:	mov	x24, x25
  40452c:	mov	w25, w23
  404530:	ldr	w0, [sp, #112]
  404534:	str	w0, [sp, #132]
  404538:	b	404580 <__fxstatat@plt+0x29e0>
  40453c:	mov	x24, x25
  404540:	mov	w25, #0x2                   	// #2
  404544:	b	404580 <__fxstatat@plt+0x29e0>
  404548:	mov	x24, x25
  40454c:	mov	w25, w23
  404550:	b	404580 <__fxstatat@plt+0x29e0>
  404554:	mov	x24, x25
  404558:	mov	w25, w23
  40455c:	b	404580 <__fxstatat@plt+0x29e0>
  404560:	mov	x24, x25
  404564:	mov	w25, w23
  404568:	b	404580 <__fxstatat@plt+0x29e0>
  40456c:	mov	x24, x25
  404570:	mov	w25, w23
  404574:	b	404580 <__fxstatat@plt+0x29e0>
  404578:	mov	x24, x25
  40457c:	mov	w25, w23
  404580:	ldr	w0, [sp, #132]
  404584:	cmp	w0, #0x0
  404588:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  40458c:	mov	w0, #0x4                   	// #4
  404590:	csel	w25, w25, w0, ne  // ne = any
  404594:	ldr	x0, [sp, #240]
  404598:	str	x0, [sp]
  40459c:	ldr	x7, [sp, #200]
  4045a0:	mov	x6, #0x0                   	// #0
  4045a4:	ldr	w0, [sp, #184]
  4045a8:	and	w5, w0, #0xfffffffd
  4045ac:	mov	w4, w25
  4045b0:	mov	x3, x24
  4045b4:	ldr	x2, [sp, #136]
  4045b8:	mov	x1, x26
  4045bc:	mov	x0, x28
  4045c0:	bl	4036e0 <__fxstatat@plt+0x1b40>
  4045c4:	mov	x27, x0
  4045c8:	mov	x0, x27
  4045cc:	ldp	x19, x20, [sp, #32]
  4045d0:	ldp	x21, x22, [sp, #48]
  4045d4:	ldp	x23, x24, [sp, #64]
  4045d8:	ldp	x25, x26, [sp, #80]
  4045dc:	ldp	x27, x28, [sp, #96]
  4045e0:	ldp	x29, x30, [sp, #16]
  4045e4:	add	sp, sp, #0xf0
  4045e8:	ret
  4045ec:	mov	x24, x25
  4045f0:	mov	w25, w23
  4045f4:	b	404594 <__fxstatat@plt+0x29f4>
  4045f8:	add	x27, x27, #0x4
  4045fc:	str	w0, [sp, #124]
  404600:	mov	w19, #0x0                   	// #0
  404604:	mov	w20, #0x30                  	// #48
  404608:	b	40426c <__fxstatat@plt+0x26cc>
  40460c:	ldr	x0, [sp, #136]
  404610:	ldrb	w20, [x0, x24]
  404614:	cmp	w20, #0x7e
  404618:	b.hi	403ef4 <__fxstatat@plt+0x2354>  // b.pmore
  40461c:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  404620:	add	x0, x0, #0xb38
  404624:	ldrh	w0, [x0, w20, uxtw #1]
  404628:	adr	x1, 404634 <__fxstatat@plt+0x2a94>
  40462c:	add	x0, x1, w0, sxth #2
  404630:	br	x0
  404634:	sub	sp, sp, #0x80
  404638:	stp	x29, x30, [sp, #16]
  40463c:	add	x29, sp, #0x10
  404640:	stp	x19, x20, [sp, #32]
  404644:	stp	x21, x22, [sp, #48]
  404648:	stp	x23, x24, [sp, #64]
  40464c:	stp	x25, x26, [sp, #80]
  404650:	stp	x27, x28, [sp, #96]
  404654:	mov	w19, w0
  404658:	str	x1, [sp, #112]
  40465c:	str	x2, [sp, #120]
  404660:	mov	x20, x3
  404664:	bl	401b50 <__errno_location@plt>
  404668:	mov	x23, x0
  40466c:	ldr	w28, [x0]
  404670:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  404674:	ldr	x21, [x0, #584]
  404678:	tbnz	w19, #31, 4047bc <__fxstatat@plt+0x2c1c>
  40467c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  404680:	ldr	w0, [x0, #592]
  404684:	cmp	w0, w19
  404688:	b.gt	4046ec <__fxstatat@plt+0x2b4c>
  40468c:	mov	w0, #0x7fffffff            	// #2147483647
  404690:	cmp	w19, w0
  404694:	b.eq	4047c0 <__fxstatat@plt+0x2c20>  // b.none
  404698:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  40469c:	add	x0, x0, #0x248
  4046a0:	add	x0, x0, #0x10
  4046a4:	cmp	x21, x0
  4046a8:	b.eq	4047c4 <__fxstatat@plt+0x2c24>  // b.none
  4046ac:	add	w24, w19, #0x1
  4046b0:	sbfiz	x1, x24, #4, #32
  4046b4:	mov	x0, x21
  4046b8:	bl	405590 <__fxstatat@plt+0x39f0>
  4046bc:	mov	x21, x0
  4046c0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  4046c4:	str	x21, [x0, #584]
  4046c8:	adrp	x22, 41d000 <__fxstatat@plt+0x1b460>
  4046cc:	add	x22, x22, #0x248
  4046d0:	ldr	w0, [x22, #8]
  4046d4:	sub	w2, w24, w0
  4046d8:	sbfiz	x2, x2, #4, #32
  4046dc:	mov	w1, #0x0                   	// #0
  4046e0:	add	x0, x21, w0, sxtw #4
  4046e4:	bl	401900 <memset@plt>
  4046e8:	str	w24, [x22, #8]
  4046ec:	sbfiz	x19, x19, #4, #32
  4046f0:	add	x27, x21, x19
  4046f4:	ldr	x25, [x21, x19]
  4046f8:	ldr	x22, [x27, #8]
  4046fc:	ldr	w24, [x20, #4]
  404700:	orr	w24, w24, #0x1
  404704:	add	x26, x20, #0x8
  404708:	ldr	x0, [x20, #48]
  40470c:	str	x0, [sp]
  404710:	ldr	x7, [x20, #40]
  404714:	mov	x6, x26
  404718:	mov	w5, w24
  40471c:	ldr	w4, [x20]
  404720:	ldr	x3, [sp, #120]
  404724:	ldr	x2, [sp, #112]
  404728:	mov	x1, x25
  40472c:	mov	x0, x22
  404730:	bl	4036e0 <__fxstatat@plt+0x1b40>
  404734:	cmp	x25, x0
  404738:	b.hi	404794 <__fxstatat@plt+0x2bf4>  // b.pmore
  40473c:	add	x25, x0, #0x1
  404740:	str	x25, [x21, x19]
  404744:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  404748:	add	x0, x0, #0x308
  40474c:	cmp	x22, x0
  404750:	b.eq	40475c <__fxstatat@plt+0x2bbc>  // b.none
  404754:	mov	x0, x22
  404758:	bl	401a40 <free@plt>
  40475c:	mov	x0, x25
  404760:	bl	405514 <__fxstatat@plt+0x3974>
  404764:	mov	x22, x0
  404768:	str	x0, [x27, #8]
  40476c:	ldr	x1, [x20, #48]
  404770:	str	x1, [sp]
  404774:	ldr	x7, [x20, #40]
  404778:	mov	x6, x26
  40477c:	mov	w5, w24
  404780:	ldr	w4, [x20]
  404784:	ldr	x3, [sp, #120]
  404788:	ldr	x2, [sp, #112]
  40478c:	mov	x1, x25
  404790:	bl	4036e0 <__fxstatat@plt+0x1b40>
  404794:	str	w28, [x23]
  404798:	mov	x0, x22
  40479c:	ldp	x19, x20, [sp, #32]
  4047a0:	ldp	x21, x22, [sp, #48]
  4047a4:	ldp	x23, x24, [sp, #64]
  4047a8:	ldp	x25, x26, [sp, #80]
  4047ac:	ldp	x27, x28, [sp, #96]
  4047b0:	ldp	x29, x30, [sp, #16]
  4047b4:	add	sp, sp, #0x80
  4047b8:	ret
  4047bc:	bl	4019a0 <abort@plt>
  4047c0:	bl	4057a0 <__fxstatat@plt+0x3c00>
  4047c4:	add	w24, w19, #0x1
  4047c8:	sbfiz	x1, x24, #4, #32
  4047cc:	mov	x0, #0x0                   	// #0
  4047d0:	bl	405590 <__fxstatat@plt+0x39f0>
  4047d4:	mov	x21, x0
  4047d8:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  4047dc:	add	x1, x0, #0x248
  4047e0:	str	x21, [x0, #584]
  4047e4:	ldp	x0, x1, [x1, #16]
  4047e8:	stp	x0, x1, [x21]
  4047ec:	b	4046c8 <__fxstatat@plt+0x2b28>
  4047f0:	stp	x29, x30, [sp, #-48]!
  4047f4:	mov	x29, sp
  4047f8:	stp	x19, x20, [sp, #16]
  4047fc:	str	x21, [sp, #32]
  404800:	mov	x20, x0
  404804:	bl	401b50 <__errno_location@plt>
  404808:	mov	x19, x0
  40480c:	ldr	w21, [x0]
  404810:	adrp	x2, 41d000 <__fxstatat@plt+0x1b460>
  404814:	add	x2, x2, #0x308
  404818:	add	x2, x2, #0x100
  40481c:	cmp	x20, #0x0
  404820:	mov	x1, #0x38                  	// #56
  404824:	csel	x0, x2, x20, eq  // eq = none
  404828:	bl	405740 <__fxstatat@plt+0x3ba0>
  40482c:	str	w21, [x19]
  404830:	ldp	x19, x20, [sp, #16]
  404834:	ldr	x21, [sp, #32]
  404838:	ldp	x29, x30, [sp], #48
  40483c:	ret
  404840:	adrp	x1, 41d000 <__fxstatat@plt+0x1b460>
  404844:	add	x1, x1, #0x308
  404848:	add	x1, x1, #0x100
  40484c:	cmp	x0, #0x0
  404850:	csel	x0, x1, x0, eq  // eq = none
  404854:	ldr	w0, [x0]
  404858:	ret
  40485c:	adrp	x2, 41d000 <__fxstatat@plt+0x1b460>
  404860:	add	x2, x2, #0x308
  404864:	add	x2, x2, #0x100
  404868:	cmp	x0, #0x0
  40486c:	csel	x0, x2, x0, eq  // eq = none
  404870:	str	w1, [x0]
  404874:	ret
  404878:	adrp	x3, 41d000 <__fxstatat@plt+0x1b460>
  40487c:	add	x3, x3, #0x308
  404880:	add	x3, x3, #0x100
  404884:	cmp	x0, #0x0
  404888:	csel	x0, x3, x0, eq  // eq = none
  40488c:	add	x0, x0, #0x8
  404890:	ubfx	x4, x1, #5, #3
  404894:	and	w1, w1, #0x1f
  404898:	ldr	w5, [x0, x4, lsl #2]
  40489c:	lsr	w3, w5, w1
  4048a0:	eor	w2, w3, w2
  4048a4:	and	w2, w2, #0x1
  4048a8:	lsl	w2, w2, w1
  4048ac:	eor	w2, w2, w5
  4048b0:	str	w2, [x0, x4, lsl #2]
  4048b4:	and	w0, w3, #0x1
  4048b8:	ret
  4048bc:	mov	x2, x0
  4048c0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  4048c4:	add	x0, x0, #0x308
  4048c8:	add	x0, x0, #0x100
  4048cc:	cmp	x2, #0x0
  4048d0:	csel	x2, x0, x2, eq  // eq = none
  4048d4:	ldr	w0, [x2, #4]
  4048d8:	str	w1, [x2, #4]
  4048dc:	ret
  4048e0:	adrp	x3, 41d000 <__fxstatat@plt+0x1b460>
  4048e4:	add	x3, x3, #0x308
  4048e8:	add	x3, x3, #0x100
  4048ec:	cmp	x0, #0x0
  4048f0:	csel	x0, x3, x0, eq  // eq = none
  4048f4:	mov	w3, #0xa                   	// #10
  4048f8:	str	w3, [x0]
  4048fc:	cmp	x1, #0x0
  404900:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404904:	b.eq	404914 <__fxstatat@plt+0x2d74>  // b.none
  404908:	str	x1, [x0, #40]
  40490c:	str	x2, [x0, #48]
  404910:	ret
  404914:	stp	x29, x30, [sp, #-16]!
  404918:	mov	x29, sp
  40491c:	bl	4019a0 <abort@plt>
  404920:	sub	sp, sp, #0x60
  404924:	stp	x29, x30, [sp, #16]
  404928:	add	x29, sp, #0x10
  40492c:	stp	x19, x20, [sp, #32]
  404930:	stp	x21, x22, [sp, #48]
  404934:	stp	x23, x24, [sp, #64]
  404938:	str	x25, [sp, #80]
  40493c:	mov	x21, x0
  404940:	mov	x22, x1
  404944:	mov	x23, x2
  404948:	mov	x24, x3
  40494c:	mov	x19, x4
  404950:	adrp	x4, 41d000 <__fxstatat@plt+0x1b460>
  404954:	add	x4, x4, #0x308
  404958:	add	x4, x4, #0x100
  40495c:	cmp	x19, #0x0
  404960:	csel	x19, x4, x19, eq  // eq = none
  404964:	bl	401b50 <__errno_location@plt>
  404968:	mov	x20, x0
  40496c:	ldr	w25, [x0]
  404970:	ldr	x7, [x19, #40]
  404974:	ldr	w5, [x19, #4]
  404978:	ldr	w4, [x19]
  40497c:	ldr	x0, [x19, #48]
  404980:	str	x0, [sp]
  404984:	add	x6, x19, #0x8
  404988:	mov	x3, x24
  40498c:	mov	x2, x23
  404990:	mov	x1, x22
  404994:	mov	x0, x21
  404998:	bl	4036e0 <__fxstatat@plt+0x1b40>
  40499c:	str	w25, [x20]
  4049a0:	ldp	x19, x20, [sp, #32]
  4049a4:	ldp	x21, x22, [sp, #48]
  4049a8:	ldp	x23, x24, [sp, #64]
  4049ac:	ldr	x25, [sp, #80]
  4049b0:	ldp	x29, x30, [sp, #16]
  4049b4:	add	sp, sp, #0x60
  4049b8:	ret
  4049bc:	sub	sp, sp, #0x80
  4049c0:	stp	x29, x30, [sp, #16]
  4049c4:	add	x29, sp, #0x10
  4049c8:	stp	x19, x20, [sp, #32]
  4049cc:	stp	x21, x22, [sp, #48]
  4049d0:	stp	x23, x24, [sp, #64]
  4049d4:	stp	x25, x26, [sp, #80]
  4049d8:	stp	x27, x28, [sp, #96]
  4049dc:	mov	x22, x0
  4049e0:	mov	x23, x1
  4049e4:	mov	x20, x2
  4049e8:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  4049ec:	add	x0, x0, #0x308
  4049f0:	add	x0, x0, #0x100
  4049f4:	cmp	x3, #0x0
  4049f8:	csel	x19, x0, x3, eq  // eq = none
  4049fc:	bl	401b50 <__errno_location@plt>
  404a00:	mov	x21, x0
  404a04:	ldr	w28, [x0]
  404a08:	cmp	x20, #0x0
  404a0c:	cset	w24, eq  // eq = none
  404a10:	ldr	w0, [x19, #4]
  404a14:	orr	w24, w24, w0
  404a18:	add	x27, x19, #0x8
  404a1c:	ldr	x7, [x19, #40]
  404a20:	ldr	w4, [x19]
  404a24:	ldr	x0, [x19, #48]
  404a28:	str	x0, [sp]
  404a2c:	mov	x6, x27
  404a30:	mov	w5, w24
  404a34:	mov	x3, x23
  404a38:	mov	x2, x22
  404a3c:	mov	x1, #0x0                   	// #0
  404a40:	mov	x0, #0x0                   	// #0
  404a44:	bl	4036e0 <__fxstatat@plt+0x1b40>
  404a48:	mov	x25, x0
  404a4c:	add	x26, x0, #0x1
  404a50:	mov	x0, x26
  404a54:	bl	405514 <__fxstatat@plt+0x3974>
  404a58:	str	x0, [sp, #120]
  404a5c:	ldr	x7, [x19, #40]
  404a60:	ldr	w4, [x19]
  404a64:	ldr	x1, [x19, #48]
  404a68:	str	x1, [sp]
  404a6c:	mov	x6, x27
  404a70:	mov	w5, w24
  404a74:	mov	x3, x23
  404a78:	mov	x2, x22
  404a7c:	mov	x1, x26
  404a80:	bl	4036e0 <__fxstatat@plt+0x1b40>
  404a84:	str	w28, [x21]
  404a88:	cbz	x20, 404a90 <__fxstatat@plt+0x2ef0>
  404a8c:	str	x25, [x20]
  404a90:	ldr	x0, [sp, #120]
  404a94:	ldp	x19, x20, [sp, #32]
  404a98:	ldp	x21, x22, [sp, #48]
  404a9c:	ldp	x23, x24, [sp, #64]
  404aa0:	ldp	x25, x26, [sp, #80]
  404aa4:	ldp	x27, x28, [sp, #96]
  404aa8:	ldp	x29, x30, [sp, #16]
  404aac:	add	sp, sp, #0x80
  404ab0:	ret
  404ab4:	stp	x29, x30, [sp, #-16]!
  404ab8:	mov	x29, sp
  404abc:	mov	x3, x2
  404ac0:	mov	x2, #0x0                   	// #0
  404ac4:	bl	4049bc <__fxstatat@plt+0x2e1c>
  404ac8:	ldp	x29, x30, [sp], #16
  404acc:	ret
  404ad0:	stp	x29, x30, [sp, #-48]!
  404ad4:	mov	x29, sp
  404ad8:	stp	x19, x20, [sp, #16]
  404adc:	str	x21, [sp, #32]
  404ae0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  404ae4:	add	x1, x0, #0x248
  404ae8:	ldr	x21, [x0, #584]
  404aec:	ldr	w20, [x1, #8]
  404af0:	cmp	w20, #0x1
  404af4:	b.le	404b18 <__fxstatat@plt+0x2f78>
  404af8:	add	x19, x21, #0x18
  404afc:	sub	w20, w20, #0x2
  404b00:	add	x0, x21, #0x28
  404b04:	add	x20, x0, x20, lsl #4
  404b08:	ldr	x0, [x19], #16
  404b0c:	bl	401a40 <free@plt>
  404b10:	cmp	x19, x20
  404b14:	b.ne	404b08 <__fxstatat@plt+0x2f68>  // b.any
  404b18:	ldr	x0, [x21, #8]
  404b1c:	adrp	x1, 41d000 <__fxstatat@plt+0x1b460>
  404b20:	add	x1, x1, #0x308
  404b24:	cmp	x0, x1
  404b28:	b.eq	404b4c <__fxstatat@plt+0x2fac>  // b.none
  404b2c:	bl	401a40 <free@plt>
  404b30:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  404b34:	add	x0, x0, #0x248
  404b38:	mov	x1, #0x100                 	// #256
  404b3c:	str	x1, [x0, #16]
  404b40:	adrp	x1, 41d000 <__fxstatat@plt+0x1b460>
  404b44:	add	x1, x1, #0x308
  404b48:	str	x1, [x0, #24]
  404b4c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  404b50:	add	x0, x0, #0x248
  404b54:	add	x0, x0, #0x10
  404b58:	cmp	x21, x0
  404b5c:	b.eq	404b78 <__fxstatat@plt+0x2fd8>  // b.none
  404b60:	mov	x0, x21
  404b64:	bl	401a40 <free@plt>
  404b68:	adrp	x1, 41d000 <__fxstatat@plt+0x1b460>
  404b6c:	add	x0, x1, #0x248
  404b70:	add	x0, x0, #0x10
  404b74:	str	x0, [x1, #584]
  404b78:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  404b7c:	mov	w1, #0x1                   	// #1
  404b80:	str	w1, [x0, #592]
  404b84:	ldp	x19, x20, [sp, #16]
  404b88:	ldr	x21, [sp, #32]
  404b8c:	ldp	x29, x30, [sp], #48
  404b90:	ret
  404b94:	stp	x29, x30, [sp, #-16]!
  404b98:	mov	x29, sp
  404b9c:	adrp	x3, 41d000 <__fxstatat@plt+0x1b460>
  404ba0:	add	x3, x3, #0x308
  404ba4:	add	x3, x3, #0x100
  404ba8:	mov	x2, #0xffffffffffffffff    	// #-1
  404bac:	bl	404634 <__fxstatat@plt+0x2a94>
  404bb0:	ldp	x29, x30, [sp], #16
  404bb4:	ret
  404bb8:	stp	x29, x30, [sp, #-16]!
  404bbc:	mov	x29, sp
  404bc0:	adrp	x3, 41d000 <__fxstatat@plt+0x1b460>
  404bc4:	add	x3, x3, #0x308
  404bc8:	add	x3, x3, #0x100
  404bcc:	bl	404634 <__fxstatat@plt+0x2a94>
  404bd0:	ldp	x29, x30, [sp], #16
  404bd4:	ret
  404bd8:	stp	x29, x30, [sp, #-16]!
  404bdc:	mov	x29, sp
  404be0:	mov	x1, x0
  404be4:	mov	w0, #0x0                   	// #0
  404be8:	bl	404b94 <__fxstatat@plt+0x2ff4>
  404bec:	ldp	x29, x30, [sp], #16
  404bf0:	ret
  404bf4:	stp	x29, x30, [sp, #-16]!
  404bf8:	mov	x29, sp
  404bfc:	mov	x2, x1
  404c00:	mov	x1, x0
  404c04:	mov	w0, #0x0                   	// #0
  404c08:	bl	404bb8 <__fxstatat@plt+0x3018>
  404c0c:	ldp	x29, x30, [sp], #16
  404c10:	ret
  404c14:	stp	x29, x30, [sp, #-96]!
  404c18:	mov	x29, sp
  404c1c:	stp	x19, x20, [sp, #16]
  404c20:	mov	w19, w0
  404c24:	mov	w0, w1
  404c28:	mov	x20, x2
  404c2c:	add	x8, sp, #0x28
  404c30:	bl	403560 <__fxstatat@plt+0x19c0>
  404c34:	add	x3, sp, #0x28
  404c38:	mov	x2, #0xffffffffffffffff    	// #-1
  404c3c:	mov	x1, x20
  404c40:	mov	w0, w19
  404c44:	bl	404634 <__fxstatat@plt+0x2a94>
  404c48:	ldp	x19, x20, [sp, #16]
  404c4c:	ldp	x29, x30, [sp], #96
  404c50:	ret
  404c54:	stp	x29, x30, [sp, #-112]!
  404c58:	mov	x29, sp
  404c5c:	stp	x19, x20, [sp, #16]
  404c60:	str	x21, [sp, #32]
  404c64:	mov	w19, w0
  404c68:	mov	w0, w1
  404c6c:	mov	x20, x2
  404c70:	mov	x21, x3
  404c74:	add	x8, sp, #0x38
  404c78:	bl	403560 <__fxstatat@plt+0x19c0>
  404c7c:	add	x3, sp, #0x38
  404c80:	mov	x2, x21
  404c84:	mov	x1, x20
  404c88:	mov	w0, w19
  404c8c:	bl	404634 <__fxstatat@plt+0x2a94>
  404c90:	ldp	x19, x20, [sp, #16]
  404c94:	ldr	x21, [sp, #32]
  404c98:	ldp	x29, x30, [sp], #112
  404c9c:	ret
  404ca0:	stp	x29, x30, [sp, #-16]!
  404ca4:	mov	x29, sp
  404ca8:	mov	x2, x1
  404cac:	mov	w1, w0
  404cb0:	mov	w0, #0x0                   	// #0
  404cb4:	bl	404c14 <__fxstatat@plt+0x3074>
  404cb8:	ldp	x29, x30, [sp], #16
  404cbc:	ret
  404cc0:	stp	x29, x30, [sp, #-16]!
  404cc4:	mov	x29, sp
  404cc8:	mov	x3, x2
  404ccc:	mov	x2, x1
  404cd0:	mov	w1, w0
  404cd4:	mov	w0, #0x0                   	// #0
  404cd8:	bl	404c54 <__fxstatat@plt+0x30b4>
  404cdc:	ldp	x29, x30, [sp], #16
  404ce0:	ret
  404ce4:	stp	x29, x30, [sp, #-96]!
  404ce8:	mov	x29, sp
  404cec:	stp	x19, x20, [sp, #16]
  404cf0:	mov	x19, x0
  404cf4:	mov	x20, x1
  404cf8:	and	w1, w2, #0xff
  404cfc:	adrp	x2, 41d000 <__fxstatat@plt+0x1b460>
  404d00:	add	x2, x2, #0x308
  404d04:	add	x0, x2, #0x100
  404d08:	ldp	x2, x3, [x2, #256]
  404d0c:	stp	x2, x3, [sp, #40]
  404d10:	ldp	x2, x3, [x0, #16]
  404d14:	stp	x2, x3, [sp, #56]
  404d18:	ldp	x2, x3, [x0, #32]
  404d1c:	stp	x2, x3, [sp, #72]
  404d20:	ldr	x0, [x0, #48]
  404d24:	str	x0, [sp, #88]
  404d28:	mov	w2, #0x1                   	// #1
  404d2c:	add	x0, sp, #0x28
  404d30:	bl	404878 <__fxstatat@plt+0x2cd8>
  404d34:	add	x3, sp, #0x28
  404d38:	mov	x2, x20
  404d3c:	mov	x1, x19
  404d40:	mov	w0, #0x0                   	// #0
  404d44:	bl	404634 <__fxstatat@plt+0x2a94>
  404d48:	ldp	x19, x20, [sp, #16]
  404d4c:	ldp	x29, x30, [sp], #96
  404d50:	ret
  404d54:	stp	x29, x30, [sp, #-16]!
  404d58:	mov	x29, sp
  404d5c:	mov	w2, w1
  404d60:	mov	x1, #0xffffffffffffffff    	// #-1
  404d64:	bl	404ce4 <__fxstatat@plt+0x3144>
  404d68:	ldp	x29, x30, [sp], #16
  404d6c:	ret
  404d70:	stp	x29, x30, [sp, #-16]!
  404d74:	mov	x29, sp
  404d78:	mov	w1, #0x3a                  	// #58
  404d7c:	bl	404d54 <__fxstatat@plt+0x31b4>
  404d80:	ldp	x29, x30, [sp], #16
  404d84:	ret
  404d88:	stp	x29, x30, [sp, #-16]!
  404d8c:	mov	x29, sp
  404d90:	mov	w2, #0x3a                  	// #58
  404d94:	bl	404ce4 <__fxstatat@plt+0x3144>
  404d98:	ldp	x29, x30, [sp], #16
  404d9c:	ret
  404da0:	stp	x29, x30, [sp, #-160]!
  404da4:	mov	x29, sp
  404da8:	stp	x19, x20, [sp, #16]
  404dac:	mov	w19, w0
  404db0:	mov	w0, w1
  404db4:	mov	x20, x2
  404db8:	add	x8, sp, #0x20
  404dbc:	bl	403560 <__fxstatat@plt+0x19c0>
  404dc0:	ldp	x0, x1, [sp, #32]
  404dc4:	stp	x0, x1, [sp, #104]
  404dc8:	ldp	x0, x1, [sp, #48]
  404dcc:	stp	x0, x1, [sp, #120]
  404dd0:	ldp	x0, x1, [sp, #64]
  404dd4:	stp	x0, x1, [sp, #136]
  404dd8:	ldr	x0, [sp, #80]
  404ddc:	str	x0, [sp, #152]
  404de0:	mov	w2, #0x1                   	// #1
  404de4:	mov	w1, #0x3a                  	// #58
  404de8:	add	x0, sp, #0x68
  404dec:	bl	404878 <__fxstatat@plt+0x2cd8>
  404df0:	add	x3, sp, #0x68
  404df4:	mov	x2, #0xffffffffffffffff    	// #-1
  404df8:	mov	x1, x20
  404dfc:	mov	w0, w19
  404e00:	bl	404634 <__fxstatat@plt+0x2a94>
  404e04:	ldp	x19, x20, [sp, #16]
  404e08:	ldp	x29, x30, [sp], #160
  404e0c:	ret
  404e10:	stp	x29, x30, [sp, #-112]!
  404e14:	mov	x29, sp
  404e18:	stp	x19, x20, [sp, #16]
  404e1c:	str	x21, [sp, #32]
  404e20:	mov	w19, w0
  404e24:	mov	x20, x3
  404e28:	mov	x21, x4
  404e2c:	adrp	x5, 41d000 <__fxstatat@plt+0x1b460>
  404e30:	add	x5, x5, #0x308
  404e34:	add	x0, x5, #0x100
  404e38:	ldp	x4, x5, [x5, #256]
  404e3c:	stp	x4, x5, [sp, #56]
  404e40:	ldp	x4, x5, [x0, #16]
  404e44:	stp	x4, x5, [sp, #72]
  404e48:	ldp	x4, x5, [x0, #32]
  404e4c:	stp	x4, x5, [sp, #88]
  404e50:	ldr	x0, [x0, #48]
  404e54:	str	x0, [sp, #104]
  404e58:	add	x0, sp, #0x38
  404e5c:	bl	4048e0 <__fxstatat@plt+0x2d40>
  404e60:	add	x3, sp, #0x38
  404e64:	mov	x2, x21
  404e68:	mov	x1, x20
  404e6c:	mov	w0, w19
  404e70:	bl	404634 <__fxstatat@plt+0x2a94>
  404e74:	ldp	x19, x20, [sp, #16]
  404e78:	ldr	x21, [sp, #32]
  404e7c:	ldp	x29, x30, [sp], #112
  404e80:	ret
  404e84:	stp	x29, x30, [sp, #-16]!
  404e88:	mov	x29, sp
  404e8c:	mov	x4, #0xffffffffffffffff    	// #-1
  404e90:	bl	404e10 <__fxstatat@plt+0x3270>
  404e94:	ldp	x29, x30, [sp], #16
  404e98:	ret
  404e9c:	stp	x29, x30, [sp, #-16]!
  404ea0:	mov	x29, sp
  404ea4:	mov	x3, x2
  404ea8:	mov	x2, x1
  404eac:	mov	x1, x0
  404eb0:	mov	w0, #0x0                   	// #0
  404eb4:	bl	404e84 <__fxstatat@plt+0x32e4>
  404eb8:	ldp	x29, x30, [sp], #16
  404ebc:	ret
  404ec0:	stp	x29, x30, [sp, #-16]!
  404ec4:	mov	x29, sp
  404ec8:	mov	x4, x3
  404ecc:	mov	x3, x2
  404ed0:	mov	x2, x1
  404ed4:	mov	x1, x0
  404ed8:	mov	w0, #0x0                   	// #0
  404edc:	bl	404e10 <__fxstatat@plt+0x3270>
  404ee0:	ldp	x29, x30, [sp], #16
  404ee4:	ret
  404ee8:	stp	x29, x30, [sp, #-16]!
  404eec:	mov	x29, sp
  404ef0:	adrp	x3, 41d000 <__fxstatat@plt+0x1b460>
  404ef4:	add	x3, x3, #0x248
  404ef8:	add	x3, x3, #0x20
  404efc:	bl	404634 <__fxstatat@plt+0x2a94>
  404f00:	ldp	x29, x30, [sp], #16
  404f04:	ret
  404f08:	stp	x29, x30, [sp, #-16]!
  404f0c:	mov	x29, sp
  404f10:	mov	x2, x1
  404f14:	mov	x1, x0
  404f18:	mov	w0, #0x0                   	// #0
  404f1c:	bl	404ee8 <__fxstatat@plt+0x3348>
  404f20:	ldp	x29, x30, [sp], #16
  404f24:	ret
  404f28:	stp	x29, x30, [sp, #-16]!
  404f2c:	mov	x29, sp
  404f30:	mov	x2, #0xffffffffffffffff    	// #-1
  404f34:	bl	404ee8 <__fxstatat@plt+0x3348>
  404f38:	ldp	x29, x30, [sp], #16
  404f3c:	ret
  404f40:	stp	x29, x30, [sp, #-16]!
  404f44:	mov	x29, sp
  404f48:	mov	x1, x0
  404f4c:	mov	w0, #0x0                   	// #0
  404f50:	bl	404f28 <__fxstatat@plt+0x3388>
  404f54:	ldp	x29, x30, [sp], #16
  404f58:	ret
  404f5c:	stp	x29, x30, [sp, #-160]!
  404f60:	mov	x29, sp
  404f64:	str	x19, [sp, #16]
  404f68:	mov	x19, x0
  404f6c:	add	x2, sp, #0x20
  404f70:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  404f74:	add	x1, x1, #0x180
  404f78:	mov	w0, #0x0                   	// #0
  404f7c:	bl	401ad0 <__lxstat@plt>
  404f80:	cbnz	w0, 404fa4 <__fxstatat@plt+0x3404>
  404f84:	ldr	x0, [sp, #40]
  404f88:	str	x0, [x19]
  404f8c:	ldr	x0, [sp, #32]
  404f90:	str	x0, [x19, #8]
  404f94:	mov	x0, x19
  404f98:	ldr	x19, [sp, #16]
  404f9c:	ldp	x29, x30, [sp], #160
  404fa0:	ret
  404fa4:	mov	x0, #0x0                   	// #0
  404fa8:	b	404f98 <__fxstatat@plt+0x33f8>
  404fac:	sub	sp, sp, #0x50
  404fb0:	stp	x29, x30, [sp, #32]
  404fb4:	add	x29, sp, #0x20
  404fb8:	stp	x19, x20, [sp, #48]
  404fbc:	str	x21, [sp, #64]
  404fc0:	mov	x21, x0
  404fc4:	mov	x20, x4
  404fc8:	mov	x19, x5
  404fcc:	cbz	x1, 405090 <__fxstatat@plt+0x34f0>
  404fd0:	mov	x5, x3
  404fd4:	mov	x4, x2
  404fd8:	mov	x3, x1
  404fdc:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  404fe0:	add	x2, x2, #0xcb8
  404fe4:	mov	w1, #0x1                   	// #1
  404fe8:	bl	4019f0 <__fprintf_chk@plt>
  404fec:	mov	w2, #0x5                   	// #5
  404ff0:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  404ff4:	add	x1, x1, #0xcd0
  404ff8:	mov	x0, #0x0                   	// #0
  404ffc:	bl	401af0 <dcgettext@plt>
  405000:	mov	w4, #0x7e3                 	// #2019
  405004:	mov	x3, x0
  405008:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  40500c:	add	x2, x2, #0xfc8
  405010:	mov	w1, #0x1                   	// #1
  405014:	mov	x0, x21
  405018:	bl	4019f0 <__fprintf_chk@plt>
  40501c:	mov	w2, #0x5                   	// #5
  405020:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405024:	add	x1, x1, #0xcd8
  405028:	mov	x0, #0x0                   	// #0
  40502c:	bl	401af0 <dcgettext@plt>
  405030:	mov	x1, x21
  405034:	bl	401b00 <fputs_unlocked@plt>
  405038:	cmp	x19, #0x5
  40503c:	b.eq	405224 <__fxstatat@plt+0x3684>  // b.none
  405040:	b.hi	4050f4 <__fxstatat@plt+0x3554>  // b.pmore
  405044:	cmp	x19, #0x2
  405048:	b.eq	4051c0 <__fxstatat@plt+0x3620>  // b.none
  40504c:	b.ls	4050ac <__fxstatat@plt+0x350c>  // b.plast
  405050:	cmp	x19, #0x3
  405054:	b.eq	4051f0 <__fxstatat@plt+0x3650>  // b.none
  405058:	mov	w2, #0x5                   	// #5
  40505c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405060:	add	x1, x1, #0xdf0
  405064:	mov	x0, #0x0                   	// #0
  405068:	bl	401af0 <dcgettext@plt>
  40506c:	ldr	x6, [x20, #24]
  405070:	ldr	x5, [x20, #16]
  405074:	ldr	x4, [x20, #8]
  405078:	ldr	x3, [x20]
  40507c:	mov	x2, x0
  405080:	mov	w1, #0x1                   	// #1
  405084:	mov	x0, x21
  405088:	bl	4019f0 <__fprintf_chk@plt>
  40508c:	b	4050e0 <__fxstatat@plt+0x3540>
  405090:	mov	x4, x3
  405094:	mov	x3, x2
  405098:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  40509c:	add	x2, x2, #0xcc8
  4050a0:	mov	w1, #0x1                   	// #1
  4050a4:	bl	4019f0 <__fprintf_chk@plt>
  4050a8:	b	404fec <__fxstatat@plt+0x344c>
  4050ac:	cbz	x19, 4050e0 <__fxstatat@plt+0x3540>
  4050b0:	cmp	x19, #0x1
  4050b4:	b.ne	4052f8 <__fxstatat@plt+0x3758>  // b.any
  4050b8:	mov	w2, #0x5                   	// #5
  4050bc:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4050c0:	add	x1, x1, #0xda8
  4050c4:	mov	x0, #0x0                   	// #0
  4050c8:	bl	401af0 <dcgettext@plt>
  4050cc:	ldr	x3, [x20]
  4050d0:	mov	x2, x0
  4050d4:	mov	w1, #0x1                   	// #1
  4050d8:	mov	x0, x21
  4050dc:	bl	4019f0 <__fprintf_chk@plt>
  4050e0:	ldp	x19, x20, [sp, #48]
  4050e4:	ldr	x21, [sp, #64]
  4050e8:	ldp	x29, x30, [sp, #32]
  4050ec:	add	sp, sp, #0x50
  4050f0:	ret
  4050f4:	cmp	x19, #0x8
  4050f8:	b.eq	4052a4 <__fxstatat@plt+0x3704>  // b.none
  4050fc:	b.ls	405164 <__fxstatat@plt+0x35c4>  // b.plast
  405100:	cmp	x19, #0x9
  405104:	b.ne	4052f8 <__fxstatat@plt+0x3758>  // b.any
  405108:	mov	w2, #0x5                   	// #5
  40510c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405110:	add	x1, x1, #0xec0
  405114:	mov	x0, #0x0                   	// #0
  405118:	bl	401af0 <dcgettext@plt>
  40511c:	ldr	x1, [x20, #64]
  405120:	str	x1, [sp, #24]
  405124:	ldr	x1, [x20, #56]
  405128:	str	x1, [sp, #16]
  40512c:	ldr	x1, [x20, #48]
  405130:	str	x1, [sp, #8]
  405134:	ldr	x1, [x20, #40]
  405138:	str	x1, [sp]
  40513c:	ldr	x7, [x20, #32]
  405140:	ldr	x6, [x20, #24]
  405144:	ldr	x5, [x20, #16]
  405148:	ldr	x4, [x20, #8]
  40514c:	ldr	x3, [x20]
  405150:	mov	x2, x0
  405154:	mov	w1, #0x1                   	// #1
  405158:	mov	x0, x21
  40515c:	bl	4019f0 <__fprintf_chk@plt>
  405160:	b	4050e0 <__fxstatat@plt+0x3540>
  405164:	cmp	x19, #0x6
  405168:	b.eq	405260 <__fxstatat@plt+0x36c0>  // b.none
  40516c:	cmp	x19, #0x7
  405170:	b.ne	4052f8 <__fxstatat@plt+0x3758>  // b.any
  405174:	mov	w2, #0x5                   	// #5
  405178:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40517c:	add	x1, x1, #0xe60
  405180:	mov	x0, #0x0                   	// #0
  405184:	bl	401af0 <dcgettext@plt>
  405188:	ldr	x1, [x20, #48]
  40518c:	str	x1, [sp, #8]
  405190:	ldr	x1, [x20, #40]
  405194:	str	x1, [sp]
  405198:	ldr	x7, [x20, #32]
  40519c:	ldr	x6, [x20, #24]
  4051a0:	ldr	x5, [x20, #16]
  4051a4:	ldr	x4, [x20, #8]
  4051a8:	ldr	x3, [x20]
  4051ac:	mov	x2, x0
  4051b0:	mov	w1, #0x1                   	// #1
  4051b4:	mov	x0, x21
  4051b8:	bl	4019f0 <__fprintf_chk@plt>
  4051bc:	b	4050e0 <__fxstatat@plt+0x3540>
  4051c0:	mov	w2, #0x5                   	// #5
  4051c4:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4051c8:	add	x1, x1, #0xdb8
  4051cc:	mov	x0, #0x0                   	// #0
  4051d0:	bl	401af0 <dcgettext@plt>
  4051d4:	ldr	x4, [x20, #8]
  4051d8:	ldr	x3, [x20]
  4051dc:	mov	x2, x0
  4051e0:	mov	w1, #0x1                   	// #1
  4051e4:	mov	x0, x21
  4051e8:	bl	4019f0 <__fprintf_chk@plt>
  4051ec:	b	4050e0 <__fxstatat@plt+0x3540>
  4051f0:	mov	w2, #0x5                   	// #5
  4051f4:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4051f8:	add	x1, x1, #0xdd0
  4051fc:	mov	x0, #0x0                   	// #0
  405200:	bl	401af0 <dcgettext@plt>
  405204:	ldr	x5, [x20, #16]
  405208:	ldr	x4, [x20, #8]
  40520c:	ldr	x3, [x20]
  405210:	mov	x2, x0
  405214:	mov	w1, #0x1                   	// #1
  405218:	mov	x0, x21
  40521c:	bl	4019f0 <__fprintf_chk@plt>
  405220:	b	4050e0 <__fxstatat@plt+0x3540>
  405224:	mov	w2, #0x5                   	// #5
  405228:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40522c:	add	x1, x1, #0xe10
  405230:	mov	x0, #0x0                   	// #0
  405234:	bl	401af0 <dcgettext@plt>
  405238:	ldr	x7, [x20, #32]
  40523c:	ldr	x6, [x20, #24]
  405240:	ldr	x5, [x20, #16]
  405244:	ldr	x4, [x20, #8]
  405248:	ldr	x3, [x20]
  40524c:	mov	x2, x0
  405250:	mov	w1, #0x1                   	// #1
  405254:	mov	x0, x21
  405258:	bl	4019f0 <__fprintf_chk@plt>
  40525c:	b	4050e0 <__fxstatat@plt+0x3540>
  405260:	mov	w2, #0x5                   	// #5
  405264:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405268:	add	x1, x1, #0xe38
  40526c:	mov	x0, #0x0                   	// #0
  405270:	bl	401af0 <dcgettext@plt>
  405274:	ldr	x1, [x20, #40]
  405278:	str	x1, [sp]
  40527c:	ldr	x7, [x20, #32]
  405280:	ldr	x6, [x20, #24]
  405284:	ldr	x5, [x20, #16]
  405288:	ldr	x4, [x20, #8]
  40528c:	ldr	x3, [x20]
  405290:	mov	x2, x0
  405294:	mov	w1, #0x1                   	// #1
  405298:	mov	x0, x21
  40529c:	bl	4019f0 <__fprintf_chk@plt>
  4052a0:	b	4050e0 <__fxstatat@plt+0x3540>
  4052a4:	mov	w2, #0x5                   	// #5
  4052a8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4052ac:	add	x1, x1, #0xe90
  4052b0:	mov	x0, #0x0                   	// #0
  4052b4:	bl	401af0 <dcgettext@plt>
  4052b8:	ldr	x1, [x20, #56]
  4052bc:	str	x1, [sp, #16]
  4052c0:	ldr	x1, [x20, #48]
  4052c4:	str	x1, [sp, #8]
  4052c8:	ldr	x1, [x20, #40]
  4052cc:	str	x1, [sp]
  4052d0:	ldr	x7, [x20, #32]
  4052d4:	ldr	x6, [x20, #24]
  4052d8:	ldr	x5, [x20, #16]
  4052dc:	ldr	x4, [x20, #8]
  4052e0:	ldr	x3, [x20]
  4052e4:	mov	x2, x0
  4052e8:	mov	w1, #0x1                   	// #1
  4052ec:	mov	x0, x21
  4052f0:	bl	4019f0 <__fprintf_chk@plt>
  4052f4:	b	4050e0 <__fxstatat@plt+0x3540>
  4052f8:	mov	w2, #0x5                   	// #5
  4052fc:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405300:	add	x1, x1, #0xef8
  405304:	mov	x0, #0x0                   	// #0
  405308:	bl	401af0 <dcgettext@plt>
  40530c:	ldr	x1, [x20, #64]
  405310:	str	x1, [sp, #24]
  405314:	ldr	x1, [x20, #56]
  405318:	str	x1, [sp, #16]
  40531c:	ldr	x1, [x20, #48]
  405320:	str	x1, [sp, #8]
  405324:	ldr	x1, [x20, #40]
  405328:	str	x1, [sp]
  40532c:	ldr	x7, [x20, #32]
  405330:	ldr	x6, [x20, #24]
  405334:	ldr	x5, [x20, #16]
  405338:	ldr	x4, [x20, #8]
  40533c:	ldr	x3, [x20]
  405340:	mov	x2, x0
  405344:	mov	w1, #0x1                   	// #1
  405348:	mov	x0, x21
  40534c:	bl	4019f0 <__fprintf_chk@plt>
  405350:	b	4050e0 <__fxstatat@plt+0x3540>
  405354:	stp	x29, x30, [sp, #-16]!
  405358:	mov	x29, sp
  40535c:	ldr	x5, [x4]
  405360:	cbz	x5, 405380 <__fxstatat@plt+0x37e0>
  405364:	mov	x5, #0x0                   	// #0
  405368:	add	x5, x5, #0x1
  40536c:	ldr	x6, [x4, x5, lsl #3]
  405370:	cbnz	x6, 405368 <__fxstatat@plt+0x37c8>
  405374:	bl	404fac <__fxstatat@plt+0x340c>
  405378:	ldp	x29, x30, [sp], #16
  40537c:	ret
  405380:	mov	x5, #0x0                   	// #0
  405384:	b	405374 <__fxstatat@plt+0x37d4>
  405388:	stp	x29, x30, [sp, #-96]!
  40538c:	mov	x29, sp
  405390:	ldr	x7, [x4]
  405394:	ldr	w8, [x4, #24]
  405398:	ldr	x11, [x4, #8]
  40539c:	add	x4, sp, #0x10
  4053a0:	mov	x5, #0x0                   	// #0
  4053a4:	b	4053e0 <__fxstatat@plt+0x3840>
  4053a8:	add	w9, w8, #0x8
  4053ac:	cmp	w9, #0x0
  4053b0:	b.le	4053f4 <__fxstatat@plt+0x3854>
  4053b4:	add	x10, x7, #0xf
  4053b8:	mov	w8, w9
  4053bc:	mov	x6, x7
  4053c0:	and	x7, x10, #0xfffffffffffffff8
  4053c4:	ldr	x6, [x6]
  4053c8:	str	x6, [x4]
  4053cc:	cbz	x6, 405400 <__fxstatat@plt+0x3860>
  4053d0:	add	x5, x5, #0x1
  4053d4:	add	x4, x4, #0x8
  4053d8:	cmp	x5, #0xa
  4053dc:	b.eq	405400 <__fxstatat@plt+0x3860>  // b.none
  4053e0:	tbnz	w8, #31, 4053a8 <__fxstatat@plt+0x3808>
  4053e4:	add	x9, x7, #0xf
  4053e8:	mov	x6, x7
  4053ec:	and	x7, x9, #0xfffffffffffffff8
  4053f0:	b	4053c4 <__fxstatat@plt+0x3824>
  4053f4:	add	x6, x11, w8, sxtw
  4053f8:	mov	w8, w9
  4053fc:	b	4053c4 <__fxstatat@plt+0x3824>
  405400:	add	x4, sp, #0x10
  405404:	bl	404fac <__fxstatat@plt+0x340c>
  405408:	ldp	x29, x30, [sp], #96
  40540c:	ret
  405410:	stp	x29, x30, [sp, #-240]!
  405414:	mov	x29, sp
  405418:	str	x4, [sp, #208]
  40541c:	str	x5, [sp, #216]
  405420:	str	x6, [sp, #224]
  405424:	str	x7, [sp, #232]
  405428:	str	q0, [sp, #80]
  40542c:	str	q1, [sp, #96]
  405430:	str	q2, [sp, #112]
  405434:	str	q3, [sp, #128]
  405438:	str	q4, [sp, #144]
  40543c:	str	q5, [sp, #160]
  405440:	str	q6, [sp, #176]
  405444:	str	q7, [sp, #192]
  405448:	add	x4, sp, #0xf0
  40544c:	str	x4, [sp, #48]
  405450:	str	x4, [sp, #56]
  405454:	add	x4, sp, #0xd0
  405458:	str	x4, [sp, #64]
  40545c:	mov	w4, #0xffffffe0            	// #-32
  405460:	str	w4, [sp, #72]
  405464:	mov	w4, #0xffffff80            	// #-128
  405468:	str	w4, [sp, #76]
  40546c:	ldp	x4, x5, [sp, #48]
  405470:	stp	x4, x5, [sp, #16]
  405474:	ldp	x4, x5, [sp, #64]
  405478:	stp	x4, x5, [sp, #32]
  40547c:	add	x4, sp, #0x10
  405480:	bl	405388 <__fxstatat@plt+0x37e8>
  405484:	ldp	x29, x30, [sp], #240
  405488:	ret
  40548c:	stp	x29, x30, [sp, #-16]!
  405490:	mov	x29, sp
  405494:	mov	w2, #0x5                   	// #5
  405498:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40549c:	add	x1, x1, #0xf38
  4054a0:	mov	x0, #0x0                   	// #0
  4054a4:	bl	401af0 <dcgettext@plt>
  4054a8:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  4054ac:	add	x2, x2, #0xf50
  4054b0:	mov	x1, x0
  4054b4:	mov	w0, #0x1                   	// #1
  4054b8:	bl	4018e0 <__printf_chk@plt>
  4054bc:	mov	w2, #0x5                   	// #5
  4054c0:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4054c4:	add	x1, x1, #0xf68
  4054c8:	mov	x0, #0x0                   	// #0
  4054cc:	bl	401af0 <dcgettext@plt>
  4054d0:	adrp	x3, 409000 <__fxstatat@plt+0x7460>
  4054d4:	add	x3, x3, #0xfc0
  4054d8:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  4054dc:	add	x2, x2, #0xfe8
  4054e0:	mov	x1, x0
  4054e4:	mov	w0, #0x1                   	// #1
  4054e8:	bl	4018e0 <__printf_chk@plt>
  4054ec:	mov	w2, #0x5                   	// #5
  4054f0:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4054f4:	add	x1, x1, #0xf80
  4054f8:	mov	x0, #0x0                   	// #0
  4054fc:	bl	401af0 <dcgettext@plt>
  405500:	adrp	x1, 41d000 <__fxstatat@plt+0x1b460>
  405504:	ldr	x1, [x1, #704]
  405508:	bl	401b00 <fputs_unlocked@plt>
  40550c:	ldp	x29, x30, [sp], #16
  405510:	ret
  405514:	stp	x29, x30, [sp, #-32]!
  405518:	mov	x29, sp
  40551c:	str	x19, [sp, #16]
  405520:	mov	x19, x0
  405524:	bl	401890 <malloc@plt>
  405528:	cmp	x0, #0x0
  40552c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405530:	b.ne	405540 <__fxstatat@plt+0x39a0>  // b.any
  405534:	ldr	x19, [sp, #16]
  405538:	ldp	x29, x30, [sp], #32
  40553c:	ret
  405540:	bl	4057a0 <__fxstatat@plt+0x3c00>
  405544:	stp	x29, x30, [sp, #-16]!
  405548:	mov	x29, sp
  40554c:	mul	x3, x0, x1
  405550:	umulh	x2, x0, x1
  405554:	cmp	x2, #0x0
  405558:	cset	x2, ne  // ne = any
  40555c:	cmp	x3, #0x0
  405560:	csinc	x2, x2, xzr, ge  // ge = tcont
  405564:	cbnz	w2, 405578 <__fxstatat@plt+0x39d8>
  405568:	mul	x0, x0, x1
  40556c:	bl	405514 <__fxstatat@plt+0x3974>
  405570:	ldp	x29, x30, [sp], #16
  405574:	ret
  405578:	bl	4057a0 <__fxstatat@plt+0x3c00>
  40557c:	stp	x29, x30, [sp, #-16]!
  405580:	mov	x29, sp
  405584:	bl	405514 <__fxstatat@plt+0x3974>
  405588:	ldp	x29, x30, [sp], #16
  40558c:	ret
  405590:	stp	x29, x30, [sp, #-32]!
  405594:	mov	x29, sp
  405598:	cmp	x1, #0x0
  40559c:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4055a0:	b.ne	4055c8 <__fxstatat@plt+0x3a28>  // b.any
  4055a4:	str	x19, [sp, #16]
  4055a8:	mov	x19, x1
  4055ac:	bl	401930 <realloc@plt>
  4055b0:	cmp	x0, #0x0
  4055b4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4055b8:	b.ne	4055d4 <__fxstatat@plt+0x3a34>  // b.any
  4055bc:	ldr	x19, [sp, #16]
  4055c0:	ldp	x29, x30, [sp], #32
  4055c4:	ret
  4055c8:	bl	401a40 <free@plt>
  4055cc:	mov	x0, #0x0                   	// #0
  4055d0:	b	4055c0 <__fxstatat@plt+0x3a20>
  4055d4:	bl	4057a0 <__fxstatat@plt+0x3c00>
  4055d8:	stp	x29, x30, [sp, #-16]!
  4055dc:	mov	x29, sp
  4055e0:	mul	x4, x1, x2
  4055e4:	umulh	x3, x1, x2
  4055e8:	cmp	x3, #0x0
  4055ec:	cset	x3, ne  // ne = any
  4055f0:	cmp	x4, #0x0
  4055f4:	csinc	x3, x3, xzr, ge  // ge = tcont
  4055f8:	cbnz	w3, 40560c <__fxstatat@plt+0x3a6c>
  4055fc:	mul	x1, x1, x2
  405600:	bl	405590 <__fxstatat@plt+0x39f0>
  405604:	ldp	x29, x30, [sp], #16
  405608:	ret
  40560c:	bl	4057a0 <__fxstatat@plt+0x3c00>
  405610:	stp	x29, x30, [sp, #-16]!
  405614:	mov	x29, sp
  405618:	ldr	x3, [x1]
  40561c:	cbz	x0, 405650 <__fxstatat@plt+0x3ab0>
  405620:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  405624:	movk	x4, #0x5554
  405628:	udiv	x4, x4, x2
  40562c:	cmp	x4, x3
  405630:	b.ls	405684 <__fxstatat@plt+0x3ae4>  // b.plast
  405634:	add	x4, x3, #0x1
  405638:	add	x3, x4, x3, lsr #1
  40563c:	str	x3, [x1]
  405640:	mul	x1, x3, x2
  405644:	bl	405590 <__fxstatat@plt+0x39f0>
  405648:	ldp	x29, x30, [sp], #16
  40564c:	ret
  405650:	cbnz	x3, 405664 <__fxstatat@plt+0x3ac4>
  405654:	mov	x3, #0x80                  	// #128
  405658:	udiv	x3, x3, x2
  40565c:	cmp	x2, #0x80
  405660:	cinc	x3, x3, hi  // hi = pmore
  405664:	mul	x5, x3, x2
  405668:	umulh	x4, x3, x2
  40566c:	cmp	x4, #0x0
  405670:	cset	x4, ne  // ne = any
  405674:	cmp	x5, #0x0
  405678:	csinc	x4, x4, xzr, ge  // ge = tcont
  40567c:	cbz	w4, 40563c <__fxstatat@plt+0x3a9c>
  405680:	bl	4057a0 <__fxstatat@plt+0x3c00>
  405684:	bl	4057a0 <__fxstatat@plt+0x3c00>
  405688:	stp	x29, x30, [sp, #-16]!
  40568c:	mov	x29, sp
  405690:	mov	x2, x1
  405694:	ldr	x1, [x1]
  405698:	cbz	x0, 4056c4 <__fxstatat@plt+0x3b24>
  40569c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  4056a0:	movk	x3, #0x5553
  4056a4:	cmp	x1, x3
  4056a8:	b.hi	4056d0 <__fxstatat@plt+0x3b30>  // b.pmore
  4056ac:	add	x3, x1, #0x1
  4056b0:	add	x1, x3, x1, lsr #1
  4056b4:	str	x1, [x2]
  4056b8:	bl	405590 <__fxstatat@plt+0x39f0>
  4056bc:	ldp	x29, x30, [sp], #16
  4056c0:	ret
  4056c4:	cbz	x1, 4056d4 <__fxstatat@plt+0x3b34>
  4056c8:	tbz	x1, #63, 4056b4 <__fxstatat@plt+0x3b14>
  4056cc:	bl	4057a0 <__fxstatat@plt+0x3c00>
  4056d0:	bl	4057a0 <__fxstatat@plt+0x3c00>
  4056d4:	mov	x1, #0x80                  	// #128
  4056d8:	b	4056b4 <__fxstatat@plt+0x3b14>
  4056dc:	stp	x29, x30, [sp, #-32]!
  4056e0:	mov	x29, sp
  4056e4:	str	x19, [sp, #16]
  4056e8:	mov	x19, x0
  4056ec:	bl	405514 <__fxstatat@plt+0x3974>
  4056f0:	mov	x2, x19
  4056f4:	mov	w1, #0x0                   	// #0
  4056f8:	bl	401900 <memset@plt>
  4056fc:	ldr	x19, [sp, #16]
  405700:	ldp	x29, x30, [sp], #32
  405704:	ret
  405708:	stp	x29, x30, [sp, #-16]!
  40570c:	mov	x29, sp
  405710:	mul	x3, x0, x1
  405714:	umulh	x2, x0, x1
  405718:	cmp	x2, #0x0
  40571c:	cset	x2, ne  // ne = any
  405720:	cmp	x3, #0x0
  405724:	csinc	x2, x2, xzr, ge  // ge = tcont
  405728:	cbnz	w2, 40573c <__fxstatat@plt+0x3b9c>
  40572c:	bl	401910 <calloc@plt>
  405730:	cbz	x0, 40573c <__fxstatat@plt+0x3b9c>
  405734:	ldp	x29, x30, [sp], #16
  405738:	ret
  40573c:	bl	4057a0 <__fxstatat@plt+0x3c00>
  405740:	stp	x29, x30, [sp, #-32]!
  405744:	mov	x29, sp
  405748:	stp	x19, x20, [sp, #16]
  40574c:	mov	x20, x0
  405750:	mov	x19, x1
  405754:	mov	x0, x1
  405758:	bl	405514 <__fxstatat@plt+0x3974>
  40575c:	mov	x2, x19
  405760:	mov	x1, x20
  405764:	bl	401770 <memcpy@plt>
  405768:	ldp	x19, x20, [sp, #16]
  40576c:	ldp	x29, x30, [sp], #32
  405770:	ret
  405774:	stp	x29, x30, [sp, #-32]!
  405778:	mov	x29, sp
  40577c:	str	x19, [sp, #16]
  405780:	mov	x19, x0
  405784:	bl	4017b0 <strlen@plt>
  405788:	add	x1, x0, #0x1
  40578c:	mov	x0, x19
  405790:	bl	405740 <__fxstatat@plt+0x3ba0>
  405794:	ldr	x19, [sp, #16]
  405798:	ldp	x29, x30, [sp], #32
  40579c:	ret
  4057a0:	stp	x29, x30, [sp, #-32]!
  4057a4:	mov	x29, sp
  4057a8:	str	x19, [sp, #16]
  4057ac:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  4057b0:	ldr	w19, [x0, #576]
  4057b4:	mov	w2, #0x5                   	// #5
  4057b8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4057bc:	add	x1, x1, #0xff8
  4057c0:	mov	x0, #0x0                   	// #0
  4057c4:	bl	401af0 <dcgettext@plt>
  4057c8:	mov	x3, x0
  4057cc:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  4057d0:	add	x2, x2, #0x500
  4057d4:	mov	w1, #0x0                   	// #0
  4057d8:	mov	w0, w19
  4057dc:	bl	4017d0 <error@plt>
  4057e0:	bl	4019a0 <abort@plt>
  4057e4:	stp	x29, x30, [sp, #-16]!
  4057e8:	mov	x29, sp
  4057ec:	orr	w1, w1, #0x200
  4057f0:	bl	407130 <__fxstatat@plt+0x5590>
  4057f4:	cbz	x0, 405800 <__fxstatat@plt+0x3c60>
  4057f8:	ldp	x29, x30, [sp], #16
  4057fc:	ret
  405800:	bl	401b50 <__errno_location@plt>
  405804:	ldr	w0, [x0]
  405808:	cmp	w0, #0x16
  40580c:	b.eq	405814 <__fxstatat@plt+0x3c74>  // b.none
  405810:	bl	4057a0 <__fxstatat@plt+0x3c00>
  405814:	adrp	x3, 40b000 <__fxstatat@plt+0x9460>
  405818:	add	x3, x3, #0x30
  40581c:	mov	w2, #0x29                  	// #41
  405820:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405824:	add	x1, x1, #0x10
  405828:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  40582c:	add	x0, x0, #0x20
  405830:	bl	401b40 <__assert_fail@plt>
  405834:	ldr	w2, [x0, #72]
  405838:	mov	w0, #0x11                  	// #17
  40583c:	and	w2, w2, w0
  405840:	mov	w0, #0x1                   	// #1
  405844:	cmp	w2, #0x10
  405848:	b.eq	405858 <__fxstatat@plt+0x3cb8>  // b.none
  40584c:	mov	w0, #0x0                   	// #0
  405850:	cmp	w2, #0x11
  405854:	b.eq	40585c <__fxstatat@plt+0x3cbc>  // b.none
  405858:	ret
  40585c:	ldr	x0, [x1, #88]
  405860:	cmp	x0, #0x0
  405864:	cset	w0, ne  // ne = any
  405868:	b	405858 <__fxstatat@plt+0x3cb8>
  40586c:	mov	x6, x0
  405870:	sub	w3, w2, #0x1
  405874:	cbz	w2, 4058c4 <__fxstatat@plt+0x3d24>
  405878:	ldr	x2, [x0]
  40587c:	mov	w0, #0x0                   	// #0
  405880:	sxtw	x1, w1
  405884:	mov	w7, #0x1                   	// #1
  405888:	mov	w5, #0x0                   	// #0
  40588c:	b	4058a8 <__fxstatat@plt+0x3d08>
  405890:	mul	x2, x2, x1
  405894:	mov	w4, w5
  405898:	orr	w0, w0, w4
  40589c:	sub	w3, w3, #0x1
  4058a0:	cmn	w3, #0x1
  4058a4:	b.eq	4058bc <__fxstatat@plt+0x3d1c>  // b.none
  4058a8:	umulh	x4, x2, x1
  4058ac:	cbz	x4, 405890 <__fxstatat@plt+0x3cf0>
  4058b0:	mov	x2, #0xffffffffffffffff    	// #-1
  4058b4:	mov	w4, w7
  4058b8:	b	405898 <__fxstatat@plt+0x3cf8>
  4058bc:	str	x2, [x6]
  4058c0:	ret
  4058c4:	mov	w0, #0x0                   	// #0
  4058c8:	b	4058c0 <__fxstatat@plt+0x3d20>
  4058cc:	stp	x29, x30, [sp, #-96]!
  4058d0:	mov	x29, sp
  4058d4:	stp	x19, x20, [sp, #16]
  4058d8:	stp	x21, x22, [sp, #32]
  4058dc:	stp	x23, x24, [sp, #48]
  4058e0:	stp	x25, x26, [sp, #64]
  4058e4:	cmp	w2, #0x24
  4058e8:	b.hi	405928 <__fxstatat@plt+0x3d88>  // b.pmore
  4058ec:	mov	x25, x0
  4058f0:	mov	w24, w2
  4058f4:	mov	x23, x3
  4058f8:	mov	x21, x4
  4058fc:	cmp	x1, #0x0
  405900:	add	x0, sp, #0x58
  405904:	csel	x20, x0, x1, eq  // eq = none
  405908:	bl	401b50 <__errno_location@plt>
  40590c:	mov	x26, x0
  405910:	str	wzr, [x0]
  405914:	ldrb	w19, [x25]
  405918:	bl	401a20 <__ctype_b_loc@plt>
  40591c:	ldr	x2, [x0]
  405920:	mov	x0, x25
  405924:	b	40594c <__fxstatat@plt+0x3dac>
  405928:	adrp	x3, 40b000 <__fxstatat@plt+0x9460>
  40592c:	add	x3, x3, #0x78
  405930:	mov	w2, #0x54                  	// #84
  405934:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405938:	add	x1, x1, #0x40
  40593c:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  405940:	add	x0, x0, #0x50
  405944:	bl	401b40 <__assert_fail@plt>
  405948:	ldrb	w19, [x0, #1]!
  40594c:	and	x1, x19, #0xff
  405950:	ldrh	w1, [x2, x1, lsl #1]
  405954:	tbnz	w1, #13, 405948 <__fxstatat@plt+0x3da8>
  405958:	mov	w22, #0x4                   	// #4
  40595c:	cmp	w19, #0x2d
  405960:	b.eq	405aa4 <__fxstatat@plt+0x3f04>  // b.none
  405964:	mov	w2, w24
  405968:	mov	x1, x20
  40596c:	mov	x0, x25
  405970:	bl	4017a0 <strtoul@plt>
  405974:	str	x0, [sp, #80]
  405978:	ldr	x24, [x20]
  40597c:	cmp	x24, x25
  405980:	b.eq	4059a0 <__fxstatat@plt+0x3e00>  // b.none
  405984:	ldr	w1, [x26]
  405988:	cbz	w1, 405a8c <__fxstatat@plt+0x3eec>
  40598c:	mov	w22, #0x4                   	// #4
  405990:	cmp	w1, #0x22
  405994:	b.ne	405aa4 <__fxstatat@plt+0x3f04>  // b.any
  405998:	mov	w22, #0x1                   	// #1
  40599c:	b	405a90 <__fxstatat@plt+0x3ef0>
  4059a0:	cbz	x21, 405c98 <__fxstatat@plt+0x40f8>
  4059a4:	ldrb	w1, [x25]
  4059a8:	cbz	w1, 405aa4 <__fxstatat@plt+0x3f04>
  4059ac:	mov	x0, x21
  4059b0:	bl	401a70 <strchr@plt>
  4059b4:	cbz	x0, 405ca0 <__fxstatat@plt+0x4100>
  4059b8:	mov	x0, #0x1                   	// #1
  4059bc:	str	x0, [sp, #80]
  4059c0:	ldrb	w19, [x24]
  4059c4:	mov	w22, #0x0                   	// #0
  4059c8:	mov	w1, w19
  4059cc:	mov	x0, x21
  4059d0:	bl	401a70 <strchr@plt>
  4059d4:	cbz	x0, 405ac8 <__fxstatat@plt+0x3f28>
  4059d8:	sub	w0, w19, #0x45
  4059dc:	and	w0, w0, #0xff
  4059e0:	cmp	w0, #0x2f
  4059e4:	b.hi	405af0 <__fxstatat@plt+0x3f50>  // b.pmore
  4059e8:	mov	x2, #0x1                   	// #1
  4059ec:	lsl	x0, x2, x0
  4059f0:	mov	w25, #0x1                   	// #1
  4059f4:	mov	w1, #0x400                 	// #1024
  4059f8:	mov	x2, #0x8945                	// #35141
  4059fc:	movk	x2, #0x30, lsl #16
  405a00:	movk	x2, #0x8144, lsl #32
  405a04:	tst	x0, x2
  405a08:	b.eq	405a48 <__fxstatat@plt+0x3ea8>  // b.none
  405a0c:	mov	w1, #0x30                  	// #48
  405a10:	mov	x0, x21
  405a14:	bl	401a70 <strchr@plt>
  405a18:	cbz	x0, 405afc <__fxstatat@plt+0x3f5c>
  405a1c:	ldrb	w0, [x24, #1]
  405a20:	cmp	w0, #0x44
  405a24:	b.eq	405b08 <__fxstatat@plt+0x3f68>  // b.none
  405a28:	cmp	w0, #0x69
  405a2c:	b.eq	405ad8 <__fxstatat@plt+0x3f38>  // b.none
  405a30:	cmp	w0, #0x42
  405a34:	mov	w25, #0x2                   	// #2
  405a38:	csinc	w25, w25, wzr, eq  // eq = none
  405a3c:	mov	w1, #0x400                 	// #1024
  405a40:	mov	w0, #0x3e8                 	// #1000
  405a44:	csel	w1, w1, w0, ne  // ne = any
  405a48:	cmp	w19, #0x5a
  405a4c:	b.eq	405c50 <__fxstatat@plt+0x40b0>  // b.none
  405a50:	b.hi	405b70 <__fxstatat@plt+0x3fd0>  // b.pmore
  405a54:	cmp	w19, #0x4d
  405a58:	b.eq	405bf0 <__fxstatat@plt+0x4050>  // b.none
  405a5c:	b.hi	405b38 <__fxstatat@plt+0x3f98>  // b.pmore
  405a60:	cmp	w19, #0x45
  405a64:	b.eq	405c20 <__fxstatat@plt+0x4080>  // b.none
  405a68:	b.ls	405b14 <__fxstatat@plt+0x3f74>  // b.plast
  405a6c:	cmp	w19, #0x47
  405a70:	b.eq	405bb4 <__fxstatat@plt+0x4014>  // b.none
  405a74:	cmp	w19, #0x4b
  405a78:	b.ne	405c60 <__fxstatat@plt+0x40c0>  // b.any
  405a7c:	mov	w2, #0x1                   	// #1
  405a80:	add	x0, sp, #0x50
  405a84:	bl	40586c <__fxstatat@plt+0x3ccc>
  405a88:	b	405c74 <__fxstatat@plt+0x40d4>
  405a8c:	mov	w22, #0x0                   	// #0
  405a90:	cbz	x21, 405ac0 <__fxstatat@plt+0x3f20>
  405a94:	ldrb	w19, [x24]
  405a98:	cbnz	w19, 4059c8 <__fxstatat@plt+0x3e28>
  405a9c:	ldr	x0, [sp, #80]
  405aa0:	str	x0, [x23]
  405aa4:	mov	w0, w22
  405aa8:	ldp	x19, x20, [sp, #16]
  405aac:	ldp	x21, x22, [sp, #32]
  405ab0:	ldp	x23, x24, [sp, #48]
  405ab4:	ldp	x25, x26, [sp, #64]
  405ab8:	ldp	x29, x30, [sp], #96
  405abc:	ret
  405ac0:	str	x0, [x23]
  405ac4:	b	405aa4 <__fxstatat@plt+0x3f04>
  405ac8:	ldr	x0, [sp, #80]
  405acc:	str	x0, [x23]
  405ad0:	orr	w22, w22, #0x2
  405ad4:	b	405aa4 <__fxstatat@plt+0x3f04>
  405ad8:	ldrb	w0, [x24, #2]
  405adc:	cmp	w0, #0x42
  405ae0:	mov	w25, #0x3                   	// #3
  405ae4:	csinc	w25, w25, wzr, eq  // eq = none
  405ae8:	mov	w1, #0x400                 	// #1024
  405aec:	b	405a48 <__fxstatat@plt+0x3ea8>
  405af0:	mov	w25, #0x1                   	// #1
  405af4:	mov	w1, #0x400                 	// #1024
  405af8:	b	405a48 <__fxstatat@plt+0x3ea8>
  405afc:	mov	w25, #0x1                   	// #1
  405b00:	mov	w1, #0x400                 	// #1024
  405b04:	b	405a48 <__fxstatat@plt+0x3ea8>
  405b08:	mov	w25, #0x2                   	// #2
  405b0c:	mov	w1, #0x3e8                 	// #1000
  405b10:	b	405a48 <__fxstatat@plt+0x3ea8>
  405b14:	cmp	w19, #0x42
  405b18:	b.ne	405c60 <__fxstatat@plt+0x40c0>  // b.any
  405b1c:	ldr	x0, [sp, #80]
  405b20:	cmp	xzr, x0, lsr #54
  405b24:	b.ne	405c10 <__fxstatat@plt+0x4070>  // b.any
  405b28:	lsl	x0, x0, #10
  405b2c:	str	x0, [sp, #80]
  405b30:	mov	w0, #0x0                   	// #0
  405b34:	b	405c74 <__fxstatat@plt+0x40d4>
  405b38:	cmp	w19, #0x54
  405b3c:	b.eq	405c30 <__fxstatat@plt+0x4090>  // b.none
  405b40:	cmp	w19, #0x59
  405b44:	b.ne	405b58 <__fxstatat@plt+0x3fb8>  // b.any
  405b48:	mov	w2, #0x8                   	// #8
  405b4c:	add	x0, sp, #0x50
  405b50:	bl	40586c <__fxstatat@plt+0x3ccc>
  405b54:	b	405c74 <__fxstatat@plt+0x40d4>
  405b58:	cmp	w19, #0x50
  405b5c:	b.ne	405c60 <__fxstatat@plt+0x40c0>  // b.any
  405b60:	mov	w2, #0x5                   	// #5
  405b64:	add	x0, sp, #0x50
  405b68:	bl	40586c <__fxstatat@plt+0x3ccc>
  405b6c:	b	405c74 <__fxstatat@plt+0x40d4>
  405b70:	cmp	w19, #0x6b
  405b74:	b.eq	405a7c <__fxstatat@plt+0x3edc>  // b.none
  405b78:	b.ls	405ba4 <__fxstatat@plt+0x4004>  // b.plast
  405b7c:	cmp	w19, #0x74
  405b80:	b.eq	405c30 <__fxstatat@plt+0x4090>  // b.none
  405b84:	cmp	w19, #0x77
  405b88:	b.ne	405be8 <__fxstatat@plt+0x4048>  // b.any
  405b8c:	ldr	x0, [sp, #80]
  405b90:	tbnz	x0, #63, 405c40 <__fxstatat@plt+0x40a0>
  405b94:	lsl	x0, x0, #1
  405b98:	str	x0, [sp, #80]
  405b9c:	mov	w0, #0x0                   	// #0
  405ba0:	b	405c74 <__fxstatat@plt+0x40d4>
  405ba4:	cmp	w19, #0x63
  405ba8:	b.eq	405c70 <__fxstatat@plt+0x40d0>  // b.none
  405bac:	cmp	w19, #0x67
  405bb0:	b.ne	405bc4 <__fxstatat@plt+0x4024>  // b.any
  405bb4:	mov	w2, #0x3                   	// #3
  405bb8:	add	x0, sp, #0x50
  405bbc:	bl	40586c <__fxstatat@plt+0x3ccc>
  405bc0:	b	405c74 <__fxstatat@plt+0x40d4>
  405bc4:	cmp	w19, #0x62
  405bc8:	b.ne	405c60 <__fxstatat@plt+0x40c0>  // b.any
  405bcc:	ldr	x0, [sp, #80]
  405bd0:	cmp	xzr, x0, lsr #55
  405bd4:	b.ne	405c00 <__fxstatat@plt+0x4060>  // b.any
  405bd8:	lsl	x0, x0, #9
  405bdc:	str	x0, [sp, #80]
  405be0:	mov	w0, #0x0                   	// #0
  405be4:	b	405c74 <__fxstatat@plt+0x40d4>
  405be8:	cmp	w19, #0x6d
  405bec:	b.ne	405c60 <__fxstatat@plt+0x40c0>  // b.any
  405bf0:	mov	w2, #0x2                   	// #2
  405bf4:	add	x0, sp, #0x50
  405bf8:	bl	40586c <__fxstatat@plt+0x3ccc>
  405bfc:	b	405c74 <__fxstatat@plt+0x40d4>
  405c00:	mov	x0, #0xffffffffffffffff    	// #-1
  405c04:	str	x0, [sp, #80]
  405c08:	mov	w0, #0x1                   	// #1
  405c0c:	b	405c74 <__fxstatat@plt+0x40d4>
  405c10:	mov	x0, #0xffffffffffffffff    	// #-1
  405c14:	str	x0, [sp, #80]
  405c18:	mov	w0, #0x1                   	// #1
  405c1c:	b	405c74 <__fxstatat@plt+0x40d4>
  405c20:	mov	w2, #0x6                   	// #6
  405c24:	add	x0, sp, #0x50
  405c28:	bl	40586c <__fxstatat@plt+0x3ccc>
  405c2c:	b	405c74 <__fxstatat@plt+0x40d4>
  405c30:	mov	w2, #0x4                   	// #4
  405c34:	add	x0, sp, #0x50
  405c38:	bl	40586c <__fxstatat@plt+0x3ccc>
  405c3c:	b	405c74 <__fxstatat@plt+0x40d4>
  405c40:	mov	x0, #0xffffffffffffffff    	// #-1
  405c44:	str	x0, [sp, #80]
  405c48:	mov	w0, #0x1                   	// #1
  405c4c:	b	405c74 <__fxstatat@plt+0x40d4>
  405c50:	mov	w2, #0x7                   	// #7
  405c54:	add	x0, sp, #0x50
  405c58:	bl	40586c <__fxstatat@plt+0x3ccc>
  405c5c:	b	405c74 <__fxstatat@plt+0x40d4>
  405c60:	ldr	x0, [sp, #80]
  405c64:	str	x0, [x23]
  405c68:	orr	w22, w22, #0x2
  405c6c:	b	405aa4 <__fxstatat@plt+0x3f04>
  405c70:	mov	w0, #0x0                   	// #0
  405c74:	orr	w22, w22, w0
  405c78:	ldr	x0, [x20]
  405c7c:	add	x1, x0, w25, sxtw
  405c80:	str	x1, [x20]
  405c84:	ldrb	w1, [x0, w25, sxtw]
  405c88:	orr	w0, w22, #0x2
  405c8c:	cmp	w1, #0x0
  405c90:	csel	w22, w0, w22, ne  // ne = any
  405c94:	b	405a9c <__fxstatat@plt+0x3efc>
  405c98:	mov	w22, #0x4                   	// #4
  405c9c:	b	405aa4 <__fxstatat@plt+0x3f04>
  405ca0:	mov	w22, #0x4                   	// #4
  405ca4:	b	405aa4 <__fxstatat@plt+0x3f04>
  405ca8:	ldr	x3, [x0, #8]
  405cac:	ldr	x2, [x1, #8]
  405cb0:	cmp	x3, x2
  405cb4:	b.eq	405cc0 <__fxstatat@plt+0x4120>  // b.none
  405cb8:	mov	w0, #0x0                   	// #0
  405cbc:	ret
  405cc0:	ldr	x2, [x0]
  405cc4:	ldr	x0, [x1]
  405cc8:	cmp	x2, x0
  405ccc:	cset	w0, eq  // eq = none
  405cd0:	b	405cbc <__fxstatat@plt+0x411c>
  405cd4:	ldr	x0, [x0, #8]
  405cd8:	udiv	x2, x0, x1
  405cdc:	msub	x0, x2, x1, x0
  405ce0:	ret
  405ce4:	ldr	x0, [x0]
  405ce8:	udiv	x2, x0, x1
  405cec:	msub	x0, x2, x1, x0
  405cf0:	ret
  405cf4:	ldr	x2, [x0]
  405cf8:	ldr	x0, [x1]
  405cfc:	cmp	x2, x0
  405d00:	cset	w0, eq  // eq = none
  405d04:	ret
  405d08:	ldr	x0, [x0]
  405d0c:	ldr	x2, [x0, #128]
  405d10:	ldr	x0, [x1]
  405d14:	ldr	x0, [x0, #128]
  405d18:	cmp	x2, x0
  405d1c:	b.cc	405d2c <__fxstatat@plt+0x418c>  // b.lo, b.ul, b.last
  405d20:	cmp	x2, x0
  405d24:	cset	w0, hi  // hi = pmore
  405d28:	ret
  405d2c:	mov	w0, #0xffffffff            	// #-1
  405d30:	b	405d28 <__fxstatat@plt+0x4188>
  405d34:	stp	x29, x30, [sp, #-32]!
  405d38:	mov	x29, sp
  405d3c:	str	x19, [sp, #16]
  405d40:	mov	x19, x0
  405d44:	ldr	x0, [x0, #48]
  405d48:	add	x1, x1, #0x100
  405d4c:	adds	x1, x1, x0
  405d50:	b.cs	405d78 <__fxstatat@plt+0x41d8>  // b.hs, b.nlast
  405d54:	str	x1, [x19, #48]
  405d58:	ldr	x0, [x19, #32]
  405d5c:	bl	401930 <realloc@plt>
  405d60:	cbz	x0, 405d98 <__fxstatat@plt+0x41f8>
  405d64:	str	x0, [x19, #32]
  405d68:	mov	w0, #0x1                   	// #1
  405d6c:	ldr	x19, [sp, #16]
  405d70:	ldp	x29, x30, [sp], #32
  405d74:	ret
  405d78:	ldr	x0, [x19, #32]
  405d7c:	bl	401a40 <free@plt>
  405d80:	str	xzr, [x19, #32]
  405d84:	bl	401b50 <__errno_location@plt>
  405d88:	mov	w1, #0x24                  	// #36
  405d8c:	str	w1, [x0]
  405d90:	mov	w0, #0x0                   	// #0
  405d94:	b	405d6c <__fxstatat@plt+0x41cc>
  405d98:	ldr	x0, [x19, #32]
  405d9c:	bl	401a40 <free@plt>
  405da0:	str	xzr, [x19, #32]
  405da4:	mov	w0, #0x0                   	// #0
  405da8:	b	405d6c <__fxstatat@plt+0x41cc>
  405dac:	stp	x29, x30, [sp, #-48]!
  405db0:	mov	x29, sp
  405db4:	stp	x19, x20, [sp, #16]
  405db8:	str	x21, [sp, #32]
  405dbc:	mov	x20, x0
  405dc0:	mov	x19, x1
  405dc4:	and	w2, w2, #0xff
  405dc8:	add	x21, x1, #0x78
  405dcc:	ldr	x0, [x1, #88]
  405dd0:	cbnz	x0, 405ddc <__fxstatat@plt+0x423c>
  405dd4:	ldr	w0, [x20, #72]
  405dd8:	tbnz	w0, #0, 405dec <__fxstatat@plt+0x424c>
  405ddc:	ldr	w0, [x20, #72]
  405de0:	tst	x0, #0x2
  405de4:	ccmp	w2, #0x0, #0x0, eq  // eq = none
  405de8:	b.eq	405e64 <__fxstatat@plt+0x42c4>  // b.none
  405dec:	mov	x2, x21
  405df0:	ldr	x1, [x19, #48]
  405df4:	mov	w0, #0x0                   	// #0
  405df8:	bl	401b60 <__xstat@plt>
  405dfc:	cbz	w0, 405e80 <__fxstatat@plt+0x42e0>
  405e00:	bl	401b50 <__errno_location@plt>
  405e04:	mov	x20, x0
  405e08:	ldr	w0, [x0]
  405e0c:	cmp	w0, #0x2
  405e10:	b.ne	405e34 <__fxstatat@plt+0x4294>  // b.any
  405e14:	mov	x2, x21
  405e18:	ldr	x1, [x19, #48]
  405e1c:	mov	w0, #0x0                   	// #0
  405e20:	bl	401ad0 <__lxstat@plt>
  405e24:	cbnz	w0, 405e34 <__fxstatat@plt+0x4294>
  405e28:	str	wzr, [x20]
  405e2c:	mov	w0, #0xd                   	// #13
  405e30:	b	405ea8 <__fxstatat@plt+0x4308>
  405e34:	ldr	w0, [x20]
  405e38:	str	w0, [x19, #64]
  405e3c:	stp	xzr, xzr, [x19, #120]
  405e40:	stp	xzr, xzr, [x21, #16]
  405e44:	stp	xzr, xzr, [x21, #32]
  405e48:	stp	xzr, xzr, [x21, #48]
  405e4c:	stp	xzr, xzr, [x21, #64]
  405e50:	stp	xzr, xzr, [x21, #80]
  405e54:	stp	xzr, xzr, [x21, #96]
  405e58:	stp	xzr, xzr, [x21, #112]
  405e5c:	mov	w0, #0xa                   	// #10
  405e60:	b	405ea8 <__fxstatat@plt+0x4308>
  405e64:	mov	w4, #0x100                 	// #256
  405e68:	mov	x3, x21
  405e6c:	ldr	x2, [x19, #48]
  405e70:	ldr	w1, [x20, #44]
  405e74:	mov	w0, #0x0                   	// #0
  405e78:	bl	401ba0 <__fxstatat@plt>
  405e7c:	cbnz	w0, 405eb8 <__fxstatat@plt+0x4318>
  405e80:	ldr	w0, [x19, #136]
  405e84:	and	w0, w0, #0xf000
  405e88:	cmp	w0, #0x4, lsl #12
  405e8c:	b.eq	405ec8 <__fxstatat@plt+0x4328>  // b.none
  405e90:	cmp	w0, #0xa, lsl #12
  405e94:	b.eq	405f3c <__fxstatat@plt+0x439c>  // b.none
  405e98:	cmp	w0, #0x8, lsl #12
  405e9c:	mov	w0, #0x3                   	// #3
  405ea0:	mov	w1, #0x8                   	// #8
  405ea4:	csel	w0, w0, w1, ne  // ne = any
  405ea8:	ldp	x19, x20, [sp, #16]
  405eac:	ldr	x21, [sp, #32]
  405eb0:	ldp	x29, x30, [sp], #48
  405eb4:	ret
  405eb8:	bl	401b50 <__errno_location@plt>
  405ebc:	ldr	w0, [x0]
  405ec0:	str	w0, [x19, #64]
  405ec4:	b	405e3c <__fxstatat@plt+0x429c>
  405ec8:	ldr	w1, [x19, #140]
  405ecc:	mov	w0, #0xffffffff            	// #-1
  405ed0:	cmp	w1, #0x1
  405ed4:	b.ls	405ef4 <__fxstatat@plt+0x4354>  // b.plast
  405ed8:	ldr	x2, [x19, #88]
  405edc:	cmp	x2, #0x0
  405ee0:	b.le	405ef4 <__fxstatat@plt+0x4354>
  405ee4:	ldr	w0, [x20, #72]
  405ee8:	tst	x0, #0x20
  405eec:	cset	w0, eq  // eq = none
  405ef0:	sub	w0, w1, w0, lsl #1
  405ef4:	str	w0, [x19, #104]
  405ef8:	ldrb	w1, [x19, #248]
  405efc:	mov	w0, #0x1                   	// #1
  405f00:	cmp	w1, #0x2e
  405f04:	b.ne	405ea8 <__fxstatat@plt+0x4308>  // b.any
  405f08:	ldrb	w0, [x19, #249]
  405f0c:	cbz	w0, 405f28 <__fxstatat@plt+0x4388>
  405f10:	ldr	w1, [x19, #248]
  405f14:	and	w1, w1, #0xffff00
  405f18:	mov	w0, #0x1                   	// #1
  405f1c:	mov	w2, #0x2e00                	// #11776
  405f20:	cmp	w1, w2
  405f24:	b.ne	405ea8 <__fxstatat@plt+0x4308>  // b.any
  405f28:	ldr	x0, [x19, #88]
  405f2c:	cmp	x0, #0x0
  405f30:	mov	w0, #0x5                   	// #5
  405f34:	csinc	w0, w0, wzr, ne  // ne = any
  405f38:	b	405ea8 <__fxstatat@plt+0x4308>
  405f3c:	mov	w0, #0xc                   	// #12
  405f40:	b	405ea8 <__fxstatat@plt+0x4308>
  405f44:	stp	x29, x30, [sp, #-48]!
  405f48:	mov	x29, sp
  405f4c:	stp	x19, x20, [sp, #16]
  405f50:	stp	x21, x22, [sp, #32]
  405f54:	mov	x21, x0
  405f58:	mov	x19, x1
  405f5c:	mov	x20, x2
  405f60:	ldr	x22, [x0, #64]
  405f64:	ldr	x1, [x0, #56]
  405f68:	cmp	x1, x2
  405f6c:	b.cs	405f98 <__fxstatat@plt+0x43f8>  // b.hs, b.nlast
  405f70:	add	x1, x2, #0x28
  405f74:	str	x1, [x0, #56]
  405f78:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
  405f7c:	cmp	x1, x0
  405f80:	b.hi	406008 <__fxstatat@plt+0x4468>  // b.pmore
  405f84:	lsl	x1, x1, #3
  405f88:	ldr	x0, [x21, #16]
  405f8c:	bl	401930 <realloc@plt>
  405f90:	cbz	x0, 406008 <__fxstatat@plt+0x4468>
  405f94:	str	x0, [x21, #16]
  405f98:	ldr	x1, [x21, #16]
  405f9c:	cbz	x19, 405fac <__fxstatat@plt+0x440c>
  405fa0:	str	x19, [x1], #8
  405fa4:	ldr	x19, [x19, #16]
  405fa8:	cbnz	x19, 405fa0 <__fxstatat@plt+0x4400>
  405fac:	mov	x3, x22
  405fb0:	mov	x2, #0x8                   	// #8
  405fb4:	mov	x1, x20
  405fb8:	ldr	x0, [x21, #16]
  405fbc:	bl	401810 <qsort@plt>
  405fc0:	ldr	x6, [x21, #16]
  405fc4:	ldr	x0, [x6]
  405fc8:	subs	x5, x20, #0x1
  405fcc:	b.eq	405ff0 <__fxstatat@plt+0x4450>  // b.none
  405fd0:	mov	x2, x5
  405fd4:	mov	x1, x6
  405fd8:	ldr	x3, [x1]
  405fdc:	ldr	x4, [x1, #8]!
  405fe0:	str	x4, [x3, #16]
  405fe4:	subs	x2, x2, #0x1
  405fe8:	b.ne	405fd8 <__fxstatat@plt+0x4438>  // b.any
  405fec:	add	x6, x6, x5, lsl #3
  405ff0:	ldr	x1, [x6]
  405ff4:	str	xzr, [x1, #16]
  405ff8:	ldp	x19, x20, [sp, #16]
  405ffc:	ldp	x21, x22, [sp, #32]
  406000:	ldp	x29, x30, [sp], #48
  406004:	ret
  406008:	ldr	x0, [x21, #16]
  40600c:	bl	401a40 <free@plt>
  406010:	str	xzr, [x21, #16]
  406014:	str	xzr, [x21, #56]
  406018:	mov	x0, x19
  40601c:	b	405ff8 <__fxstatat@plt+0x4458>
  406020:	stp	x29, x30, [sp, #-48]!
  406024:	mov	x29, sp
  406028:	stp	x19, x20, [sp, #16]
  40602c:	stp	x21, x22, [sp, #32]
  406030:	mov	x21, x0
  406034:	mov	x22, x1
  406038:	mov	x20, x2
  40603c:	add	x0, x2, #0x100
  406040:	and	x0, x0, #0xfffffffffffffff8
  406044:	bl	401890 <malloc@plt>
  406048:	mov	x19, x0
  40604c:	cbz	x0, 406094 <__fxstatat@plt+0x44f4>
  406050:	mov	x2, x20
  406054:	mov	x1, x22
  406058:	add	x0, x0, #0xf8
  40605c:	bl	401770 <memcpy@plt>
  406060:	add	x0, x19, x20
  406064:	strb	wzr, [x0, #248]
  406068:	str	x20, [x19, #96]
  40606c:	str	x21, [x19, #80]
  406070:	ldr	x0, [x21, #32]
  406074:	str	x0, [x19, #56]
  406078:	str	wzr, [x19, #64]
  40607c:	str	xzr, [x19, #24]
  406080:	strh	wzr, [x19, #110]
  406084:	mov	w0, #0x3                   	// #3
  406088:	strh	w0, [x19, #112]
  40608c:	str	xzr, [x19, #32]
  406090:	str	xzr, [x19, #40]
  406094:	mov	x0, x19
  406098:	ldp	x19, x20, [sp, #16]
  40609c:	ldp	x21, x22, [sp, #32]
  4060a0:	ldp	x29, x30, [sp], #48
  4060a4:	ret
  4060a8:	stp	x29, x30, [sp, #-32]!
  4060ac:	mov	x29, sp
  4060b0:	str	x19, [sp, #16]
  4060b4:	mov	x19, x0
  4060b8:	ldr	w1, [x0, #72]
  4060bc:	mov	w0, #0x102                 	// #258
  4060c0:	tst	w1, w0
  4060c4:	b.eq	406104 <__fxstatat@plt+0x4564>  // b.none
  4060c8:	adrp	x4, 401000 <mbrtowc@plt-0x760>
  4060cc:	add	x4, x4, #0xa40
  4060d0:	adrp	x3, 405000 <__fxstatat@plt+0x3460>
  4060d4:	add	x3, x3, #0xca8
  4060d8:	adrp	x2, 405000 <__fxstatat@plt+0x3460>
  4060dc:	add	x2, x2, #0xcd4
  4060e0:	mov	x1, #0x0                   	// #0
  4060e4:	mov	x0, #0x1f                  	// #31
  4060e8:	bl	4089ac <__fxstatat@plt+0x6e0c>
  4060ec:	str	x0, [x19, #88]
  4060f0:	cmp	x0, #0x0
  4060f4:	cset	w0, ne  // ne = any
  4060f8:	ldr	x19, [sp, #16]
  4060fc:	ldp	x29, x30, [sp], #32
  406100:	ret
  406104:	mov	x0, #0x20                  	// #32
  406108:	bl	401890 <malloc@plt>
  40610c:	str	x0, [x19, #88]
  406110:	cbz	x0, 406120 <__fxstatat@plt+0x4580>
  406114:	bl	407fa4 <__fxstatat@plt+0x6404>
  406118:	mov	w0, #0x1                   	// #1
  40611c:	b	4060f8 <__fxstatat@plt+0x4558>
  406120:	mov	w0, #0x0                   	// #0
  406124:	b	4060f8 <__fxstatat@plt+0x4558>
  406128:	stp	x29, x30, [sp, #-16]!
  40612c:	mov	x29, sp
  406130:	mov	x3, x0
  406134:	mov	x0, x1
  406138:	ldr	w4, [x3, #72]
  40613c:	lsl	w2, w4, #11
  406140:	and	w2, w2, #0x8000
  406144:	mov	w1, #0x4900                	// #18688
  406148:	movk	w1, #0x8, lsl #16
  40614c:	orr	w2, w2, w1
  406150:	tbz	w4, #9, 406168 <__fxstatat@plt+0x45c8>
  406154:	mov	x1, x0
  406158:	ldr	w0, [x3, #44]
  40615c:	bl	409138 <__fxstatat@plt+0x7598>
  406160:	ldp	x29, x30, [sp], #16
  406164:	ret
  406168:	mov	w1, w2
  40616c:	bl	40806c <__fxstatat@plt+0x64cc>
  406170:	b	406160 <__fxstatat@plt+0x45c0>
  406174:	stp	x29, x30, [sp, #-32]!
  406178:	mov	x29, sp
  40617c:	stp	x19, x20, [sp, #16]
  406180:	mov	x19, x0
  406184:	cbnz	x0, 4061a4 <__fxstatat@plt+0x4604>
  406188:	ldp	x19, x20, [sp, #16]
  40618c:	ldp	x29, x30, [sp], #32
  406190:	ret
  406194:	bl	401940 <closedir@plt>
  406198:	mov	x0, x20
  40619c:	bl	401a40 <free@plt>
  4061a0:	cbz	x19, 406188 <__fxstatat@plt+0x45e8>
  4061a4:	mov	x20, x19
  4061a8:	ldr	x19, [x19, #16]
  4061ac:	ldr	x0, [x20, #24]
  4061b0:	cbnz	x0, 406194 <__fxstatat@plt+0x45f4>
  4061b4:	b	406198 <__fxstatat@plt+0x45f8>
  4061b8:	stp	x29, x30, [sp, #-16]!
  4061bc:	mov	x29, sp
  4061c0:	ldr	w2, [x0, #72]
  4061c4:	mov	w1, #0x102                 	// #258
  4061c8:	tst	w2, w1
  4061cc:	b.eq	4061e4 <__fxstatat@plt+0x4644>  // b.none
  4061d0:	ldr	x0, [x0, #88]
  4061d4:	cbz	x0, 4061dc <__fxstatat@plt+0x463c>
  4061d8:	bl	408b38 <__fxstatat@plt+0x6f98>
  4061dc:	ldp	x29, x30, [sp], #16
  4061e0:	ret
  4061e4:	ldr	x0, [x0, #88]
  4061e8:	bl	401a40 <free@plt>
  4061ec:	b	4061dc <__fxstatat@plt+0x463c>
  4061f0:	stp	x29, x30, [sp, #-32]!
  4061f4:	mov	x29, sp
  4061f8:	str	x19, [sp, #16]
  4061fc:	mov	x19, x0
  406200:	mov	x0, x19
  406204:	bl	409054 <__fxstatat@plt+0x74b4>
  406208:	and	w0, w0, #0xff
  40620c:	cbnz	w0, 406224 <__fxstatat@plt+0x4684>
  406210:	mov	x0, x19
  406214:	bl	4090a8 <__fxstatat@plt+0x7508>
  406218:	tbnz	w0, #31, 406200 <__fxstatat@plt+0x4660>
  40621c:	bl	401960 <close@plt>
  406220:	b	406200 <__fxstatat@plt+0x4660>
  406224:	ldr	x19, [sp, #16]
  406228:	ldp	x29, x30, [sp], #32
  40622c:	ret
  406230:	stp	x29, x30, [sp, #-192]!
  406234:	mov	x29, sp
  406238:	stp	x19, x20, [sp, #16]
  40623c:	stp	x21, x22, [sp, #32]
  406240:	mov	x19, x0
  406244:	ldr	x21, [x0, #80]
  406248:	ldr	w0, [x21, #72]
  40624c:	tbz	w0, #9, 406314 <__fxstatat@plt+0x4774>
  406250:	mov	w22, w1
  406254:	ldr	x20, [x21, #80]
  406258:	cbz	x20, 40627c <__fxstatat@plt+0x46dc>
  40625c:	ldr	x0, [x19, #120]
  406260:	str	x0, [sp, #56]
  406264:	add	x1, sp, #0x38
  406268:	mov	x0, x20
  40626c:	bl	408724 <__fxstatat@plt+0x6b84>
  406270:	cbz	x0, 4062ac <__fxstatat@plt+0x470c>
  406274:	ldr	x0, [x0, #8]
  406278:	b	406318 <__fxstatat@plt+0x4778>
  40627c:	adrp	x4, 401000 <mbrtowc@plt-0x760>
  406280:	add	x4, x4, #0xa40
  406284:	adrp	x3, 405000 <__fxstatat@plt+0x3460>
  406288:	add	x3, x3, #0xcf4
  40628c:	adrp	x2, 405000 <__fxstatat@plt+0x3460>
  406290:	add	x2, x2, #0xce4
  406294:	mov	x1, #0x0                   	// #0
  406298:	mov	x0, #0xd                   	// #13
  40629c:	bl	4089ac <__fxstatat@plt+0x6e0c>
  4062a0:	mov	x20, x0
  4062a4:	str	x0, [x21, #80]
  4062a8:	cbnz	x0, 40625c <__fxstatat@plt+0x46bc>
  4062ac:	tbnz	w22, #31, 406328 <__fxstatat@plt+0x4788>
  4062b0:	add	x1, sp, #0x48
  4062b4:	mov	w0, w22
  4062b8:	bl	4018f0 <fstatfs@plt>
  4062bc:	cbnz	w0, 406330 <__fxstatat@plt+0x4790>
  4062c0:	cbz	x20, 4062fc <__fxstatat@plt+0x475c>
  4062c4:	mov	x0, #0x10                  	// #16
  4062c8:	bl	401890 <malloc@plt>
  4062cc:	mov	x21, x0
  4062d0:	cbz	x0, 4062fc <__fxstatat@plt+0x475c>
  4062d4:	ldr	x0, [x19, #120]
  4062d8:	str	x0, [x21]
  4062dc:	ldr	x0, [sp, #72]
  4062e0:	str	x0, [x21, #8]
  4062e4:	mov	x1, x21
  4062e8:	mov	x0, x20
  4062ec:	bl	408ee4 <__fxstatat@plt+0x7344>
  4062f0:	cbz	x0, 406308 <__fxstatat@plt+0x4768>
  4062f4:	cmp	x21, x0
  4062f8:	b.ne	406304 <__fxstatat@plt+0x4764>  // b.any
  4062fc:	ldr	x0, [sp, #72]
  406300:	b	406318 <__fxstatat@plt+0x4778>
  406304:	bl	4019a0 <abort@plt>
  406308:	mov	x0, x21
  40630c:	bl	401a40 <free@plt>
  406310:	b	4062fc <__fxstatat@plt+0x475c>
  406314:	mov	x0, #0x0                   	// #0
  406318:	ldp	x19, x20, [sp, #16]
  40631c:	ldp	x21, x22, [sp, #32]
  406320:	ldp	x29, x30, [sp], #192
  406324:	ret
  406328:	mov	x0, #0x0                   	// #0
  40632c:	b	406318 <__fxstatat@plt+0x4778>
  406330:	mov	x0, #0x0                   	// #0
  406334:	b	406318 <__fxstatat@plt+0x4778>
  406338:	stp	x29, x30, [sp, #-16]!
  40633c:	mov	x29, sp
  406340:	bl	406230 <__fxstatat@plt+0x4690>
  406344:	mov	x1, x0
  406348:	mov	x0, #0x4973                	// #18803
  40634c:	movk	x0, #0x5265, lsl #16
  406350:	cmp	x1, x0
  406354:	b.eq	4063c8 <__fxstatat@plt+0x4828>  // b.none
  406358:	cmp	x1, x0
  40635c:	b.le	40639c <__fxstatat@plt+0x47fc>
  406360:	mov	w0, #0x2                   	// #2
  406364:	mov	x2, #0x5342                	// #21314
  406368:	movk	x2, #0x5846, lsl #16
  40636c:	cmp	x1, x2
  406370:	b.eq	4063c0 <__fxstatat@plt+0x4820>  // b.none
  406374:	mov	w0, #0x0                   	// #0
  406378:	mov	x2, #0x4d42                	// #19778
  40637c:	movk	x2, #0xff53, lsl #16
  406380:	cmp	x1, x2
  406384:	b.eq	4063c0 <__fxstatat@plt+0x4820>  // b.none
  406388:	mov	x0, #0x414f                	// #16719
  40638c:	movk	x0, #0x5346, lsl #16
  406390:	cmp	x1, x0
  406394:	cset	w0, ne  // ne = any
  406398:	b	4063c0 <__fxstatat@plt+0x4820>
  40639c:	mov	x0, #0x6969                	// #26985
  4063a0:	cmp	x1, x0
  4063a4:	b.eq	4063d0 <__fxstatat@plt+0x4830>  // b.none
  4063a8:	mov	w0, #0x0                   	// #0
  4063ac:	mov	x2, #0x9fa0                	// #40864
  4063b0:	cmp	x1, x2
  4063b4:	b.eq	4063c0 <__fxstatat@plt+0x4820>  // b.none
  4063b8:	cmp	x1, #0x0
  4063bc:	cset	w0, ne  // ne = any
  4063c0:	ldp	x29, x30, [sp], #16
  4063c4:	ret
  4063c8:	mov	w0, #0x2                   	// #2
  4063cc:	b	4063c0 <__fxstatat@plt+0x4820>
  4063d0:	mov	w0, #0x0                   	// #0
  4063d4:	b	4063c0 <__fxstatat@plt+0x4820>
  4063d8:	stp	x29, x30, [sp, #-48]!
  4063dc:	mov	x29, sp
  4063e0:	stp	x19, x20, [sp, #16]
  4063e4:	mov	x20, x0
  4063e8:	mov	x19, x1
  4063ec:	ldr	w1, [x0, #72]
  4063f0:	mov	w0, #0x102                 	// #258
  4063f4:	tst	w1, w0
  4063f8:	b.eq	406468 <__fxstatat@plt+0x48c8>  // b.none
  4063fc:	str	x21, [sp, #32]
  406400:	mov	x0, #0x18                  	// #24
  406404:	bl	401890 <malloc@plt>
  406408:	mov	x21, x0
  40640c:	cbz	x0, 40648c <__fxstatat@plt+0x48ec>
  406410:	ldr	x0, [x19, #120]
  406414:	str	x0, [x21]
  406418:	ldr	x0, [x19, #128]
  40641c:	str	x0, [x21, #8]
  406420:	str	x19, [x21, #16]
  406424:	mov	x1, x21
  406428:	ldr	x0, [x20, #88]
  40642c:	bl	408ee4 <__fxstatat@plt+0x7344>
  406430:	mov	x20, x0
  406434:	mov	w0, #0x1                   	// #1
  406438:	cmp	x21, x20
  40643c:	b.eq	4064b4 <__fxstatat@plt+0x4914>  // b.none
  406440:	mov	x0, x21
  406444:	bl	401a40 <free@plt>
  406448:	cbz	x20, 406498 <__fxstatat@plt+0x48f8>
  40644c:	ldr	x0, [x20, #16]
  406450:	str	x0, [x19]
  406454:	mov	w0, #0x2                   	// #2
  406458:	strh	w0, [x19, #108]
  40645c:	mov	w0, #0x1                   	// #1
  406460:	ldr	x21, [sp, #32]
  406464:	b	4064a8 <__fxstatat@plt+0x4908>
  406468:	add	x1, x19, #0x78
  40646c:	ldr	x0, [x20, #88]
  406470:	bl	407fb8 <__fxstatat@plt+0x6418>
  406474:	ands	w0, w0, #0xff
  406478:	b.eq	4064a4 <__fxstatat@plt+0x4904>  // b.none
  40647c:	str	x19, [x19]
  406480:	mov	w1, #0x2                   	// #2
  406484:	strh	w1, [x19, #108]
  406488:	b	4064a8 <__fxstatat@plt+0x4908>
  40648c:	mov	w0, #0x0                   	// #0
  406490:	ldr	x21, [sp, #32]
  406494:	b	4064a8 <__fxstatat@plt+0x4908>
  406498:	mov	w0, #0x0                   	// #0
  40649c:	ldr	x21, [sp, #32]
  4064a0:	b	4064a8 <__fxstatat@plt+0x4908>
  4064a4:	mov	w0, #0x1                   	// #1
  4064a8:	ldp	x19, x20, [sp, #16]
  4064ac:	ldp	x29, x30, [sp], #48
  4064b0:	ret
  4064b4:	ldr	x21, [sp, #32]
  4064b8:	b	4064a8 <__fxstatat@plt+0x4908>
  4064bc:	stp	x29, x30, [sp, #-32]!
  4064c0:	mov	x29, sp
  4064c4:	stp	x19, x20, [sp, #16]
  4064c8:	mov	x19, x0
  4064cc:	mov	w20, w1
  4064d0:	ldr	w1, [x0, #44]
  4064d4:	cmp	w1, w20
  4064d8:	mov	w0, #0xffffff9c            	// #-100
  4064dc:	ccmp	w1, w0, #0x4, eq  // eq = none
  4064e0:	b.ne	40650c <__fxstatat@plt+0x496c>  // b.any
  4064e4:	and	w2, w2, #0xff
  4064e8:	cbnz	w2, 406510 <__fxstatat@plt+0x4970>
  4064ec:	ldr	w0, [x19, #72]
  4064f0:	tst	x0, #0x4
  4064f4:	ccmp	w1, #0x0, #0x1, eq  // eq = none
  4064f8:	b.ge	406524 <__fxstatat@plt+0x4984>  // b.tcont
  4064fc:	str	w20, [x19, #44]
  406500:	ldp	x19, x20, [sp, #16]
  406504:	ldp	x29, x30, [sp], #32
  406508:	ret
  40650c:	bl	4019a0 <abort@plt>
  406510:	add	x0, x19, #0x60
  406514:	bl	40905c <__fxstatat@plt+0x74bc>
  406518:	tbnz	w0, #31, 4064fc <__fxstatat@plt+0x495c>
  40651c:	bl	401960 <close@plt>
  406520:	b	4064fc <__fxstatat@plt+0x495c>
  406524:	mov	w0, w1
  406528:	bl	401960 <close@plt>
  40652c:	b	4064fc <__fxstatat@plt+0x495c>
  406530:	stp	x29, x30, [sp, #-32]!
  406534:	mov	x29, sp
  406538:	stp	x19, x20, [sp, #16]
  40653c:	mov	x19, x0
  406540:	ldr	w0, [x0, #72]
  406544:	mov	w20, #0x0                   	// #0
  406548:	tbnz	w0, #2, 406564 <__fxstatat@plt+0x49c4>
  40654c:	and	w20, w0, #0x4
  406550:	tbz	w0, #9, 40657c <__fxstatat@plt+0x49dc>
  406554:	mov	w2, #0x1                   	// #1
  406558:	mov	w1, #0xffffff9c            	// #-100
  40655c:	mov	x0, x19
  406560:	bl	4064bc <__fxstatat@plt+0x491c>
  406564:	add	x0, x19, #0x60
  406568:	bl	4061f0 <__fxstatat@plt+0x4650>
  40656c:	mov	w0, w20
  406570:	ldp	x19, x20, [sp, #16]
  406574:	ldp	x29, x30, [sp], #32
  406578:	ret
  40657c:	ldr	w0, [x19, #40]
  406580:	bl	4017e0 <fchdir@plt>
  406584:	cmp	w0, #0x0
  406588:	cset	w20, ne  // ne = any
  40658c:	b	406564 <__fxstatat@plt+0x49c4>
  406590:	stp	x29, x30, [sp, #-192]!
  406594:	mov	x29, sp
  406598:	stp	x19, x20, [sp, #16]
  40659c:	stp	x21, x22, [sp, #32]
  4065a0:	stp	x23, x24, [sp, #48]
  4065a4:	mov	x20, x0
  4065a8:	mov	x23, x1
  4065ac:	mov	w21, w2
  4065b0:	mov	x19, x3
  4065b4:	cbz	x3, 4066b8 <__fxstatat@plt+0x4b18>
  4065b8:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4065bc:	add	x1, x1, #0x88
  4065c0:	mov	x0, x3
  4065c4:	bl	401a00 <strcmp@plt>
  4065c8:	cbnz	w0, 4066b8 <__fxstatat@plt+0x4b18>
  4065cc:	ldr	w3, [x20, #72]
  4065d0:	tbnz	w3, #2, 406610 <__fxstatat@plt+0x4a70>
  4065d4:	tbz	w21, #31, 40666c <__fxstatat@plt+0x4acc>
  4065d8:	tbz	w3, #9, 4065f0 <__fxstatat@plt+0x4a50>
  4065dc:	add	x22, x20, #0x60
  4065e0:	mov	x0, x22
  4065e4:	bl	409054 <__fxstatat@plt+0x74b4>
  4065e8:	and	w0, w0, #0xff
  4065ec:	cbz	w0, 40662c <__fxstatat@plt+0x4a8c>
  4065f0:	mov	w24, #0x1                   	// #1
  4065f4:	mov	x1, x19
  4065f8:	mov	x0, x20
  4065fc:	bl	406128 <__fxstatat@plt+0x4588>
  406600:	mov	w22, w0
  406604:	tbz	w0, #31, 4066cc <__fxstatat@plt+0x4b2c>
  406608:	mov	w19, #0xffffffff            	// #-1
  40660c:	b	406734 <__fxstatat@plt+0x4b94>
  406610:	tst	x3, #0x200
  406614:	mov	w19, #0x0                   	// #0
  406618:	ccmp	w21, #0x0, #0x1, ne  // ne = any
  40661c:	b.lt	406734 <__fxstatat@plt+0x4b94>  // b.tstop
  406620:	mov	w0, w21
  406624:	bl	401960 <close@plt>
  406628:	b	406734 <__fxstatat@plt+0x4b94>
  40662c:	mov	x0, x22
  406630:	bl	4090a8 <__fxstatat@plt+0x7508>
  406634:	mov	w22, w0
  406638:	tbnz	w0, #31, 4065f0 <__fxstatat@plt+0x4a50>
  40663c:	ldr	w0, [x20, #72]
  406640:	tbnz	w0, #1, 406678 <__fxstatat@plt+0x4ad8>
  406644:	mov	w21, w22
  406648:	mov	w24, #0x1                   	// #1
  40664c:	ldr	w0, [x20, #72]
  406650:	tbnz	w0, #9, 406684 <__fxstatat@plt+0x4ae4>
  406654:	mov	w0, w22
  406658:	bl	4017e0 <fchdir@plt>
  40665c:	mov	w19, w0
  406660:	b	406730 <__fxstatat@plt+0x4b90>
  406664:	mov	w24, #0x0                   	// #0
  406668:	b	4065f4 <__fxstatat@plt+0x4a54>
  40666c:	mov	w22, w21
  406670:	mov	w24, #0x1                   	// #1
  406674:	b	4066cc <__fxstatat@plt+0x4b2c>
  406678:	mov	w21, w22
  40667c:	mov	w24, #0x1                   	// #1
  406680:	b	4066ec <__fxstatat@plt+0x4b4c>
  406684:	eor	w2, w24, #0x1
  406688:	mov	w1, w22
  40668c:	mov	x0, x20
  406690:	bl	4064bc <__fxstatat@plt+0x491c>
  406694:	mov	w19, #0x0                   	// #0
  406698:	b	406734 <__fxstatat@plt+0x4b94>
  40669c:	bl	401b50 <__errno_location@plt>
  4066a0:	mov	x20, x0
  4066a4:	ldr	w21, [x0]
  4066a8:	mov	w0, w22
  4066ac:	bl	401960 <close@plt>
  4066b0:	str	w21, [x20]
  4066b4:	b	406734 <__fxstatat@plt+0x4b94>
  4066b8:	ldr	w3, [x20, #72]
  4066bc:	tbnz	w3, #2, 406610 <__fxstatat@plt+0x4a70>
  4066c0:	tbnz	w21, #31, 406664 <__fxstatat@plt+0x4ac4>
  4066c4:	mov	w22, w21
  4066c8:	mov	w24, #0x0                   	// #0
  4066cc:	ldr	w0, [x20, #72]
  4066d0:	tbnz	w0, #1, 4066ec <__fxstatat@plt+0x4b4c>
  4066d4:	cbz	x19, 40664c <__fxstatat@plt+0x4aac>
  4066d8:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4066dc:	add	x1, x1, #0x88
  4066e0:	mov	x0, x19
  4066e4:	bl	401a00 <strcmp@plt>
  4066e8:	cbnz	w0, 40664c <__fxstatat@plt+0x4aac>
  4066ec:	add	x2, sp, #0x40
  4066f0:	mov	w1, w22
  4066f4:	mov	w0, #0x0                   	// #0
  4066f8:	bl	401ae0 <__fxstat@plt>
  4066fc:	cbnz	w0, 40672c <__fxstatat@plt+0x4b8c>
  406700:	ldr	x1, [x23, #120]
  406704:	ldr	x0, [sp, #64]
  406708:	cmp	x1, x0
  40670c:	b.ne	406720 <__fxstatat@plt+0x4b80>  // b.any
  406710:	ldr	x1, [x23, #128]
  406714:	ldr	x0, [sp, #72]
  406718:	cmp	x1, x0
  40671c:	b.eq	40664c <__fxstatat@plt+0x4aac>  // b.none
  406720:	bl	401b50 <__errno_location@plt>
  406724:	mov	w1, #0x2                   	// #2
  406728:	str	w1, [x0]
  40672c:	mov	w19, #0xffffffff            	// #-1
  406730:	tbnz	w21, #31, 40669c <__fxstatat@plt+0x4afc>
  406734:	mov	w0, w19
  406738:	ldp	x19, x20, [sp, #16]
  40673c:	ldp	x21, x22, [sp, #32]
  406740:	ldp	x23, x24, [sp, #48]
  406744:	ldp	x29, x30, [sp], #192
  406748:	ret
  40674c:	stp	x29, x30, [sp, #-48]!
  406750:	mov	x29, sp
  406754:	ldr	w3, [x0, #72]
  406758:	mov	w2, #0x102                 	// #258
  40675c:	tst	w3, w2
  406760:	b.ne	4067b8 <__fxstatat@plt+0x4c18>  // b.any
  406764:	ldr	x2, [x1, #8]
  406768:	cbz	x2, 4067dc <__fxstatat@plt+0x4c3c>
  40676c:	ldr	x3, [x2, #88]
  406770:	tbnz	x3, #63, 4067dc <__fxstatat@plt+0x4c3c>
  406774:	ldr	x3, [x0, #88]
  406778:	ldr	x4, [x3, #16]
  40677c:	cbz	x4, 4067e8 <__fxstatat@plt+0x4c48>
  406780:	ldr	x5, [x3]
  406784:	ldr	x4, [x1, #128]
  406788:	cmp	x5, x4
  40678c:	b.ne	4067dc <__fxstatat@plt+0x4c3c>  // b.any
  406790:	ldr	x4, [x3, #8]
  406794:	ldr	x1, [x1, #120]
  406798:	cmp	x4, x1
  40679c:	b.ne	4067dc <__fxstatat@plt+0x4c3c>  // b.any
  4067a0:	ldr	x1, [x2, #120]
  4067a4:	str	x1, [x3, #8]
  4067a8:	ldr	x0, [x0, #88]
  4067ac:	ldr	x1, [x2, #128]
  4067b0:	str	x1, [x0]
  4067b4:	b	4067dc <__fxstatat@plt+0x4c3c>
  4067b8:	ldr	x2, [x1, #120]
  4067bc:	str	x2, [sp, #24]
  4067c0:	ldr	x1, [x1, #128]
  4067c4:	str	x1, [sp, #32]
  4067c8:	add	x1, sp, #0x18
  4067cc:	ldr	x0, [x0, #88]
  4067d0:	bl	408f24 <__fxstatat@plt+0x7384>
  4067d4:	cbz	x0, 4067e4 <__fxstatat@plt+0x4c44>
  4067d8:	bl	401a40 <free@plt>
  4067dc:	ldp	x29, x30, [sp], #48
  4067e0:	ret
  4067e4:	bl	4019a0 <abort@plt>
  4067e8:	bl	4019a0 <abort@plt>
  4067ec:	stp	x29, x30, [sp, #-176]!
  4067f0:	mov	x29, sp
  4067f4:	stp	x19, x20, [sp, #16]
  4067f8:	stp	x21, x22, [sp, #32]
  4067fc:	stp	x23, x24, [sp, #48]
  406800:	stp	x27, x28, [sp, #80]
  406804:	mov	x20, x0
  406808:	str	w1, [sp, #140]
  40680c:	ldr	x24, [x0]
  406810:	ldr	x0, [x24, #24]
  406814:	str	x0, [sp, #144]
  406818:	cbz	x0, 40690c <__fxstatat@plt+0x4d6c>
  40681c:	bl	401ac0 <dirfd@plt>
  406820:	str	w0, [sp, #172]
  406824:	tbnz	w0, #31, 4068d8 <__fxstatat@plt+0x4d38>
  406828:	stp	x25, x26, [sp, #64]
  40682c:	ldr	x0, [x20, #64]
  406830:	cmp	x0, #0x0
  406834:	mov	x0, #0x86a0                	// #34464
  406838:	movk	x0, #0x1, lsl #16
  40683c:	csinv	x0, x0, xzr, eq  // eq = none
  406840:	str	x0, [sp, #120]
  406844:	mov	w0, #0x1                   	// #1
  406848:	str	w0, [sp, #156]
  40684c:	ldr	x0, [x24, #72]
  406850:	sub	x1, x0, #0x1
  406854:	mov	x2, x1
  406858:	ldr	x1, [x24, #56]
  40685c:	ldrb	w2, [x1, x2]
  406860:	sub	x1, x0, #0x1
  406864:	cmp	w2, #0x2f
  406868:	csel	x2, x1, x0, eq  // eq = none
  40686c:	str	x2, [sp, #128]
  406870:	ldr	w0, [x20, #72]
  406874:	str	xzr, [sp, #112]
  406878:	tbz	w0, #2, 406894 <__fxstatat@plt+0x4cf4>
  40687c:	ldr	x0, [x20, #32]
  406880:	add	x1, x0, x2
  406884:	add	x1, x1, #0x1
  406888:	str	x1, [sp, #112]
  40688c:	mov	w1, #0x2f                  	// #47
  406890:	strb	w1, [x0, x2]
  406894:	ldr	x0, [sp, #128]
  406898:	add	x23, x0, #0x1
  40689c:	ldr	x26, [x20, #48]
  4068a0:	sub	x26, x26, x23
  4068a4:	ldr	x0, [x24, #88]
  4068a8:	add	x0, x0, #0x1
  4068ac:	str	x0, [sp, #104]
  4068b0:	ldr	x27, [x24, #24]
  4068b4:	cbz	x27, 406fc8 <__fxstatat@plt+0x5428>
  4068b8:	bl	401b50 <__errno_location@plt>
  4068bc:	mov	x28, x0
  4068c0:	str	wzr, [sp, #152]
  4068c4:	str	wzr, [sp, #136]
  4068c8:	str	xzr, [sp, #96]
  4068cc:	mov	x25, #0x0                   	// #0
  4068d0:	mov	x27, #0x0                   	// #0
  4068d4:	b	406dcc <__fxstatat@plt+0x522c>
  4068d8:	ldr	x0, [x24, #24]
  4068dc:	bl	401940 <closedir@plt>
  4068e0:	str	xzr, [x24, #24]
  4068e4:	mov	x27, #0x0                   	// #0
  4068e8:	ldr	w0, [sp, #140]
  4068ec:	cmp	w0, #0x3
  4068f0:	b.ne	406c9c <__fxstatat@plt+0x50fc>  // b.any
  4068f4:	mov	w0, #0x4                   	// #4
  4068f8:	strh	w0, [x24, #108]
  4068fc:	bl	401b50 <__errno_location@plt>
  406900:	ldr	w0, [x0]
  406904:	str	w0, [x24, #64]
  406908:	b	406c9c <__fxstatat@plt+0x50fc>
  40690c:	ldr	w3, [x20, #72]
  406910:	mov	w1, #0x204                 	// #516
  406914:	and	w1, w3, w1
  406918:	mov	w0, #0xffffff9c            	// #-100
  40691c:	cmp	w1, #0x200
  406920:	b.eq	406a18 <__fxstatat@plt+0x4e78>  // b.none
  406924:	ldr	x1, [x24, #48]
  406928:	and	w2, w3, #0x10
  40692c:	tbz	w3, #4, 406948 <__fxstatat@plt+0x4da8>
  406930:	mov	w2, #0x8000                	// #32768
  406934:	tbz	w3, #0, 406948 <__fxstatat@plt+0x4da8>
  406938:	ldr	x2, [x24, #88]
  40693c:	cmp	x2, #0x0
  406940:	cset	w2, ne  // ne = any
  406944:	lsl	w2, w2, #15
  406948:	add	x3, sp, #0xac
  40694c:	bl	409188 <__fxstatat@plt+0x75e8>
  406950:	mov	x27, x0
  406954:	str	x0, [x24, #24]
  406958:	cbz	x0, 406a20 <__fxstatat@plt+0x4e80>
  40695c:	ldrh	w0, [x24, #108]
  406960:	cmp	w0, #0xb
  406964:	b.eq	406a44 <__fxstatat@plt+0x4ea4>  // b.none
  406968:	ldr	w0, [x20, #72]
  40696c:	tbnz	w0, #8, 406a60 <__fxstatat@plt+0x4ec0>
  406970:	stp	x25, x26, [sp, #64]
  406974:	ldr	x0, [x20, #64]
  406978:	cmp	x0, #0x0
  40697c:	mov	x0, #0x86a0                	// #34464
  406980:	movk	x0, #0x1, lsl #16
  406984:	csinv	x0, x0, xzr, eq  // eq = none
  406988:	str	x0, [sp, #120]
  40698c:	str	wzr, [sp, #156]
  406990:	ldr	w0, [sp, #140]
  406994:	cmp	w0, #0x2
  406998:	b.eq	40684c <__fxstatat@plt+0x4cac>  // b.none
  40699c:	ldr	w0, [x20, #72]
  4069a0:	and	w0, w0, #0x38
  4069a4:	cmp	w0, #0x18
  4069a8:	b.eq	406aac <__fxstatat@plt+0x4f0c>  // b.none
  4069ac:	ldr	w0, [sp, #140]
  4069b0:	cmp	w0, #0x3
  4069b4:	cset	w21, eq  // eq = none
  4069b8:	mov	w19, #0x1                   	// #1
  4069bc:	ldr	w0, [x20, #72]
  4069c0:	tbnz	w0, #9, 406ae8 <__fxstatat@plt+0x4f48>
  4069c4:	ldr	w2, [sp, #172]
  4069c8:	tbz	w2, #31, 406b00 <__fxstatat@plt+0x4f60>
  4069cc:	cmp	w21, #0x0
  4069d0:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  4069d4:	b.eq	4069e4 <__fxstatat@plt+0x4e44>  // b.none
  4069d8:	bl	401b50 <__errno_location@plt>
  4069dc:	ldr	w0, [x0]
  4069e0:	str	w0, [x24, #64]
  4069e4:	ldrh	w0, [x24, #110]
  4069e8:	orr	w0, w0, #0x1
  4069ec:	strh	w0, [x24, #110]
  4069f0:	ldr	x0, [x24, #24]
  4069f4:	bl	401940 <closedir@plt>
  4069f8:	str	xzr, [x24, #24]
  4069fc:	ldr	w0, [x20, #72]
  406a00:	tbz	w0, #9, 406a0c <__fxstatat@plt+0x4e6c>
  406a04:	ldr	w0, [sp, #172]
  406a08:	tbz	w0, #31, 406b20 <__fxstatat@plt+0x4f80>
  406a0c:	str	xzr, [x24, #24]
  406a10:	str	wzr, [sp, #156]
  406a14:	b	40684c <__fxstatat@plt+0x4cac>
  406a18:	ldr	w0, [x20, #44]
  406a1c:	b	406924 <__fxstatat@plt+0x4d84>
  406a20:	ldr	w0, [sp, #140]
  406a24:	cmp	w0, #0x3
  406a28:	b.ne	406c9c <__fxstatat@plt+0x50fc>  // b.any
  406a2c:	mov	w0, #0x4                   	// #4
  406a30:	strh	w0, [x24, #108]
  406a34:	bl	401b50 <__errno_location@plt>
  406a38:	ldr	w0, [x0]
  406a3c:	str	w0, [x24, #64]
  406a40:	b	406c9c <__fxstatat@plt+0x50fc>
  406a44:	stp	x25, x26, [sp, #64]
  406a48:	mov	w2, #0x0                   	// #0
  406a4c:	mov	x1, x24
  406a50:	mov	x0, x20
  406a54:	bl	405dac <__fxstatat@plt+0x420c>
  406a58:	strh	w0, [x24, #108]
  406a5c:	b	406974 <__fxstatat@plt+0x4dd4>
  406a60:	mov	x1, x24
  406a64:	mov	x0, x20
  406a68:	bl	40674c <__fxstatat@plt+0x4bac>
  406a6c:	mov	w2, #0x0                   	// #0
  406a70:	mov	x1, x24
  406a74:	mov	x0, x20
  406a78:	bl	405dac <__fxstatat@plt+0x420c>
  406a7c:	mov	x1, x24
  406a80:	mov	x0, x20
  406a84:	bl	4063d8 <__fxstatat@plt+0x4838>
  406a88:	and	w0, w0, #0xff
  406a8c:	cbz	w0, 406a98 <__fxstatat@plt+0x4ef8>
  406a90:	stp	x25, x26, [sp, #64]
  406a94:	b	406974 <__fxstatat@plt+0x4dd4>
  406a98:	bl	401b50 <__errno_location@plt>
  406a9c:	mov	w1, #0xc                   	// #12
  406aa0:	str	w1, [x0]
  406aa4:	ldr	x27, [sp, #144]
  406aa8:	b	406c9c <__fxstatat@plt+0x50fc>
  406aac:	ldr	w0, [x24, #140]
  406ab0:	cmp	w0, #0x2
  406ab4:	b.ne	4069ac <__fxstatat@plt+0x4e0c>  // b.any
  406ab8:	ldr	w1, [sp, #172]
  406abc:	mov	x0, x24
  406ac0:	bl	406338 <__fxstatat@plt+0x4798>
  406ac4:	cmp	w0, #0x0
  406ac8:	cset	w19, eq  // eq = none
  406acc:	ldr	w0, [sp, #140]
  406ad0:	cmp	w0, #0x3
  406ad4:	cset	w21, eq  // eq = none
  406ad8:	orr	w0, w21, w19
  406adc:	str	w0, [sp, #156]
  406ae0:	cbz	w0, 40684c <__fxstatat@plt+0x4cac>
  406ae4:	b	4069bc <__fxstatat@plt+0x4e1c>
  406ae8:	mov	w2, #0x3                   	// #3
  406aec:	mov	w1, #0x406                 	// #1030
  406af0:	ldr	w0, [sp, #172]
  406af4:	bl	4092f0 <__fxstatat@plt+0x7750>
  406af8:	str	w0, [sp, #172]
  406afc:	b	4069c4 <__fxstatat@plt+0x4e24>
  406b00:	mov	x3, #0x0                   	// #0
  406b04:	mov	x1, x24
  406b08:	mov	x0, x20
  406b0c:	bl	406590 <__fxstatat@plt+0x49f0>
  406b10:	mov	w1, #0x1                   	// #1
  406b14:	str	w1, [sp, #156]
  406b18:	cbz	w0, 40684c <__fxstatat@plt+0x4cac>
  406b1c:	b	4069cc <__fxstatat@plt+0x4e2c>
  406b20:	bl	401960 <close@plt>
  406b24:	b	406a0c <__fxstatat@plt+0x4e6c>
  406b28:	ldr	w0, [x28]
  406b2c:	cbz	w0, 406b50 <__fxstatat@plt+0x4fb0>
  406b30:	str	w0, [x24, #64]
  406b34:	ldr	x0, [sp, #144]
  406b38:	orr	x0, x0, x25
  406b3c:	cmp	x0, #0x0
  406b40:	mov	w0, #0x7                   	// #7
  406b44:	mov	w1, #0x4                   	// #4
  406b48:	csel	w0, w0, w1, ne  // ne = any
  406b4c:	strh	w0, [x24, #108]
  406b50:	ldr	x0, [x24, #24]
  406b54:	cbz	x0, 406b60 <__fxstatat@plt+0x4fc0>
  406b58:	bl	401940 <closedir@plt>
  406b5c:	str	xzr, [x24, #24]
  406b60:	ldr	w0, [sp, #136]
  406b64:	cbnz	w0, 406f38 <__fxstatat@plt+0x5398>
  406b68:	ldr	w0, [x20, #72]
  406b6c:	tbz	w0, #2, 406b8c <__fxstatat@plt+0x4fec>
  406b70:	ldr	x0, [x20, #48]
  406b74:	cmp	x25, #0x0
  406b78:	ccmp	x0, x23, #0x4, ne  // ne = any
  406b7c:	cset	x0, eq  // eq = none
  406b80:	ldr	x1, [sp, #112]
  406b84:	sub	x0, x1, x0
  406b88:	strb	wzr, [x0]
  406b8c:	ldr	x0, [sp, #144]
  406b90:	cmp	x0, #0x0
  406b94:	ldr	w0, [sp, #156]
  406b98:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  406b9c:	b.eq	406bcc <__fxstatat@plt+0x502c>  // b.none
  406ba0:	cmp	x25, #0x0
  406ba4:	ldr	w0, [sp, #140]
  406ba8:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  406bac:	b.ne	406bd0 <__fxstatat@plt+0x5030>  // b.any
  406bb0:	ldr	x0, [x24, #88]
  406bb4:	cbnz	x0, 406fd4 <__fxstatat@plt+0x5434>
  406bb8:	mov	x0, x20
  406bbc:	bl	406530 <__fxstatat@plt+0x4990>
  406bc0:	cmp	w0, #0x0
  406bc4:	cset	w0, ne  // ne = any
  406bc8:	cbnz	w0, 406ff8 <__fxstatat@plt+0x5458>
  406bcc:	cbz	x25, 407020 <__fxstatat@plt+0x5480>
  406bd0:	ldr	w0, [sp, #152]
  406bd4:	cbnz	w0, 40705c <__fxstatat@plt+0x54bc>
  406bd8:	ldr	x0, [x20, #64]
  406bdc:	cmp	x0, #0x0
  406be0:	ccmp	x25, #0x1, #0x0, ne  // ne = any
  406be4:	b.hi	407088 <__fxstatat@plt+0x54e8>  // b.pmore
  406be8:	ldp	x25, x26, [sp, #64]
  406bec:	b	406c9c <__fxstatat@plt+0x50fc>
  406bf0:	ldrb	w0, [x22, #20]
  406bf4:	cbz	w0, 406dc4 <__fxstatat@plt+0x5224>
  406bf8:	ldrh	w0, [x22, #20]
  406bfc:	cmp	w0, #0x2e
  406c00:	b.ne	406df4 <__fxstatat@plt+0x5254>  // b.any
  406c04:	b	406dc4 <__fxstatat@plt+0x5224>
  406c08:	ldr	x26, [x20, #32]
  406c0c:	ldr	x0, [sp, #128]
  406c10:	add	x1, x0, #0x2
  406c14:	add	x1, x1, x21
  406c18:	mov	x0, x20
  406c1c:	bl	405d34 <__fxstatat@plt+0x4194>
  406c20:	ands	w0, w0, #0xff
  406c24:	b.eq	406c5c <__fxstatat@plt+0x50bc>  // b.none
  406c28:	ldr	x1, [x20, #32]
  406c2c:	cmp	x1, x26
  406c30:	b.eq	406cb8 <__fxstatat@plt+0x5118>  // b.none
  406c34:	ldr	w2, [x20, #72]
  406c38:	add	x1, x1, x23
  406c3c:	tst	x2, #0x4
  406c40:	ldr	x2, [sp, #112]
  406c44:	csel	x1, x1, x2, ne  // ne = any
  406c48:	str	x1, [sp, #112]
  406c4c:	ldr	x26, [x20, #48]
  406c50:	sub	x26, x26, x23
  406c54:	str	w0, [sp, #136]
  406c58:	b	406e24 <__fxstatat@plt+0x5284>
  406c5c:	ldr	w21, [x28]
  406c60:	mov	x0, x19
  406c64:	bl	401a40 <free@plt>
  406c68:	mov	x0, x27
  406c6c:	bl	406174 <__fxstatat@plt+0x45d4>
  406c70:	ldr	x0, [x24, #24]
  406c74:	bl	401940 <closedir@plt>
  406c78:	str	xzr, [x24, #24]
  406c7c:	mov	w0, #0x7                   	// #7
  406c80:	strh	w0, [x24, #108]
  406c84:	ldr	w0, [x20, #72]
  406c88:	orr	w0, w0, #0x2000
  406c8c:	str	w0, [x20, #72]
  406c90:	str	w21, [x28]
  406c94:	mov	x27, #0x0                   	// #0
  406c98:	ldp	x25, x26, [sp, #64]
  406c9c:	mov	x0, x27
  406ca0:	ldp	x19, x20, [sp, #16]
  406ca4:	ldp	x21, x22, [sp, #32]
  406ca8:	ldp	x23, x24, [sp, #48]
  406cac:	ldp	x27, x28, [sp, #80]
  406cb0:	ldp	x29, x30, [sp], #176
  406cb4:	ret
  406cb8:	ldr	w0, [sp, #136]
  406cbc:	b	406c4c <__fxstatat@plt+0x50ac>
  406cc0:	mov	x0, x19
  406cc4:	bl	401a40 <free@plt>
  406cc8:	mov	x0, x27
  406ccc:	bl	406174 <__fxstatat@plt+0x45d4>
  406cd0:	ldr	x0, [x24, #24]
  406cd4:	bl	401940 <closedir@plt>
  406cd8:	str	xzr, [x24, #24]
  406cdc:	mov	w0, #0x7                   	// #7
  406ce0:	strh	w0, [x24, #108]
  406ce4:	ldr	w0, [x20, #72]
  406ce8:	orr	w0, w0, #0x2000
  406cec:	str	w0, [x20, #72]
  406cf0:	mov	w0, #0x24                  	// #36
  406cf4:	str	w0, [x28]
  406cf8:	mov	x27, #0x0                   	// #0
  406cfc:	ldp	x25, x26, [sp, #64]
  406d00:	b	406c9c <__fxstatat@plt+0x50fc>
  406d04:	ldr	x0, [x19, #56]
  406d08:	str	x0, [x19, #48]
  406d0c:	ldr	x2, [x19, #96]
  406d10:	add	x2, x2, #0x1
  406d14:	add	x1, x19, #0xf8
  406d18:	ldr	x0, [sp, #112]
  406d1c:	bl	401780 <memmove@plt>
  406d20:	b	406e58 <__fxstatat@plt+0x52b8>
  406d24:	ldrb	w0, [x22, #18]
  406d28:	and	w0, w0, #0xfffffffb
  406d2c:	tst	w0, #0xff
  406d30:	b.eq	406e78 <__fxstatat@plt+0x52d8>  // b.none
  406d34:	mov	w0, #0xb                   	// #11
  406d38:	strh	w0, [x19, #108]
  406d3c:	ldrb	w1, [x22, #18]
  406d40:	cmp	w1, #0x6
  406d44:	b.eq	4070a4 <__fxstatat@plt+0x5504>  // b.none
  406d48:	b.hi	4070b4 <__fxstatat@plt+0x5514>  // b.pmore
  406d4c:	cmp	w1, #0x2
  406d50:	b.eq	406d70 <__fxstatat@plt+0x51d0>  // b.none
  406d54:	mov	w0, #0x1                   	// #1
  406d58:	cmp	w1, #0x4
  406d5c:	b.eq	406ea4 <__fxstatat@plt+0x5304>  // b.none
  406d60:	cmp	w1, w0
  406d64:	b.eq	4070ec <__fxstatat@plt+0x554c>  // b.none
  406d68:	mov	w1, #0x0                   	// #0
  406d6c:	b	406d80 <__fxstatat@plt+0x51e0>
  406d70:	mov	w0, #0x1                   	// #1
  406d74:	b	406d7c <__fxstatat@plt+0x51dc>
  406d78:	mov	w0, #0x0                   	// #0
  406d7c:	mov	w1, #0x2000                	// #8192
  406d80:	str	w1, [x19, #136]
  406d84:	eor	w0, w0, #0x1
  406d88:	mov	w0, w0
  406d8c:	add	x0, x0, #0x1
  406d90:	str	x0, [x19, #168]
  406d94:	str	xzr, [x19, #16]
  406d98:	cbz	x27, 406ed8 <__fxstatat@plt+0x5338>
  406d9c:	ldr	x0, [sp, #96]
  406da0:	str	x19, [x0, #16]
  406da4:	mov	x0, #0x2710                	// #10000
  406da8:	cmp	x25, x0
  406dac:	b.eq	406ee0 <__fxstatat@plt+0x5340>  // b.none
  406db0:	add	x25, x25, #0x1
  406db4:	ldr	x0, [sp, #120]
  406db8:	cmp	x25, x0
  406dbc:	b.cs	406b60 <__fxstatat@plt+0x4fc0>  // b.hs, b.nlast
  406dc0:	str	x19, [sp, #96]
  406dc4:	ldr	x0, [x24, #24]
  406dc8:	cbz	x0, 406b60 <__fxstatat@plt+0x4fc0>
  406dcc:	str	wzr, [x28]
  406dd0:	ldr	x0, [x24, #24]
  406dd4:	bl	401920 <readdir@plt>
  406dd8:	mov	x22, x0
  406ddc:	cbz	x0, 406b28 <__fxstatat@plt+0x4f88>
  406de0:	ldr	w0, [x20, #72]
  406de4:	tbnz	w0, #5, 406df4 <__fxstatat@plt+0x5254>
  406de8:	ldrb	w0, [x22, #19]
  406dec:	cmp	w0, #0x2e
  406df0:	b.eq	406bf0 <__fxstatat@plt+0x5050>  // b.none
  406df4:	add	x19, x22, #0x13
  406df8:	mov	x0, x19
  406dfc:	bl	4017b0 <strlen@plt>
  406e00:	mov	x21, x0
  406e04:	mov	x2, x0
  406e08:	mov	x1, x19
  406e0c:	mov	x0, x20
  406e10:	bl	406020 <__fxstatat@plt+0x4480>
  406e14:	mov	x19, x0
  406e18:	cbz	x0, 406c5c <__fxstatat@plt+0x50bc>
  406e1c:	cmp	x21, x26
  406e20:	b.cs	406c08 <__fxstatat@plt+0x5068>  // b.hs, b.nlast
  406e24:	adds	x21, x23, x21
  406e28:	b.cs	406cc0 <__fxstatat@plt+0x5120>  // b.hs, b.nlast
  406e2c:	ldr	x0, [sp, #104]
  406e30:	str	x0, [x19, #88]
  406e34:	ldr	x0, [x20]
  406e38:	str	x0, [x19, #8]
  406e3c:	str	x21, [x19, #72]
  406e40:	ldr	x0, [x22]
  406e44:	str	x0, [x19, #128]
  406e48:	ldr	w0, [x20, #72]
  406e4c:	tbnz	w0, #2, 406d04 <__fxstatat@plt+0x5164>
  406e50:	add	x0, x19, #0xf8
  406e54:	str	x0, [x19, #48]
  406e58:	ldr	x0, [x20, #64]
  406e5c:	cbz	x0, 406e68 <__fxstatat@plt+0x52c8>
  406e60:	ldr	w0, [x20, #72]
  406e64:	tbz	w0, #10, 406ec0 <__fxstatat@plt+0x5320>
  406e68:	ldr	w0, [x20, #72]
  406e6c:	and	w0, w0, #0x18
  406e70:	cmp	w0, #0x18
  406e74:	b.eq	406d24 <__fxstatat@plt+0x5184>  // b.none
  406e78:	mov	w0, #0xb                   	// #11
  406e7c:	strh	w0, [x19, #108]
  406e80:	ldrb	w1, [x22, #18]
  406e84:	cmp	w1, #0x6
  406e88:	b.eq	4070d4 <__fxstatat@plt+0x5534>  // b.none
  406e8c:	b.hi	4070f4 <__fxstatat@plt+0x5554>  // b.pmore
  406e90:	cmp	w1, #0x2
  406e94:	b.eq	406d78 <__fxstatat@plt+0x51d8>  // b.none
  406e98:	mov	w0, #0x0                   	// #0
  406e9c:	cmp	w1, #0x4
  406ea0:	b.ne	4070e4 <__fxstatat@plt+0x5544>  // b.any
  406ea4:	mov	w1, #0x4000                	// #16384
  406ea8:	b	406d80 <__fxstatat@plt+0x51e0>
  406eac:	mov	w0, #0x1                   	// #1
  406eb0:	b	406eb8 <__fxstatat@plt+0x5318>
  406eb4:	mov	w0, #0x0                   	// #0
  406eb8:	mov	w1, #0xa000                	// #40960
  406ebc:	b	406d80 <__fxstatat@plt+0x51e0>
  406ec0:	mov	w2, #0x0                   	// #0
  406ec4:	mov	x1, x19
  406ec8:	mov	x0, x20
  406ecc:	bl	405dac <__fxstatat@plt+0x420c>
  406ed0:	strh	w0, [x19, #108]
  406ed4:	b	406d94 <__fxstatat@plt+0x51f4>
  406ed8:	mov	x27, x19
  406edc:	b	406da4 <__fxstatat@plt+0x5204>
  406ee0:	ldr	x0, [x20, #64]
  406ee4:	cbz	x0, 406ef4 <__fxstatat@plt+0x5354>
  406ee8:	str	x19, [sp, #96]
  406eec:	mov	x25, #0x2711                	// #10001
  406ef0:	b	406dc4 <__fxstatat@plt+0x5224>
  406ef4:	ldr	w1, [sp, #172]
  406ef8:	mov	x0, x24
  406efc:	bl	406230 <__fxstatat@plt+0x4690>
  406f00:	mov	x1, #0x1994                	// #6548
  406f04:	movk	x1, #0x102, lsl #16
  406f08:	cmp	x0, x1
  406f0c:	b.eq	407120 <__fxstatat@plt+0x5580>  // b.none
  406f10:	mov	x1, #0x4d42                	// #19778
  406f14:	movk	x1, #0xff53, lsl #16
  406f18:	cmp	x0, x1
  406f1c:	b.eq	407120 <__fxstatat@plt+0x5580>  // b.none
  406f20:	mov	x1, #0x6969                	// #26985
  406f24:	cmp	x0, x1
  406f28:	b.eq	407120 <__fxstatat@plt+0x5580>  // b.none
  406f2c:	mov	w0, #0x1                   	// #1
  406f30:	str	w0, [sp, #152]
  406f34:	b	406ee8 <__fxstatat@plt+0x5348>
  406f38:	ldr	x2, [x20, #32]
  406f3c:	ldr	x0, [x20, #8]
  406f40:	cbnz	x0, 406f60 <__fxstatat@plt+0x53c0>
  406f44:	ldr	x0, [x27, #88]
  406f48:	tbnz	x0, #63, 406b68 <__fxstatat@plt+0x4fc8>
  406f4c:	mov	x0, x27
  406f50:	b	406f9c <__fxstatat@plt+0x53fc>
  406f54:	str	x2, [x0, #56]
  406f58:	ldr	x0, [x0, #16]
  406f5c:	cbz	x0, 406f44 <__fxstatat@plt+0x53a4>
  406f60:	ldr	x1, [x0, #48]
  406f64:	add	x3, x0, #0xf8
  406f68:	cmp	x1, x3
  406f6c:	b.eq	406f54 <__fxstatat@plt+0x53b4>  // b.none
  406f70:	ldr	x3, [x0, #56]
  406f74:	sub	x1, x1, x3
  406f78:	add	x1, x2, x1
  406f7c:	str	x1, [x0, #48]
  406f80:	b	406f54 <__fxstatat@plt+0x53b4>
  406f84:	str	x2, [x0, #56]
  406f88:	ldr	x1, [x0, #16]
  406f8c:	cbz	x1, 406fc0 <__fxstatat@plt+0x5420>
  406f90:	mov	x0, x1
  406f94:	ldr	x1, [x0, #88]
  406f98:	tbnz	x1, #63, 406b68 <__fxstatat@plt+0x4fc8>
  406f9c:	ldr	x1, [x0, #48]
  406fa0:	add	x3, x0, #0xf8
  406fa4:	cmp	x1, x3
  406fa8:	b.eq	406f84 <__fxstatat@plt+0x53e4>  // b.none
  406fac:	ldr	x3, [x0, #56]
  406fb0:	sub	x1, x1, x3
  406fb4:	add	x1, x2, x1
  406fb8:	str	x1, [x0, #48]
  406fbc:	b	406f84 <__fxstatat@plt+0x53e4>
  406fc0:	ldr	x0, [x0, #8]
  406fc4:	b	406f94 <__fxstatat@plt+0x53f4>
  406fc8:	str	wzr, [sp, #152]
  406fcc:	mov	x25, #0x0                   	// #0
  406fd0:	b	406b68 <__fxstatat@plt+0x4fc8>
  406fd4:	adrp	x3, 40b000 <__fxstatat@plt+0x9460>
  406fd8:	add	x3, x3, #0x88
  406fdc:	mov	w2, #0xffffffff            	// #-1
  406fe0:	ldr	x1, [x24, #8]
  406fe4:	mov	x0, x20
  406fe8:	bl	406590 <__fxstatat@plt+0x49f0>
  406fec:	cmp	w0, #0x0
  406ff0:	cset	w0, ne  // ne = any
  406ff4:	b	406bc8 <__fxstatat@plt+0x5028>
  406ff8:	mov	w0, #0x7                   	// #7
  406ffc:	strh	w0, [x24, #108]
  407000:	ldr	w0, [x20, #72]
  407004:	orr	w0, w0, #0x2000
  407008:	str	w0, [x20, #72]
  40700c:	mov	x0, x27
  407010:	bl	406174 <__fxstatat@plt+0x45d4>
  407014:	mov	x27, #0x0                   	// #0
  407018:	ldp	x25, x26, [sp, #64]
  40701c:	b	406c9c <__fxstatat@plt+0x50fc>
  407020:	ldr	w0, [sp, #140]
  407024:	cmp	w0, #0x3
  407028:	b.eq	407040 <__fxstatat@plt+0x54a0>  // b.none
  40702c:	mov	x0, x27
  407030:	bl	406174 <__fxstatat@plt+0x45d4>
  407034:	mov	x27, #0x0                   	// #0
  407038:	ldp	x25, x26, [sp, #64]
  40703c:	b	406c9c <__fxstatat@plt+0x50fc>
  407040:	ldrh	w0, [x24, #108]
  407044:	cmp	w0, #0x7
  407048:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  40704c:	b.eq	40702c <__fxstatat@plt+0x548c>  // b.none
  407050:	mov	w0, #0x6                   	// #6
  407054:	strh	w0, [x24, #108]
  407058:	b	40702c <__fxstatat@plt+0x548c>
  40705c:	adrp	x0, 405000 <__fxstatat@plt+0x3460>
  407060:	add	x0, x0, #0xd08
  407064:	str	x0, [x20, #64]
  407068:	mov	x2, x25
  40706c:	mov	x1, x27
  407070:	mov	x0, x20
  407074:	bl	405f44 <__fxstatat@plt+0x43a4>
  407078:	mov	x27, x0
  40707c:	str	xzr, [x20, #64]
  407080:	ldp	x25, x26, [sp, #64]
  407084:	b	406c9c <__fxstatat@plt+0x50fc>
  407088:	mov	x2, x25
  40708c:	mov	x1, x27
  407090:	mov	x0, x20
  407094:	bl	405f44 <__fxstatat@plt+0x43a4>
  407098:	mov	x27, x0
  40709c:	ldp	x25, x26, [sp, #64]
  4070a0:	b	406c9c <__fxstatat@plt+0x50fc>
  4070a4:	mov	w0, #0x6000                	// #24576
  4070a8:	str	w0, [x19, #136]
  4070ac:	mov	x0, #0x1                   	// #1
  4070b0:	b	406d90 <__fxstatat@plt+0x51f0>
  4070b4:	cmp	w1, #0xa
  4070b8:	b.eq	406eac <__fxstatat@plt+0x530c>  // b.none
  4070bc:	mov	w0, #0x1                   	// #1
  4070c0:	cmp	w1, #0xc
  4070c4:	b.eq	407108 <__fxstatat@plt+0x5568>  // b.none
  4070c8:	cmp	w1, #0x8
  4070cc:	b.eq	407118 <__fxstatat@plt+0x5578>  // b.none
  4070d0:	b	406d68 <__fxstatat@plt+0x51c8>
  4070d4:	mov	w0, #0x6000                	// #24576
  4070d8:	str	w0, [x19, #136]
  4070dc:	mov	x0, #0x2                   	// #2
  4070e0:	b	406d90 <__fxstatat@plt+0x51f0>
  4070e4:	cmp	w1, #0x1
  4070e8:	b.ne	406d68 <__fxstatat@plt+0x51c8>  // b.any
  4070ec:	mov	w1, #0x1000                	// #4096
  4070f0:	b	406d80 <__fxstatat@plt+0x51e0>
  4070f4:	cmp	w1, #0xa
  4070f8:	b.eq	406eb4 <__fxstatat@plt+0x5314>  // b.none
  4070fc:	mov	w0, #0x0                   	// #0
  407100:	cmp	w1, #0xc
  407104:	b.ne	407110 <__fxstatat@plt+0x5570>  // b.any
  407108:	mov	w1, #0xc000                	// #49152
  40710c:	b	406d80 <__fxstatat@plt+0x51e0>
  407110:	cmp	w1, #0x8
  407114:	b.ne	406d68 <__fxstatat@plt+0x51c8>  // b.any
  407118:	mov	w1, #0x8000                	// #32768
  40711c:	b	406d80 <__fxstatat@plt+0x51e0>
  407120:	add	x25, x25, #0x1
  407124:	str	x19, [sp, #96]
  407128:	str	wzr, [sp, #152]
  40712c:	b	406dc4 <__fxstatat@plt+0x5224>
  407130:	stp	x29, x30, [sp, #-112]!
  407134:	mov	x29, sp
  407138:	stp	x19, x20, [sp, #16]
  40713c:	tst	w1, #0xfffff000
  407140:	b.ne	40724c <__fxstatat@plt+0x56ac>  // b.any
  407144:	stp	x21, x22, [sp, #32]
  407148:	stp	x23, x24, [sp, #48]
  40714c:	stp	x25, x26, [sp, #64]
  407150:	mov	x24, x0
  407154:	mov	w21, w1
  407158:	mov	x25, x2
  40715c:	mov	w0, #0x204                 	// #516
  407160:	and	w0, w1, w0
  407164:	cmp	w0, #0x204
  407168:	b.eq	407260 <__fxstatat@plt+0x56c0>  // b.none
  40716c:	mov	w0, #0x12                  	// #18
  407170:	tst	w1, w0
  407174:	b.eq	407280 <__fxstatat@plt+0x56e0>  // b.none
  407178:	mov	x0, #0x80                  	// #128
  40717c:	bl	401890 <malloc@plt>
  407180:	mov	x20, x0
  407184:	cbz	x0, 4074c8 <__fxstatat@plt+0x5928>
  407188:	stp	xzr, xzr, [x0]
  40718c:	stp	xzr, xzr, [x0, #16]
  407190:	stp	xzr, xzr, [x0, #32]
  407194:	stp	xzr, xzr, [x0, #48]
  407198:	stp	xzr, xzr, [x0, #64]
  40719c:	stp	xzr, xzr, [x0, #80]
  4071a0:	stp	xzr, xzr, [x0, #96]
  4071a4:	stp	xzr, xzr, [x0, #112]
  4071a8:	str	x25, [x0, #64]
  4071ac:	and	w0, w21, #0xfffffdff
  4071b0:	orr	w0, w0, #0x4
  4071b4:	tst	x21, #0x2
  4071b8:	csel	w0, w21, w0, eq  // eq = none
  4071bc:	str	w0, [x20, #72]
  4071c0:	mov	w0, #0xffffff9c            	// #-100
  4071c4:	str	w0, [x20, #44]
  4071c8:	ldr	x0, [x24]
  4071cc:	cbz	x0, 4072a0 <__fxstatat@plt+0x5700>
  4071d0:	mov	x22, x24
  4071d4:	mov	x19, #0x0                   	// #0
  4071d8:	bl	4017b0 <strlen@plt>
  4071dc:	cmp	x19, x0
  4071e0:	csel	x19, x19, x0, cs  // cs = hs, nlast
  4071e4:	ldr	x0, [x22, #8]!
  4071e8:	cbnz	x0, 4071d8 <__fxstatat@plt+0x5638>
  4071ec:	add	x19, x19, #0x1
  4071f0:	cmp	x19, #0x1, lsl #12
  4071f4:	mov	x1, #0x1000                	// #4096
  4071f8:	csel	x1, x19, x1, cs  // cs = hs, nlast
  4071fc:	mov	x0, x20
  407200:	bl	405d34 <__fxstatat@plt+0x4194>
  407204:	and	w0, w0, #0xff
  407208:	cbz	w0, 407474 <__fxstatat@plt+0x58d4>
  40720c:	stp	x27, x28, [sp, #80]
  407210:	ldr	x26, [x24]
  407214:	cbz	x26, 40749c <__fxstatat@plt+0x58fc>
  407218:	mov	x2, #0x0                   	// #0
  40721c:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  407220:	add	x1, x1, #0xeb0
  407224:	mov	x0, x20
  407228:	bl	406020 <__fxstatat@plt+0x4480>
  40722c:	mov	x26, x0
  407230:	cbz	x0, 407468 <__fxstatat@plt+0x58c8>
  407234:	mov	x0, #0xffffffffffffffff    	// #-1
  407238:	str	x0, [x26, #88]
  40723c:	str	w0, [x26, #104]
  407240:	mov	w27, #0x1                   	// #1
  407244:	cbnz	x25, 4074a0 <__fxstatat@plt+0x5900>
  407248:	b	4074a8 <__fxstatat@plt+0x5908>
  40724c:	bl	401b50 <__errno_location@plt>
  407250:	mov	w1, #0x16                  	// #22
  407254:	str	w1, [x0]
  407258:	mov	x20, #0x0                   	// #0
  40725c:	b	40748c <__fxstatat@plt+0x58ec>
  407260:	bl	401b50 <__errno_location@plt>
  407264:	mov	w1, #0x16                  	// #22
  407268:	str	w1, [x0]
  40726c:	mov	x20, #0x0                   	// #0
  407270:	ldp	x21, x22, [sp, #32]
  407274:	ldp	x23, x24, [sp, #48]
  407278:	ldp	x25, x26, [sp, #64]
  40727c:	b	40748c <__fxstatat@plt+0x58ec>
  407280:	bl	401b50 <__errno_location@plt>
  407284:	mov	w1, #0x16                  	// #22
  407288:	str	w1, [x0]
  40728c:	mov	x20, #0x0                   	// #0
  407290:	ldp	x21, x22, [sp, #32]
  407294:	ldp	x23, x24, [sp, #48]
  407298:	ldp	x25, x26, [sp, #64]
  40729c:	b	40748c <__fxstatat@plt+0x58ec>
  4072a0:	mov	x19, #0x0                   	// #0
  4072a4:	b	4071ec <__fxstatat@plt+0x564c>
  4072a8:	add	x0, x19, x0
  4072ac:	ldurb	w0, [x0, #-1]
  4072b0:	sub	x1, x19, #0x2
  4072b4:	cmp	w0, #0x2f
  4072b8:	b.ne	40731c <__fxstatat@plt+0x577c>  // b.any
  4072bc:	ldrb	w0, [x1, x2]
  4072c0:	cmp	w0, #0x2f
  4072c4:	b.ne	40731c <__fxstatat@plt+0x577c>  // b.any
  4072c8:	sub	x2, x2, #0x1
  4072cc:	cmp	x2, #0x1
  4072d0:	b.hi	4072bc <__fxstatat@plt+0x571c>  // b.pmore
  4072d4:	b	40731c <__fxstatat@plt+0x577c>
  4072d8:	mov	w2, #0x0                   	// #0
  4072dc:	mov	x1, x19
  4072e0:	mov	x0, x20
  4072e4:	bl	405dac <__fxstatat@plt+0x420c>
  4072e8:	strh	w0, [x19, #108]
  4072ec:	cbz	x25, 407370 <__fxstatat@plt+0x57d0>
  4072f0:	str	x23, [x19, #16]
  4072f4:	mov	x23, x19
  4072f8:	add	x22, x22, #0x1
  4072fc:	ldr	x19, [x24, x22, lsl #3]
  407300:	cbz	x19, 407384 <__fxstatat@plt+0x57e4>
  407304:	mov	x0, x19
  407308:	bl	4017b0 <strlen@plt>
  40730c:	mov	x2, x0
  407310:	cmp	w21, #0x0
  407314:	ccmp	x0, #0x2, #0x0, eq  // eq = none
  407318:	b.hi	4072a8 <__fxstatat@plt+0x5708>  // b.pmore
  40731c:	mov	x1, x19
  407320:	mov	x0, x20
  407324:	bl	406020 <__fxstatat@plt+0x4480>
  407328:	mov	x19, x0
  40732c:	cbz	x0, 407458 <__fxstatat@plt+0x58b8>
  407330:	str	xzr, [x0, #88]
  407334:	str	x26, [x0, #8]
  407338:	add	x0, x0, #0xf8
  40733c:	str	x0, [x19, #48]
  407340:	cmp	x23, #0x0
  407344:	ccmp	w27, #0x0, #0x4, ne  // ne = any
  407348:	b.eq	4072d8 <__fxstatat@plt+0x5738>  // b.none
  40734c:	strh	w28, [x19, #108]
  407350:	mov	x0, #0x2                   	// #2
  407354:	str	x0, [x19, #168]
  407358:	cbnz	x25, 4072f0 <__fxstatat@plt+0x5750>
  40735c:	str	xzr, [x19, #16]
  407360:	ldr	x0, [sp, #104]
  407364:	str	x19, [x0, #16]
  407368:	str	x19, [sp, #104]
  40736c:	b	4072f8 <__fxstatat@plt+0x5758>
  407370:	str	xzr, [x19, #16]
  407374:	cbnz	x23, 407360 <__fxstatat@plt+0x57c0>
  407378:	str	x19, [sp, #104]
  40737c:	mov	x23, x19
  407380:	b	4072f8 <__fxstatat@plt+0x5758>
  407384:	cmp	x25, #0x0
  407388:	ccmp	x22, #0x1, #0x0, ne  // ne = any
  40738c:	b.hi	407408 <__fxstatat@plt+0x5868>  // b.pmore
  407390:	mov	x2, #0x0                   	// #0
  407394:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  407398:	add	x1, x1, #0xeb0
  40739c:	mov	x0, x20
  4073a0:	bl	406020 <__fxstatat@plt+0x4480>
  4073a4:	str	x0, [x20]
  4073a8:	cbz	x0, 407458 <__fxstatat@plt+0x58b8>
  4073ac:	str	x23, [x0, #16]
  4073b0:	ldr	x0, [x20]
  4073b4:	mov	w1, #0x9                   	// #9
  4073b8:	strh	w1, [x0, #108]
  4073bc:	ldr	x0, [x20]
  4073c0:	mov	x1, #0x1                   	// #1
  4073c4:	str	x1, [x0, #88]
  4073c8:	mov	x0, x20
  4073cc:	bl	4060a8 <__fxstatat@plt+0x4508>
  4073d0:	and	w0, w0, #0xff
  4073d4:	cbz	w0, 407458 <__fxstatat@plt+0x58b8>
  4073d8:	ldr	w1, [x20, #72]
  4073dc:	mov	w0, #0x204                 	// #516
  4073e0:	tst	w1, w0
  4073e4:	b.eq	407430 <__fxstatat@plt+0x5890>  // b.none
  4073e8:	mov	w1, #0xffffffff            	// #-1
  4073ec:	add	x0, x20, #0x60
  4073f0:	bl	40902c <__fxstatat@plt+0x748c>
  4073f4:	ldp	x21, x22, [sp, #32]
  4073f8:	ldp	x23, x24, [sp, #48]
  4073fc:	ldp	x25, x26, [sp, #64]
  407400:	ldp	x27, x28, [sp, #80]
  407404:	b	40748c <__fxstatat@plt+0x58ec>
  407408:	mov	x2, x22
  40740c:	mov	x1, x23
  407410:	mov	x0, x20
  407414:	bl	405f44 <__fxstatat@plt+0x43a4>
  407418:	mov	x23, x0
  40741c:	b	407390 <__fxstatat@plt+0x57f0>
  407420:	mov	x23, x19
  407424:	b	407390 <__fxstatat@plt+0x57f0>
  407428:	mov	x23, x26
  40742c:	b	407390 <__fxstatat@plt+0x57f0>
  407430:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  407434:	add	x1, x1, #0x90
  407438:	mov	x0, x20
  40743c:	bl	406128 <__fxstatat@plt+0x4588>
  407440:	str	w0, [x20, #40]
  407444:	tbz	w0, #31, 4073e8 <__fxstatat@plt+0x5848>
  407448:	ldr	w0, [x20, #72]
  40744c:	orr	w0, w0, #0x4
  407450:	str	w0, [x20, #72]
  407454:	b	4073e8 <__fxstatat@plt+0x5848>
  407458:	mov	x0, x23
  40745c:	bl	406174 <__fxstatat@plt+0x45d4>
  407460:	mov	x0, x26
  407464:	bl	401a40 <free@plt>
  407468:	ldr	x0, [x20, #32]
  40746c:	bl	401a40 <free@plt>
  407470:	ldp	x27, x28, [sp, #80]
  407474:	mov	x0, x20
  407478:	bl	401a40 <free@plt>
  40747c:	mov	x20, #0x0                   	// #0
  407480:	ldp	x21, x22, [sp, #32]
  407484:	ldp	x23, x24, [sp, #48]
  407488:	ldp	x25, x26, [sp, #64]
  40748c:	mov	x0, x20
  407490:	ldp	x19, x20, [sp, #16]
  407494:	ldp	x29, x30, [sp], #112
  407498:	ret
  40749c:	cbz	x25, 407428 <__fxstatat@plt+0x5888>
  4074a0:	ldr	w27, [x20, #72]
  4074a4:	ubfx	x27, x27, #10, #1
  4074a8:	ldr	x19, [x24]
  4074ac:	cbz	x19, 407420 <__fxstatat@plt+0x5880>
  4074b0:	str	xzr, [sp, #104]
  4074b4:	mov	x22, #0x0                   	// #0
  4074b8:	mov	x23, #0x0                   	// #0
  4074bc:	and	w21, w21, #0x800
  4074c0:	mov	w28, #0xb                   	// #11
  4074c4:	b	407304 <__fxstatat@plt+0x5764>
  4074c8:	ldp	x21, x22, [sp, #32]
  4074cc:	ldp	x23, x24, [sp, #48]
  4074d0:	ldp	x25, x26, [sp, #64]
  4074d4:	b	40748c <__fxstatat@plt+0x58ec>
  4074d8:	stp	x29, x30, [sp, #-32]!
  4074dc:	mov	x29, sp
  4074e0:	stp	x19, x20, [sp, #16]
  4074e4:	mov	x20, x0
  4074e8:	ldr	x0, [x0]
  4074ec:	cbz	x0, 407504 <__fxstatat@plt+0x5964>
  4074f0:	ldr	x1, [x0, #88]
  4074f4:	tbz	x1, #63, 407558 <__fxstatat@plt+0x59b8>
  4074f8:	mov	x19, x0
  4074fc:	mov	x0, x19
  407500:	bl	401a40 <free@plt>
  407504:	ldr	x0, [x20, #8]
  407508:	cbz	x0, 407510 <__fxstatat@plt+0x5970>
  40750c:	bl	406174 <__fxstatat@plt+0x45d4>
  407510:	ldr	x0, [x20, #16]
  407514:	bl	401a40 <free@plt>
  407518:	ldr	x0, [x20, #32]
  40751c:	bl	401a40 <free@plt>
  407520:	ldr	w0, [x20, #72]
  407524:	tbz	w0, #9, 407564 <__fxstatat@plt+0x59c4>
  407528:	ldr	w0, [x20, #44]
  40752c:	tbnz	w0, #31, 407568 <__fxstatat@plt+0x59c8>
  407530:	bl	401960 <close@plt>
  407534:	cbz	w0, 407568 <__fxstatat@plt+0x59c8>
  407538:	bl	401b50 <__errno_location@plt>
  40753c:	ldr	w19, [x0]
  407540:	b	4075d0 <__fxstatat@plt+0x5a30>
  407544:	ldr	x19, [x0, #8]
  407548:	bl	401a40 <free@plt>
  40754c:	ldr	x0, [x19, #88]
  407550:	tbnz	x0, #63, 4074fc <__fxstatat@plt+0x595c>
  407554:	mov	x0, x19
  407558:	ldr	x19, [x0, #16]
  40755c:	cbnz	x19, 407548 <__fxstatat@plt+0x59a8>
  407560:	b	407544 <__fxstatat@plt+0x59a4>
  407564:	tbz	w0, #2, 4075a4 <__fxstatat@plt+0x5a04>
  407568:	add	x0, x20, #0x60
  40756c:	bl	4061f0 <__fxstatat@plt+0x4650>
  407570:	ldr	x0, [x20, #80]
  407574:	mov	w19, #0x0                   	// #0
  407578:	cbz	x0, 407600 <__fxstatat@plt+0x5a60>
  40757c:	bl	408b38 <__fxstatat@plt+0x6f98>
  407580:	mov	x0, x20
  407584:	bl	4061b8 <__fxstatat@plt+0x4618>
  407588:	mov	x0, x20
  40758c:	bl	401a40 <free@plt>
  407590:	cbnz	w19, 4075f0 <__fxstatat@plt+0x5a50>
  407594:	mov	w0, w19
  407598:	ldp	x19, x20, [sp, #16]
  40759c:	ldp	x29, x30, [sp], #32
  4075a0:	ret
  4075a4:	ldr	w0, [x20, #40]
  4075a8:	bl	4017e0 <fchdir@plt>
  4075ac:	mov	w19, w0
  4075b0:	cbz	w0, 4075bc <__fxstatat@plt+0x5a1c>
  4075b4:	bl	401b50 <__errno_location@plt>
  4075b8:	ldr	w19, [x0]
  4075bc:	ldr	w0, [x20, #40]
  4075c0:	bl	401960 <close@plt>
  4075c4:	cmp	w19, #0x0
  4075c8:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  4075cc:	b.ne	4075e4 <__fxstatat@plt+0x5a44>  // b.any
  4075d0:	add	x0, x20, #0x60
  4075d4:	bl	4061f0 <__fxstatat@plt+0x4650>
  4075d8:	ldr	x0, [x20, #80]
  4075dc:	cbnz	x0, 40757c <__fxstatat@plt+0x59dc>
  4075e0:	b	407580 <__fxstatat@plt+0x59e0>
  4075e4:	bl	401b50 <__errno_location@plt>
  4075e8:	ldr	w19, [x0]
  4075ec:	b	4075d0 <__fxstatat@plt+0x5a30>
  4075f0:	bl	401b50 <__errno_location@plt>
  4075f4:	str	w19, [x0]
  4075f8:	mov	w19, #0xffffffff            	// #-1
  4075fc:	b	407594 <__fxstatat@plt+0x59f4>
  407600:	mov	x0, x20
  407604:	bl	4061b8 <__fxstatat@plt+0x4618>
  407608:	mov	x0, x20
  40760c:	bl	401a40 <free@plt>
  407610:	mov	w19, #0x0                   	// #0
  407614:	b	407594 <__fxstatat@plt+0x59f4>
  407618:	stp	x29, x30, [sp, #-64]!
  40761c:	mov	x29, sp
  407620:	stp	x19, x20, [sp, #16]
  407624:	ldr	x19, [x0]
  407628:	cbz	x19, 407c80 <__fxstatat@plt+0x60e0>
  40762c:	mov	x20, x0
  407630:	ldr	w0, [x0, #72]
  407634:	tbnz	w0, #13, 407c7c <__fxstatat@plt+0x60dc>
  407638:	ldrh	w0, [x19, #112]
  40763c:	mov	w1, #0x3                   	// #3
  407640:	strh	w1, [x19, #112]
  407644:	cmp	w0, #0x1
  407648:	b.eq	407668 <__fxstatat@plt+0x5ac8>  // b.none
  40764c:	cmp	w0, #0x2
  407650:	b.eq	407680 <__fxstatat@plt+0x5ae0>  // b.none
  407654:	ldrh	w1, [x19, #108]
  407658:	cmp	w1, #0x1
  40765c:	b.eq	40770c <__fxstatat@plt+0x5b6c>  // b.none
  407660:	stp	x21, x22, [sp, #32]
  407664:	b	407924 <__fxstatat@plt+0x5d84>
  407668:	mov	w2, #0x0                   	// #0
  40766c:	mov	x1, x19
  407670:	mov	x0, x20
  407674:	bl	405dac <__fxstatat@plt+0x420c>
  407678:	strh	w0, [x19, #108]
  40767c:	b	407c80 <__fxstatat@plt+0x60e0>
  407680:	ldrh	w1, [x19, #108]
  407684:	sub	w0, w1, #0xc
  407688:	and	w0, w0, #0xffff
  40768c:	cmp	w0, #0x1
  407690:	b.ls	4076a4 <__fxstatat@plt+0x5b04>  // b.plast
  407694:	cmp	w1, #0x1
  407698:	b.eq	407714 <__fxstatat@plt+0x5b74>  // b.none
  40769c:	stp	x21, x22, [sp, #32]
  4076a0:	b	407924 <__fxstatat@plt+0x5d84>
  4076a4:	mov	w2, #0x1                   	// #1
  4076a8:	mov	x1, x19
  4076ac:	mov	x0, x20
  4076b0:	bl	405dac <__fxstatat@plt+0x420c>
  4076b4:	and	w1, w0, #0xffff
  4076b8:	strh	w0, [x19, #108]
  4076bc:	cmp	w1, #0x1
  4076c0:	b.ne	4077d4 <__fxstatat@plt+0x5c34>  // b.any
  4076c4:	ldr	w0, [x20, #72]
  4076c8:	tbnz	w0, #2, 4077d4 <__fxstatat@plt+0x5c34>
  4076cc:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4076d0:	add	x1, x1, #0x90
  4076d4:	mov	x0, x20
  4076d8:	bl	406128 <__fxstatat@plt+0x4588>
  4076dc:	str	w0, [x19, #68]
  4076e0:	tbnz	w0, #31, 4076f4 <__fxstatat@plt+0x5b54>
  4076e4:	ldrh	w0, [x19, #110]
  4076e8:	orr	w0, w0, #0x2
  4076ec:	strh	w0, [x19, #110]
  4076f0:	b	4077d4 <__fxstatat@plt+0x5c34>
  4076f4:	bl	401b50 <__errno_location@plt>
  4076f8:	ldr	w0, [x0]
  4076fc:	str	w0, [x19, #64]
  407700:	mov	w0, #0x7                   	// #7
  407704:	strh	w0, [x19, #108]
  407708:	b	4077d4 <__fxstatat@plt+0x5c34>
  40770c:	cmp	w0, #0x4
  407710:	b.eq	40772c <__fxstatat@plt+0x5b8c>  // b.none
  407714:	ldr	w1, [x20, #72]
  407718:	tbz	w1, #6, 407768 <__fxstatat@plt+0x5bc8>
  40771c:	ldr	x2, [x19, #120]
  407720:	ldr	x0, [x20, #24]
  407724:	cmp	x2, x0
  407728:	b.eq	407768 <__fxstatat@plt+0x5bc8>  // b.none
  40772c:	ldrh	w0, [x19, #110]
  407730:	tbnz	w0, #1, 40775c <__fxstatat@plt+0x5bbc>
  407734:	ldr	x0, [x20, #8]
  407738:	cbz	x0, 407744 <__fxstatat@plt+0x5ba4>
  40773c:	bl	406174 <__fxstatat@plt+0x45d4>
  407740:	str	xzr, [x20, #8]
  407744:	mov	w0, #0x6                   	// #6
  407748:	strh	w0, [x19, #108]
  40774c:	mov	x1, x19
  407750:	mov	x0, x20
  407754:	bl	40674c <__fxstatat@plt+0x4bac>
  407758:	b	407c80 <__fxstatat@plt+0x60e0>
  40775c:	ldr	w0, [x19, #68]
  407760:	bl	401960 <close@plt>
  407764:	b	407734 <__fxstatat@plt+0x5b94>
  407768:	ldr	x0, [x20, #8]
  40776c:	cbz	x0, 407838 <__fxstatat@plt+0x5c98>
  407770:	tbnz	w1, #12, 407828 <__fxstatat@plt+0x5c88>
  407774:	ldr	x3, [x19, #48]
  407778:	mov	w2, #0xffffffff            	// #-1
  40777c:	mov	x1, x19
  407780:	mov	x0, x20
  407784:	bl	406590 <__fxstatat@plt+0x49f0>
  407788:	cbnz	w0, 407880 <__fxstatat@plt+0x5ce0>
  40778c:	ldr	x19, [x20, #8]
  407790:	str	xzr, [x20, #8]
  407794:	ldr	x2, [x20, #32]
  407798:	ldr	x3, [x19, #8]
  40779c:	ldr	x0, [x3, #72]
  4077a0:	sub	x1, x0, #0x1
  4077a4:	ldr	x3, [x3, #56]
  4077a8:	ldrb	w3, [x3, x1]
  4077ac:	cmp	w3, #0x2f
  4077b0:	csel	x1, x1, x0, eq  // eq = none
  4077b4:	add	x0, x2, x1
  4077b8:	mov	w3, #0x2f                  	// #47
  4077bc:	strb	w3, [x2, x1]
  4077c0:	ldr	x2, [x19, #96]
  4077c4:	add	x2, x2, #0x1
  4077c8:	add	x1, x19, #0xf8
  4077cc:	add	x0, x0, #0x1
  4077d0:	bl	401780 <memmove@plt>
  4077d4:	str	x19, [x20]
  4077d8:	ldrh	w0, [x19, #108]
  4077dc:	cmp	w0, #0xb
  4077e0:	b.eq	407b0c <__fxstatat@plt+0x5f6c>  // b.none
  4077e4:	ldrh	w0, [x19, #108]
  4077e8:	cmp	w0, #0x1
  4077ec:	b.ne	407c80 <__fxstatat@plt+0x60e0>  // b.any
  4077f0:	ldr	x0, [x19, #88]
  4077f4:	cbnz	x0, 407800 <__fxstatat@plt+0x5c60>
  4077f8:	ldr	x0, [x19, #120]
  4077fc:	str	x0, [x20, #24]
  407800:	mov	x1, x19
  407804:	mov	x0, x20
  407808:	bl	4063d8 <__fxstatat@plt+0x4838>
  40780c:	and	w0, w0, #0xff
  407810:	cbnz	w0, 407c80 <__fxstatat@plt+0x60e0>
  407814:	bl	401b50 <__errno_location@plt>
  407818:	mov	w1, #0xc                   	// #12
  40781c:	str	w1, [x0]
  407820:	mov	x19, #0x0                   	// #0
  407824:	b	407c80 <__fxstatat@plt+0x60e0>
  407828:	and	w1, w1, #0xffffefff
  40782c:	str	w1, [x20, #72]
  407830:	bl	406174 <__fxstatat@plt+0x45d4>
  407834:	str	xzr, [x20, #8]
  407838:	mov	w1, #0x3                   	// #3
  40783c:	mov	x0, x20
  407840:	bl	4067ec <__fxstatat@plt+0x4c4c>
  407844:	str	x0, [x20, #8]
  407848:	cbnz	x0, 40778c <__fxstatat@plt+0x5bec>
  40784c:	ldr	w1, [x20, #72]
  407850:	tbnz	w1, #13, 407c90 <__fxstatat@plt+0x60f0>
  407854:	ldr	w0, [x19, #64]
  407858:	cbz	w0, 407870 <__fxstatat@plt+0x5cd0>
  40785c:	ldrh	w0, [x19, #108]
  407860:	cmp	w0, #0x4
  407864:	b.eq	407870 <__fxstatat@plt+0x5cd0>  // b.none
  407868:	mov	w0, #0x7                   	// #7
  40786c:	strh	w0, [x19, #108]
  407870:	mov	x1, x19
  407874:	mov	x0, x20
  407878:	bl	40674c <__fxstatat@plt+0x4bac>
  40787c:	b	407c80 <__fxstatat@plt+0x60e0>
  407880:	bl	401b50 <__errno_location@plt>
  407884:	ldr	w0, [x0]
  407888:	str	w0, [x19, #64]
  40788c:	ldrh	w0, [x19, #110]
  407890:	orr	w0, w0, #0x1
  407894:	strh	w0, [x19, #110]
  407898:	ldr	x0, [x20, #8]
  40789c:	cbz	x0, 40778c <__fxstatat@plt+0x5bec>
  4078a0:	ldr	x1, [x0, #8]
  4078a4:	ldr	x1, [x1, #48]
  4078a8:	str	x1, [x0, #48]
  4078ac:	ldr	x0, [x0, #16]
  4078b0:	cbnz	x0, 4078a0 <__fxstatat@plt+0x5d00>
  4078b4:	b	40778c <__fxstatat@plt+0x5bec>
  4078b8:	str	x0, [x20]
  4078bc:	ldr	x1, [x20, #32]
  4078c0:	ldr	x0, [x0, #72]
  4078c4:	strb	wzr, [x1, x0]
  4078c8:	mov	w1, #0x3                   	// #3
  4078cc:	mov	x0, x20
  4078d0:	bl	4067ec <__fxstatat@plt+0x4c4c>
  4078d4:	mov	x22, x0
  4078d8:	cbnz	x0, 4078f0 <__fxstatat@plt+0x5d50>
  4078dc:	ldr	w0, [x20, #72]
  4078e0:	tbz	w0, #13, 40793c <__fxstatat@plt+0x5d9c>
  4078e4:	mov	x19, x22
  4078e8:	ldp	x21, x22, [sp, #32]
  4078ec:	b	407c80 <__fxstatat@plt+0x60e0>
  4078f0:	mov	x0, x21
  4078f4:	bl	401a40 <free@plt>
  4078f8:	mov	x19, x22
  4078fc:	ldp	x21, x22, [sp, #32]
  407900:	b	407794 <__fxstatat@plt+0x5bf4>
  407904:	str	x19, [x20]
  407908:	mov	x0, x21
  40790c:	bl	401a40 <free@plt>
  407910:	ldr	x0, [x19, #88]
  407914:	cbz	x0, 4079d0 <__fxstatat@plt+0x5e30>
  407918:	ldrh	w0, [x19, #112]
  40791c:	cmp	w0, #0x4
  407920:	b.ne	407a84 <__fxstatat@plt+0x5ee4>  // b.any
  407924:	mov	x21, x19
  407928:	ldr	x19, [x19, #16]
  40792c:	cbnz	x19, 407904 <__fxstatat@plt+0x5d64>
  407930:	ldr	x0, [x21, #8]
  407934:	ldr	x1, [x0, #24]
  407938:	cbnz	x1, 4078b8 <__fxstatat@plt+0x5d18>
  40793c:	ldr	x22, [x21, #8]
  407940:	str	x22, [x20]
  407944:	mov	x0, x21
  407948:	bl	401a40 <free@plt>
  40794c:	ldr	x0, [x22, #88]
  407950:	cmn	x0, #0x1
  407954:	b.eq	407bcc <__fxstatat@plt+0x602c>  // b.none
  407958:	ldrh	w0, [x22, #108]
  40795c:	cmp	w0, #0xb
  407960:	b.eq	407be8 <__fxstatat@plt+0x6048>  // b.none
  407964:	ldr	x1, [x20, #32]
  407968:	ldr	x0, [x22, #72]
  40796c:	strb	wzr, [x1, x0]
  407970:	ldr	x0, [x22, #88]
  407974:	cbz	x0, 407bf0 <__fxstatat@plt+0x6050>
  407978:	ldrh	w0, [x22, #110]
  40797c:	tbz	w0, #1, 407c40 <__fxstatat@plt+0x60a0>
  407980:	ldr	w0, [x20, #72]
  407984:	tbnz	w0, #2, 40799c <__fxstatat@plt+0x5dfc>
  407988:	tbz	w0, #9, 407c18 <__fxstatat@plt+0x6078>
  40798c:	mov	w2, #0x1                   	// #1
  407990:	ldr	w1, [x22, #68]
  407994:	mov	x0, x20
  407998:	bl	4064bc <__fxstatat@plt+0x491c>
  40799c:	ldr	w0, [x22, #68]
  4079a0:	bl	401960 <close@plt>
  4079a4:	ldrh	w0, [x22, #108]
  4079a8:	cmp	w0, #0x2
  4079ac:	b.eq	407cc0 <__fxstatat@plt+0x6120>  // b.none
  4079b0:	ldr	w0, [x22, #64]
  4079b4:	cbnz	w0, 407cb8 <__fxstatat@plt+0x6118>
  4079b8:	mov	w0, #0x6                   	// #6
  4079bc:	strh	w0, [x22, #108]
  4079c0:	mov	x1, x22
  4079c4:	mov	x0, x20
  4079c8:	bl	40674c <__fxstatat@plt+0x4bac>
  4079cc:	b	407cc0 <__fxstatat@plt+0x6120>
  4079d0:	mov	x0, x20
  4079d4:	bl	406530 <__fxstatat@plt+0x4990>
  4079d8:	cbnz	w0, 407a60 <__fxstatat@plt+0x5ec0>
  4079dc:	mov	x0, x20
  4079e0:	bl	4061b8 <__fxstatat@plt+0x4618>
  4079e4:	ldr	x2, [x19, #96]
  4079e8:	str	x2, [x19, #72]
  4079ec:	add	x22, x19, #0xf8
  4079f0:	add	x2, x2, #0x1
  4079f4:	mov	x1, x22
  4079f8:	ldr	x0, [x20, #32]
  4079fc:	bl	401780 <memmove@plt>
  407a00:	mov	w1, #0x2f                  	// #47
  407a04:	mov	x0, x22
  407a08:	bl	401970 <strrchr@plt>
  407a0c:	cbz	x0, 407a44 <__fxstatat@plt+0x5ea4>
  407a10:	cmp	x22, x0
  407a14:	b.eq	407a78 <__fxstatat@plt+0x5ed8>  // b.none
  407a18:	str	x23, [sp, #48]
  407a1c:	add	x21, x0, #0x1
  407a20:	mov	x0, x21
  407a24:	bl	4017b0 <strlen@plt>
  407a28:	mov	x23, x0
  407a2c:	add	x2, x0, #0x1
  407a30:	mov	x1, x21
  407a34:	mov	x0, x22
  407a38:	bl	401780 <memmove@plt>
  407a3c:	str	x23, [x19, #96]
  407a40:	ldr	x23, [sp, #48]
  407a44:	ldr	x0, [x20, #32]
  407a48:	str	x0, [x19, #56]
  407a4c:	str	x0, [x19, #48]
  407a50:	mov	x0, x20
  407a54:	bl	4060a8 <__fxstatat@plt+0x4508>
  407a58:	ldp	x21, x22, [sp, #32]
  407a5c:	b	4077d4 <__fxstatat@plt+0x5c34>
  407a60:	ldr	w0, [x20, #72]
  407a64:	orr	w0, w0, #0x2000
  407a68:	str	w0, [x20, #72]
  407a6c:	mov	x19, #0x0                   	// #0
  407a70:	ldp	x21, x22, [sp, #32]
  407a74:	b	407c80 <__fxstatat@plt+0x60e0>
  407a78:	ldrb	w1, [x0, #1]
  407a7c:	cbz	w1, 407a44 <__fxstatat@plt+0x5ea4>
  407a80:	b	407a18 <__fxstatat@plt+0x5e78>
  407a84:	cmp	w0, #0x2
  407a88:	b.eq	407a94 <__fxstatat@plt+0x5ef4>  // b.none
  407a8c:	ldp	x21, x22, [sp, #32]
  407a90:	b	407794 <__fxstatat@plt+0x5bf4>
  407a94:	mov	w2, #0x1                   	// #1
  407a98:	mov	x1, x19
  407a9c:	mov	x0, x20
  407aa0:	bl	405dac <__fxstatat@plt+0x420c>
  407aa4:	and	w1, w0, #0xffff
  407aa8:	strh	w0, [x19, #108]
  407aac:	cmp	w1, #0x1
  407ab0:	b.eq	407ac4 <__fxstatat@plt+0x5f24>  // b.none
  407ab4:	mov	w0, #0x3                   	// #3
  407ab8:	strh	w0, [x19, #112]
  407abc:	ldp	x21, x22, [sp, #32]
  407ac0:	b	407794 <__fxstatat@plt+0x5bf4>
  407ac4:	ldr	w0, [x20, #72]
  407ac8:	tbnz	w0, #2, 407ab4 <__fxstatat@plt+0x5f14>
  407acc:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  407ad0:	add	x1, x1, #0x90
  407ad4:	mov	x0, x20
  407ad8:	bl	406128 <__fxstatat@plt+0x4588>
  407adc:	str	w0, [x19, #68]
  407ae0:	tbnz	w0, #31, 407af4 <__fxstatat@plt+0x5f54>
  407ae4:	ldrh	w0, [x19, #110]
  407ae8:	orr	w0, w0, #0x2
  407aec:	strh	w0, [x19, #110]
  407af0:	b	407ab4 <__fxstatat@plt+0x5f14>
  407af4:	bl	401b50 <__errno_location@plt>
  407af8:	ldr	w0, [x0]
  407afc:	str	w0, [x19, #64]
  407b00:	mov	w0, #0x7                   	// #7
  407b04:	strh	w0, [x19, #108]
  407b08:	b	407ab4 <__fxstatat@plt+0x5f14>
  407b0c:	ldr	x0, [x19, #168]
  407b10:	cmp	x0, #0x2
  407b14:	b.eq	407b2c <__fxstatat@plt+0x5f8c>  // b.none
  407b18:	cmp	x0, #0x1
  407b1c:	b.eq	407c80 <__fxstatat@plt+0x60e0>  // b.none
  407b20:	stp	x21, x22, [sp, #32]
  407b24:	str	x23, [sp, #48]
  407b28:	bl	4019a0 <abort@plt>
  407b2c:	stp	x21, x22, [sp, #32]
  407b30:	ldr	x21, [x19, #8]
  407b34:	ldr	w0, [x21, #104]
  407b38:	cbnz	w0, 407b4c <__fxstatat@plt+0x5fac>
  407b3c:	ldr	w0, [x20, #72]
  407b40:	and	w0, w0, #0x18
  407b44:	cmp	w0, #0x18
  407b48:	b.eq	407b7c <__fxstatat@plt+0x5fdc>  // b.none
  407b4c:	mov	w2, #0x0                   	// #0
  407b50:	mov	x1, x19
  407b54:	mov	x0, x20
  407b58:	bl	405dac <__fxstatat@plt+0x420c>
  407b5c:	and	w1, w0, #0xffff
  407b60:	strh	w0, [x19, #108]
  407b64:	ldr	w0, [x19, #136]
  407b68:	and	w0, w0, #0xf000
  407b6c:	cmp	w0, #0x4, lsl #12
  407b70:	b.eq	407b98 <__fxstatat@plt+0x5ff8>  // b.none
  407b74:	ldp	x21, x22, [sp, #32]
  407b78:	b	4077e4 <__fxstatat@plt+0x5c44>
  407b7c:	ldr	w1, [x20, #44]
  407b80:	mov	x0, x21
  407b84:	bl	406338 <__fxstatat@plt+0x4798>
  407b88:	cmp	w0, #0x2
  407b8c:	b.ne	407b4c <__fxstatat@plt+0x5fac>  // b.any
  407b90:	ldp	x21, x22, [sp, #32]
  407b94:	b	4077e4 <__fxstatat@plt+0x5c44>
  407b98:	ldr	x0, [x19, #88]
  407b9c:	cbz	x0, 407c98 <__fxstatat@plt+0x60f8>
  407ba0:	ldr	w0, [x21, #104]
  407ba4:	sub	w0, w0, #0x1
  407ba8:	cmn	w0, #0x3
  407bac:	b.ls	407bc0 <__fxstatat@plt+0x6020>  // b.plast
  407bb0:	cmp	w1, #0x1
  407bb4:	b.ne	407cb0 <__fxstatat@plt+0x6110>  // b.any
  407bb8:	ldp	x21, x22, [sp, #32]
  407bbc:	b	407800 <__fxstatat@plt+0x5c60>
  407bc0:	str	w0, [x21, #104]
  407bc4:	ldp	x21, x22, [sp, #32]
  407bc8:	b	4077e4 <__fxstatat@plt+0x5c44>
  407bcc:	mov	x0, x22
  407bd0:	bl	401a40 <free@plt>
  407bd4:	bl	401b50 <__errno_location@plt>
  407bd8:	str	wzr, [x0]
  407bdc:	str	xzr, [x20]
  407be0:	ldp	x21, x22, [sp, #32]
  407be4:	b	407c80 <__fxstatat@plt+0x60e0>
  407be8:	str	x23, [sp, #48]
  407bec:	bl	4019a0 <abort@plt>
  407bf0:	mov	x0, x20
  407bf4:	bl	406530 <__fxstatat@plt+0x4990>
  407bf8:	cbz	w0, 4079a4 <__fxstatat@plt+0x5e04>
  407bfc:	bl	401b50 <__errno_location@plt>
  407c00:	ldr	w0, [x0]
  407c04:	str	w0, [x22, #64]
  407c08:	ldr	w0, [x20, #72]
  407c0c:	orr	w0, w0, #0x2000
  407c10:	str	w0, [x20, #72]
  407c14:	b	4079a4 <__fxstatat@plt+0x5e04>
  407c18:	ldr	w0, [x22, #68]
  407c1c:	bl	4017e0 <fchdir@plt>
  407c20:	cbz	w0, 40799c <__fxstatat@plt+0x5dfc>
  407c24:	bl	401b50 <__errno_location@plt>
  407c28:	ldr	w0, [x0]
  407c2c:	str	w0, [x22, #64]
  407c30:	ldr	w0, [x20, #72]
  407c34:	orr	w0, w0, #0x2000
  407c38:	str	w0, [x20, #72]
  407c3c:	b	40799c <__fxstatat@plt+0x5dfc>
  407c40:	tbnz	w0, #0, 4079a4 <__fxstatat@plt+0x5e04>
  407c44:	adrp	x3, 40b000 <__fxstatat@plt+0x9460>
  407c48:	add	x3, x3, #0x88
  407c4c:	mov	w2, #0xffffffff            	// #-1
  407c50:	ldr	x1, [x22, #8]
  407c54:	mov	x0, x20
  407c58:	bl	406590 <__fxstatat@plt+0x49f0>
  407c5c:	cbz	w0, 4079a4 <__fxstatat@plt+0x5e04>
  407c60:	bl	401b50 <__errno_location@plt>
  407c64:	ldr	w0, [x0]
  407c68:	str	w0, [x22, #64]
  407c6c:	ldr	w0, [x20, #72]
  407c70:	orr	w0, w0, #0x2000
  407c74:	str	w0, [x20, #72]
  407c78:	b	4079a4 <__fxstatat@plt+0x5e04>
  407c7c:	mov	x19, #0x0                   	// #0
  407c80:	mov	x0, x19
  407c84:	ldp	x19, x20, [sp, #16]
  407c88:	ldp	x29, x30, [sp], #64
  407c8c:	ret
  407c90:	mov	x19, x0
  407c94:	b	407c80 <__fxstatat@plt+0x60e0>
  407c98:	cmp	w1, #0x1
  407c9c:	b.ne	407ca8 <__fxstatat@plt+0x6108>  // b.any
  407ca0:	ldp	x21, x22, [sp, #32]
  407ca4:	b	4077f8 <__fxstatat@plt+0x5c58>
  407ca8:	ldp	x21, x22, [sp, #32]
  407cac:	b	407c80 <__fxstatat@plt+0x60e0>
  407cb0:	ldp	x21, x22, [sp, #32]
  407cb4:	b	407c80 <__fxstatat@plt+0x60e0>
  407cb8:	mov	w0, #0x7                   	// #7
  407cbc:	strh	w0, [x22, #108]
  407cc0:	ldr	w0, [x20, #72]
  407cc4:	tst	x0, #0x2000
  407cc8:	csel	x19, x19, x22, ne  // ne = any
  407ccc:	ldp	x21, x22, [sp, #32]
  407cd0:	b	407c80 <__fxstatat@plt+0x60e0>
  407cd4:	cmp	w2, #0x4
  407cd8:	b.hi	407ce8 <__fxstatat@plt+0x6148>  // b.pmore
  407cdc:	strh	w2, [x1, #112]
  407ce0:	mov	w0, #0x0                   	// #0
  407ce4:	ret
  407ce8:	stp	x29, x30, [sp, #-16]!
  407cec:	mov	x29, sp
  407cf0:	bl	401b50 <__errno_location@plt>
  407cf4:	mov	w1, #0x16                  	// #22
  407cf8:	str	w1, [x0]
  407cfc:	mov	w0, #0x1                   	// #1
  407d00:	ldp	x29, x30, [sp], #16
  407d04:	ret
  407d08:	stp	x29, x30, [sp, #-64]!
  407d0c:	mov	x29, sp
  407d10:	tst	w1, #0xffffefff
  407d14:	b.ne	407db8 <__fxstatat@plt+0x6218>  // b.any
  407d18:	stp	x19, x20, [sp, #16]
  407d1c:	stp	x21, x22, [sp, #32]
  407d20:	mov	x19, x0
  407d24:	mov	w20, w1
  407d28:	ldr	x22, [x0]
  407d2c:	bl	401b50 <__errno_location@plt>
  407d30:	mov	x21, x0
  407d34:	str	wzr, [x0]
  407d38:	ldr	w0, [x19, #72]
  407d3c:	tbnz	w0, #13, 407e98 <__fxstatat@plt+0x62f8>
  407d40:	ldrh	w1, [x22, #108]
  407d44:	cmp	w1, #0x9
  407d48:	b.eq	407dcc <__fxstatat@plt+0x622c>  // b.none
  407d4c:	mov	x0, #0x0                   	// #0
  407d50:	cmp	w1, #0x1
  407d54:	b.ne	407ea8 <__fxstatat@plt+0x6308>  // b.any
  407d58:	str	x23, [sp, #48]
  407d5c:	ldr	x0, [x19, #8]
  407d60:	cbz	x0, 407d68 <__fxstatat@plt+0x61c8>
  407d64:	bl	406174 <__fxstatat@plt+0x45d4>
  407d68:	mov	w23, #0x1                   	// #1
  407d6c:	cmp	w20, #0x1, lsl #12
  407d70:	b.eq	407ddc <__fxstatat@plt+0x623c>  // b.none
  407d74:	ldr	x0, [x22, #88]
  407d78:	cbnz	x0, 407d94 <__fxstatat@plt+0x61f4>
  407d7c:	ldr	x0, [x22, #48]
  407d80:	ldrb	w0, [x0]
  407d84:	cmp	w0, #0x2f
  407d88:	b.eq	407d94 <__fxstatat@plt+0x61f4>  // b.none
  407d8c:	ldr	w0, [x19, #72]
  407d90:	tbz	w0, #2, 407df0 <__fxstatat@plt+0x6250>
  407d94:	mov	w1, w23
  407d98:	mov	x0, x19
  407d9c:	bl	4067ec <__fxstatat@plt+0x4c4c>
  407da0:	str	x0, [x19, #8]
  407da4:	ldp	x19, x20, [sp, #16]
  407da8:	ldp	x21, x22, [sp, #32]
  407dac:	ldr	x23, [sp, #48]
  407db0:	ldp	x29, x30, [sp], #64
  407db4:	ret
  407db8:	bl	401b50 <__errno_location@plt>
  407dbc:	mov	w1, #0x16                  	// #22
  407dc0:	str	w1, [x0]
  407dc4:	mov	x0, #0x0                   	// #0
  407dc8:	b	407db0 <__fxstatat@plt+0x6210>
  407dcc:	ldr	x0, [x22, #16]
  407dd0:	ldp	x19, x20, [sp, #16]
  407dd4:	ldp	x21, x22, [sp, #32]
  407dd8:	b	407db0 <__fxstatat@plt+0x6210>
  407ddc:	ldr	w0, [x19, #72]
  407de0:	orr	w0, w0, #0x1000
  407de4:	str	w0, [x19, #72]
  407de8:	mov	w23, #0x2                   	// #2
  407dec:	b	407d74 <__fxstatat@plt+0x61d4>
  407df0:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  407df4:	add	x1, x1, #0x90
  407df8:	mov	x0, x19
  407dfc:	bl	406128 <__fxstatat@plt+0x4588>
  407e00:	mov	w20, w0
  407e04:	tbnz	w0, #31, 407e44 <__fxstatat@plt+0x62a4>
  407e08:	mov	w1, w23
  407e0c:	mov	x0, x19
  407e10:	bl	4067ec <__fxstatat@plt+0x4c4c>
  407e14:	str	x0, [x19, #8]
  407e18:	ldr	w0, [x19, #72]
  407e1c:	tbz	w0, #9, 407e5c <__fxstatat@plt+0x62bc>
  407e20:	mov	w2, #0x1                   	// #1
  407e24:	mov	w1, w20
  407e28:	mov	x0, x19
  407e2c:	bl	4064bc <__fxstatat@plt+0x491c>
  407e30:	ldr	x0, [x19, #8]
  407e34:	ldp	x19, x20, [sp, #16]
  407e38:	ldp	x21, x22, [sp, #32]
  407e3c:	ldr	x23, [sp, #48]
  407e40:	b	407db0 <__fxstatat@plt+0x6210>
  407e44:	str	xzr, [x19, #8]
  407e48:	mov	x0, #0x0                   	// #0
  407e4c:	ldp	x19, x20, [sp, #16]
  407e50:	ldp	x21, x22, [sp, #32]
  407e54:	ldr	x23, [sp, #48]
  407e58:	b	407db0 <__fxstatat@plt+0x6210>
  407e5c:	mov	w0, w20
  407e60:	bl	4017e0 <fchdir@plt>
  407e64:	cbnz	w0, 407e74 <__fxstatat@plt+0x62d4>
  407e68:	mov	w0, w20
  407e6c:	bl	401960 <close@plt>
  407e70:	b	407e30 <__fxstatat@plt+0x6290>
  407e74:	ldr	w19, [x21]
  407e78:	mov	w0, w20
  407e7c:	bl	401960 <close@plt>
  407e80:	str	w19, [x21]
  407e84:	mov	x0, #0x0                   	// #0
  407e88:	ldp	x19, x20, [sp, #16]
  407e8c:	ldp	x21, x22, [sp, #32]
  407e90:	ldr	x23, [sp, #48]
  407e94:	b	407db0 <__fxstatat@plt+0x6210>
  407e98:	mov	x0, #0x0                   	// #0
  407e9c:	ldp	x19, x20, [sp, #16]
  407ea0:	ldp	x21, x22, [sp, #32]
  407ea4:	b	407db0 <__fxstatat@plt+0x6210>
  407ea8:	ldp	x19, x20, [sp, #16]
  407eac:	ldp	x21, x22, [sp, #32]
  407eb0:	b	407db0 <__fxstatat@plt+0x6210>
  407eb4:	stp	x29, x30, [sp, #-64]!
  407eb8:	mov	x29, sp
  407ebc:	stp	x19, x20, [sp, #16]
  407ec0:	stp	x21, x22, [sp, #32]
  407ec4:	mov	x19, x0
  407ec8:	mov	x22, x1
  407ecc:	mov	x21, x2
  407ed0:	cmp	x0, #0x0
  407ed4:	add	x0, sp, #0x3c
  407ed8:	csel	x19, x0, x19, eq  // eq = none
  407edc:	mov	x0, x19
  407ee0:	bl	401760 <mbrtowc@plt>
  407ee4:	mov	x20, x0
  407ee8:	cmp	x21, #0x0
  407eec:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  407ef0:	b.hi	407f08 <__fxstatat@plt+0x6368>  // b.pmore
  407ef4:	mov	x0, x20
  407ef8:	ldp	x19, x20, [sp, #16]
  407efc:	ldp	x21, x22, [sp, #32]
  407f00:	ldp	x29, x30, [sp], #64
  407f04:	ret
  407f08:	mov	w0, #0x0                   	// #0
  407f0c:	bl	4080bc <__fxstatat@plt+0x651c>
  407f10:	and	w0, w0, #0xff
  407f14:	cbnz	w0, 407ef4 <__fxstatat@plt+0x6354>
  407f18:	ldrb	w0, [x22]
  407f1c:	str	w0, [x19]
  407f20:	mov	x20, #0x1                   	// #1
  407f24:	b	407ef4 <__fxstatat@plt+0x6354>
  407f28:	stp	x29, x30, [sp, #-48]!
  407f2c:	mov	x29, sp
  407f30:	stp	x19, x20, [sp, #16]
  407f34:	str	x21, [sp, #32]
  407f38:	mov	x19, x0
  407f3c:	bl	401840 <__fpending@plt>
  407f40:	mov	x21, x0
  407f44:	ldr	w20, [x19]
  407f48:	and	w20, w20, #0x20
  407f4c:	mov	x0, x19
  407f50:	bl	409250 <__fxstatat@plt+0x76b0>
  407f54:	cbnz	w20, 407f80 <__fxstatat@plt+0x63e0>
  407f58:	cbz	w0, 407f70 <__fxstatat@plt+0x63d0>
  407f5c:	cbnz	x21, 407f94 <__fxstatat@plt+0x63f4>
  407f60:	bl	401b50 <__errno_location@plt>
  407f64:	ldr	w0, [x0]
  407f68:	cmp	w0, #0x9
  407f6c:	csetm	w0, ne  // ne = any
  407f70:	ldp	x19, x20, [sp, #16]
  407f74:	ldr	x21, [sp, #32]
  407f78:	ldp	x29, x30, [sp], #48
  407f7c:	ret
  407f80:	cbnz	w0, 407f9c <__fxstatat@plt+0x63fc>
  407f84:	bl	401b50 <__errno_location@plt>
  407f88:	str	wzr, [x0]
  407f8c:	mov	w0, #0xffffffff            	// #-1
  407f90:	b	407f70 <__fxstatat@plt+0x63d0>
  407f94:	mov	w0, #0xffffffff            	// #-1
  407f98:	b	407f70 <__fxstatat@plt+0x63d0>
  407f9c:	mov	w0, #0xffffffff            	// #-1
  407fa0:	b	407f70 <__fxstatat@plt+0x63d0>
  407fa4:	str	xzr, [x0, #16]
  407fa8:	mov	w1, #0xf616                	// #62998
  407fac:	movk	w1, #0x95, lsl #16
  407fb0:	str	w1, [x0, #24]
  407fb4:	ret
  407fb8:	mov	x2, x0
  407fbc:	ldr	w3, [x0, #24]
  407fc0:	mov	w0, #0xf616                	// #62998
  407fc4:	movk	w0, #0x95, lsl #16
  407fc8:	cmp	w3, w0
  407fcc:	b.ne	408000 <__fxstatat@plt+0x6460>  // b.any
  407fd0:	ldr	x3, [x2, #16]
  407fd4:	cbz	x3, 40804c <__fxstatat@plt+0x64ac>
  407fd8:	ldr	x4, [x1, #8]
  407fdc:	ldr	x0, [x2]
  407fe0:	cmp	x4, x0
  407fe4:	b.eq	408028 <__fxstatat@plt+0x6488>  // b.none
  407fe8:	add	x4, x3, #0x1
  407fec:	str	x4, [x2, #16]
  407ff0:	mov	w0, #0x0                   	// #0
  407ff4:	tst	x3, x4
  407ff8:	b.eq	408040 <__fxstatat@plt+0x64a0>  // b.none
  407ffc:	ret
  408000:	stp	x29, x30, [sp, #-16]!
  408004:	mov	x29, sp
  408008:	adrp	x3, 40b000 <__fxstatat@plt+0x9460>
  40800c:	add	x3, x3, #0xc8
  408010:	mov	w2, #0x3c                  	// #60
  408014:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  408018:	add	x1, x1, #0x98
  40801c:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  408020:	add	x0, x0, #0xb0
  408024:	bl	401b40 <__assert_fail@plt>
  408028:	ldr	x5, [x1]
  40802c:	ldr	x4, [x2, #8]
  408030:	mov	w0, #0x1                   	// #1
  408034:	cmp	x5, x4
  408038:	b.ne	407fe8 <__fxstatat@plt+0x6448>  // b.any
  40803c:	b	407ffc <__fxstatat@plt+0x645c>
  408040:	mov	w0, #0x1                   	// #1
  408044:	cbz	x4, 407ffc <__fxstatat@plt+0x645c>
  408048:	b	408054 <__fxstatat@plt+0x64b4>
  40804c:	mov	x0, #0x1                   	// #1
  408050:	str	x0, [x2, #16]
  408054:	ldr	x0, [x1]
  408058:	str	x0, [x2, #8]
  40805c:	ldr	x0, [x1, #8]
  408060:	str	x0, [x2]
  408064:	mov	w0, #0x0                   	// #0
  408068:	ret
  40806c:	stp	x29, x30, [sp, #-64]!
  408070:	mov	x29, sp
  408074:	str	x2, [sp, #56]
  408078:	mov	w2, #0x0                   	// #0
  40807c:	tbnz	w1, #6, 408090 <__fxstatat@plt+0x64f0>
  408080:	bl	4018a0 <open@plt>
  408084:	bl	4091f8 <__fxstatat@plt+0x7658>
  408088:	ldp	x29, x30, [sp], #64
  40808c:	ret
  408090:	add	x2, sp, #0x40
  408094:	str	x2, [sp, #16]
  408098:	str	x2, [sp, #24]
  40809c:	add	x2, sp, #0x30
  4080a0:	str	x2, [sp, #32]
  4080a4:	str	wzr, [sp, #44]
  4080a8:	str	wzr, [sp, #40]
  4080ac:	ldr	x2, [sp, #24]
  4080b0:	sub	x2, x2, #0x8
  4080b4:	ldr	w2, [x2]
  4080b8:	b	408080 <__fxstatat@plt+0x64e0>
  4080bc:	stp	x29, x30, [sp, #-32]!
  4080c0:	mov	x29, sp
  4080c4:	mov	x1, #0x0                   	// #0
  4080c8:	bl	401b90 <setlocale@plt>
  4080cc:	mov	w1, #0x1                   	// #1
  4080d0:	cbz	x0, 40810c <__fxstatat@plt+0x656c>
  4080d4:	str	x19, [sp, #16]
  4080d8:	mov	x19, x0
  4080dc:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4080e0:	add	x1, x1, #0xd8
  4080e4:	bl	401a00 <strcmp@plt>
  4080e8:	mov	w1, #0x0                   	// #0
  4080ec:	cbz	w0, 408118 <__fxstatat@plt+0x6578>
  4080f0:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4080f4:	add	x1, x1, #0xe0
  4080f8:	mov	x0, x19
  4080fc:	bl	401a00 <strcmp@plt>
  408100:	cmp	w0, #0x0
  408104:	cset	w1, ne  // ne = any
  408108:	ldr	x19, [sp, #16]
  40810c:	mov	w0, w1
  408110:	ldp	x29, x30, [sp], #32
  408114:	ret
  408118:	ldr	x19, [sp, #16]
  40811c:	b	40810c <__fxstatat@plt+0x656c>
  408120:	ror	x2, x0, #3
  408124:	udiv	x0, x2, x1
  408128:	msub	x0, x0, x1, x2
  40812c:	ret
  408130:	cmp	x1, x0
  408134:	cset	w0, eq  // eq = none
  408138:	ret
  40813c:	mov	x1, x0
  408140:	ldr	x2, [x0, #40]
  408144:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  408148:	add	x0, x0, #0x158
  40814c:	cmp	x2, x0
  408150:	b.eq	4081f0 <__fxstatat@plt+0x6650>  // b.none
  408154:	ldr	s0, [x2, #8]
  408158:	mov	w0, #0xcccd                	// #52429
  40815c:	movk	w0, #0x3dcc, lsl #16
  408160:	fmov	s1, w0
  408164:	fcmpe	s0, s1
  408168:	b.le	4081cc <__fxstatat@plt+0x662c>
  40816c:	mov	w0, #0x6666                	// #26214
  408170:	movk	w0, #0x3f66, lsl #16
  408174:	fmov	s1, w0
  408178:	fcmpe	s0, s1
  40817c:	b.pl	4081cc <__fxstatat@plt+0x662c>  // b.nfrst
  408180:	mov	w0, #0xcccd                	// #52429
  408184:	movk	w0, #0x3f8c, lsl #16
  408188:	fmov	s1, w0
  40818c:	ldr	s2, [x2, #12]
  408190:	fcmpe	s2, s1
  408194:	b.le	4081cc <__fxstatat@plt+0x662c>
  408198:	ldr	s1, [x2]
  40819c:	fcmpe	s1, #0.0
  4081a0:	b.lt	4081cc <__fxstatat@plt+0x662c>  // b.tstop
  4081a4:	mov	w0, #0xcccd                	// #52429
  4081a8:	movk	w0, #0x3dcc, lsl #16
  4081ac:	fmov	s2, w0
  4081b0:	fadd	s1, s1, s2
  4081b4:	ldr	s2, [x2, #4]
  4081b8:	fcmpe	s1, s2
  4081bc:	b.pl	4081cc <__fxstatat@plt+0x662c>  // b.nfrst
  4081c0:	fmov	s3, #1.000000000000000000e+00
  4081c4:	fcmpe	s2, s3
  4081c8:	b.ls	4081e0 <__fxstatat@plt+0x6640>  // b.plast
  4081cc:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  4081d0:	add	x0, x0, #0x158
  4081d4:	str	x0, [x1, #40]
  4081d8:	mov	w0, #0x0                   	// #0
  4081dc:	ret
  4081e0:	mov	w0, #0x1                   	// #1
  4081e4:	fcmpe	s0, s1
  4081e8:	b.le	4081cc <__fxstatat@plt+0x662c>
  4081ec:	b	4081dc <__fxstatat@plt+0x663c>
  4081f0:	mov	w0, #0x1                   	// #1
  4081f4:	b	4081dc <__fxstatat@plt+0x663c>
  4081f8:	ldrb	w2, [x1, #16]
  4081fc:	cbnz	w2, 408224 <__fxstatat@plt+0x6684>
  408200:	ucvtf	s0, x0
  408204:	ldr	s1, [x1, #8]
  408208:	fdiv	s0, s0, s1
  40820c:	mov	w0, #0x5f800000            	// #1602224128
  408210:	fmov	s1, w0
  408214:	mov	x0, #0x0                   	// #0
  408218:	fcmpe	s0, s1
  40821c:	b.ge	4082cc <__fxstatat@plt+0x672c>  // b.tcont
  408220:	fcvtzu	x0, s0
  408224:	cmp	x0, #0xa
  408228:	mov	x1, #0xa                   	// #10
  40822c:	csel	x0, x0, x1, cs  // cs = hs, nlast
  408230:	orr	x0, x0, #0x1
  408234:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  408238:	movk	x5, #0xaaab
  40823c:	cmn	x0, #0x1
  408240:	b.ne	408268 <__fxstatat@plt+0x66c8>  // b.any
  408244:	mov	x0, #0x0                   	// #0
  408248:	b	4082cc <__fxstatat@plt+0x672c>
  40824c:	mov	x1, #0x3                   	// #3
  408250:	udiv	x2, x0, x1
  408254:	msub	x1, x2, x1, x0
  408258:	cbnz	x1, 4082b4 <__fxstatat@plt+0x6714>
  40825c:	add	x0, x0, #0x2
  408260:	cmn	x0, #0x1
  408264:	b.eq	4082d0 <__fxstatat@plt+0x6730>  // b.none
  408268:	cmp	x0, #0x9
  40826c:	b.ls	40824c <__fxstatat@plt+0x66ac>  // b.plast
  408270:	umulh	x1, x0, x5
  408274:	and	x2, x1, #0xfffffffffffffffe
  408278:	add	x1, x2, x1, lsr #1
  40827c:	cmp	x0, x1
  408280:	b.eq	40825c <__fxstatat@plt+0x66bc>  // b.none
  408284:	mov	x3, #0x10                  	// #16
  408288:	mov	x2, #0x9                   	// #9
  40828c:	mov	x1, #0x3                   	// #3
  408290:	add	x2, x2, x3
  408294:	add	x1, x1, #0x2
  408298:	cmp	x2, x0
  40829c:	b.cs	408250 <__fxstatat@plt+0x66b0>  // b.hs, b.nlast
  4082a0:	add	x3, x3, #0x8
  4082a4:	udiv	x4, x0, x1
  4082a8:	msub	x4, x4, x1, x0
  4082ac:	cbnz	x4, 408290 <__fxstatat@plt+0x66f0>
  4082b0:	b	40825c <__fxstatat@plt+0x66bc>
  4082b4:	cmp	xzr, x0, lsr #61
  4082b8:	cset	x1, ne  // ne = any
  4082bc:	tst	x0, #0x1000000000000000
  4082c0:	csinc	w1, w1, wzr, eq  // eq = none
  4082c4:	cmp	w1, #0x0
  4082c8:	csel	x0, x0, xzr, eq  // eq = none
  4082cc:	ret
  4082d0:	mov	x0, #0x0                   	// #0
  4082d4:	b	4082cc <__fxstatat@plt+0x672c>
  4082d8:	stp	x29, x30, [sp, #-32]!
  4082dc:	mov	x29, sp
  4082e0:	str	x19, [sp, #16]
  4082e4:	mov	x19, x0
  4082e8:	mov	x0, x1
  4082ec:	ldr	x2, [x19, #48]
  4082f0:	ldr	x1, [x19, #16]
  4082f4:	blr	x2
  4082f8:	ldr	x1, [x19, #16]
  4082fc:	cmp	x1, x0
  408300:	b.ls	408318 <__fxstatat@plt+0x6778>  // b.plast
  408304:	ldr	x1, [x19]
  408308:	add	x0, x1, x0, lsl #4
  40830c:	ldr	x19, [sp, #16]
  408310:	ldp	x29, x30, [sp], #32
  408314:	ret
  408318:	bl	4019a0 <abort@plt>
  40831c:	stp	x29, x30, [sp, #-80]!
  408320:	mov	x29, sp
  408324:	stp	x21, x22, [sp, #32]
  408328:	stp	x23, x24, [sp, #48]
  40832c:	mov	x21, x0
  408330:	ldr	x22, [x1]
  408334:	ldr	x0, [x1, #8]
  408338:	cmp	x22, x0
  40833c:	b.cs	408470 <__fxstatat@plt+0x68d0>  // b.hs, b.nlast
  408340:	stp	x19, x20, [sp, #16]
  408344:	str	x25, [sp, #64]
  408348:	mov	x23, x1
  40834c:	and	w24, w2, #0xff
  408350:	mov	x25, #0x10                  	// #16
  408354:	b	408410 <__fxstatat@plt+0x6870>
  408358:	str	x20, [x0]
  40835c:	ldr	x0, [x21, #24]
  408360:	add	x0, x0, #0x1
  408364:	str	x0, [x21, #24]
  408368:	str	xzr, [x2]
  40836c:	ldr	x0, [x21, #72]
  408370:	str	x0, [x2, #8]
  408374:	str	x2, [x21, #72]
  408378:	cbz	x19, 4083ac <__fxstatat@plt+0x680c>
  40837c:	ldr	x20, [x19]
  408380:	mov	x1, x20
  408384:	mov	x0, x21
  408388:	bl	4082d8 <__fxstatat@plt+0x6738>
  40838c:	mov	x2, x19
  408390:	ldr	x19, [x19, #8]
  408394:	ldr	x1, [x0]
  408398:	cbz	x1, 408358 <__fxstatat@plt+0x67b8>
  40839c:	ldr	x1, [x0, #8]
  4083a0:	str	x1, [x2, #8]
  4083a4:	str	x2, [x0, #8]
  4083a8:	b	408378 <__fxstatat@plt+0x67d8>
  4083ac:	ldr	x20, [x22]
  4083b0:	str	xzr, [x22, #8]
  4083b4:	cbnz	w24, 408400 <__fxstatat@plt+0x6860>
  4083b8:	mov	x1, x20
  4083bc:	mov	x0, x21
  4083c0:	bl	4082d8 <__fxstatat@plt+0x6738>
  4083c4:	mov	x19, x0
  4083c8:	ldr	x0, [x0]
  4083cc:	cbz	x0, 40843c <__fxstatat@plt+0x689c>
  4083d0:	ldr	x0, [x21, #72]
  4083d4:	cbz	x0, 408424 <__fxstatat@plt+0x6884>
  4083d8:	ldr	x1, [x0, #8]
  4083dc:	str	x1, [x21, #72]
  4083e0:	str	x20, [x0]
  4083e4:	ldr	x1, [x19, #8]
  4083e8:	str	x1, [x0, #8]
  4083ec:	str	x0, [x19, #8]
  4083f0:	str	xzr, [x22]
  4083f4:	ldr	x0, [x23, #24]
  4083f8:	sub	x0, x0, #0x1
  4083fc:	str	x0, [x23, #24]
  408400:	add	x22, x22, #0x10
  408404:	ldr	x0, [x23, #8]
  408408:	cmp	x0, x22
  40840c:	b.ls	408450 <__fxstatat@plt+0x68b0>  // b.plast
  408410:	ldr	x0, [x22]
  408414:	cbz	x0, 408400 <__fxstatat@plt+0x6860>
  408418:	ldr	x19, [x22, #8]
  40841c:	cbnz	x19, 40837c <__fxstatat@plt+0x67dc>
  408420:	b	4083ac <__fxstatat@plt+0x680c>
  408424:	mov	x0, x25
  408428:	bl	401890 <malloc@plt>
  40842c:	cbnz	x0, 4083e0 <__fxstatat@plt+0x6840>
  408430:	ldp	x19, x20, [sp, #16]
  408434:	ldr	x25, [sp, #64]
  408438:	b	40845c <__fxstatat@plt+0x68bc>
  40843c:	str	x20, [x19]
  408440:	ldr	x0, [x21, #24]
  408444:	add	x0, x0, #0x1
  408448:	str	x0, [x21, #24]
  40844c:	b	4083f0 <__fxstatat@plt+0x6850>
  408450:	mov	w24, #0x1                   	// #1
  408454:	ldp	x19, x20, [sp, #16]
  408458:	ldr	x25, [sp, #64]
  40845c:	mov	w0, w24
  408460:	ldp	x21, x22, [sp, #32]
  408464:	ldp	x23, x24, [sp, #48]
  408468:	ldp	x29, x30, [sp], #80
  40846c:	ret
  408470:	mov	w24, #0x1                   	// #1
  408474:	b	40845c <__fxstatat@plt+0x68bc>
  408478:	stp	x29, x30, [sp, #-64]!
  40847c:	mov	x29, sp
  408480:	stp	x19, x20, [sp, #16]
  408484:	stp	x21, x22, [sp, #32]
  408488:	str	x23, [sp, #48]
  40848c:	mov	x21, x0
  408490:	mov	x20, x1
  408494:	mov	x22, x2
  408498:	and	w23, w3, #0xff
  40849c:	bl	4082d8 <__fxstatat@plt+0x6738>
  4084a0:	mov	x19, x0
  4084a4:	str	x0, [x22]
  4084a8:	ldr	x0, [x0]
  4084ac:	cbz	x0, 408548 <__fxstatat@plt+0x69a8>
  4084b0:	cmp	x0, x20
  4084b4:	b.eq	408508 <__fxstatat@plt+0x6968>  // b.none
  4084b8:	ldr	x2, [x21, #56]
  4084bc:	mov	x1, x0
  4084c0:	mov	x0, x20
  4084c4:	blr	x2
  4084c8:	and	w0, w0, #0xff
  4084cc:	cbnz	w0, 408508 <__fxstatat@plt+0x6968>
  4084d0:	ldr	x0, [x19, #8]
  4084d4:	cbz	x0, 408548 <__fxstatat@plt+0x69a8>
  4084d8:	ldr	x1, [x0]
  4084dc:	cmp	x1, x20
  4084e0:	b.eq	40853c <__fxstatat@plt+0x699c>  // b.none
  4084e4:	ldr	x2, [x21, #56]
  4084e8:	mov	x0, x20
  4084ec:	blr	x2
  4084f0:	and	w0, w0, #0xff
  4084f4:	cbnz	w0, 40853c <__fxstatat@plt+0x699c>
  4084f8:	ldr	x19, [x19, #8]
  4084fc:	ldr	x0, [x19, #8]
  408500:	cbnz	x0, 4084d8 <__fxstatat@plt+0x6938>
  408504:	b	408548 <__fxstatat@plt+0x69a8>
  408508:	ldr	x0, [x19]
  40850c:	cbz	w23, 408548 <__fxstatat@plt+0x69a8>
  408510:	ldr	x1, [x19, #8]
  408514:	cbz	x1, 408534 <__fxstatat@plt+0x6994>
  408518:	ldp	x2, x3, [x1]
  40851c:	stp	x2, x3, [x19]
  408520:	str	xzr, [x1]
  408524:	ldr	x2, [x21, #72]
  408528:	str	x2, [x1, #8]
  40852c:	str	x1, [x21, #72]
  408530:	b	408548 <__fxstatat@plt+0x69a8>
  408534:	str	xzr, [x19]
  408538:	b	408548 <__fxstatat@plt+0x69a8>
  40853c:	ldr	x1, [x19, #8]
  408540:	ldr	x0, [x1]
  408544:	cbnz	w23, 40855c <__fxstatat@plt+0x69bc>
  408548:	ldp	x19, x20, [sp, #16]
  40854c:	ldp	x21, x22, [sp, #32]
  408550:	ldr	x23, [sp, #48]
  408554:	ldp	x29, x30, [sp], #64
  408558:	ret
  40855c:	ldr	x2, [x1, #8]
  408560:	str	x2, [x19, #8]
  408564:	str	xzr, [x1]
  408568:	ldr	x2, [x21, #72]
  40856c:	str	x2, [x1, #8]
  408570:	str	x1, [x21, #72]
  408574:	b	408548 <__fxstatat@plt+0x69a8>
  408578:	ldr	x0, [x0, #16]
  40857c:	ret
  408580:	ldr	x0, [x0, #24]
  408584:	ret
  408588:	ldr	x0, [x0, #32]
  40858c:	ret
  408590:	ldr	x3, [x0]
  408594:	ldr	x4, [x0, #8]
  408598:	cmp	x3, x4
  40859c:	b.cs	4085e4 <__fxstatat@plt+0x6a44>  // b.hs, b.nlast
  4085a0:	mov	x0, #0x0                   	// #0
  4085a4:	b	4085c0 <__fxstatat@plt+0x6a20>
  4085a8:	mov	x2, #0x1                   	// #1
  4085ac:	cmp	x0, x2
  4085b0:	csel	x0, x0, x2, cs  // cs = hs, nlast
  4085b4:	add	x3, x3, #0x10
  4085b8:	cmp	x3, x4
  4085bc:	b.cs	4085e8 <__fxstatat@plt+0x6a48>  // b.hs, b.nlast
  4085c0:	ldr	x1, [x3]
  4085c4:	cbz	x1, 4085b4 <__fxstatat@plt+0x6a14>
  4085c8:	ldr	x1, [x3, #8]
  4085cc:	cbz	x1, 4085a8 <__fxstatat@plt+0x6a08>
  4085d0:	mov	x2, #0x1                   	// #1
  4085d4:	add	x2, x2, #0x1
  4085d8:	ldr	x1, [x1, #8]
  4085dc:	cbnz	x1, 4085d4 <__fxstatat@plt+0x6a34>
  4085e0:	b	4085ac <__fxstatat@plt+0x6a0c>
  4085e4:	mov	x0, #0x0                   	// #0
  4085e8:	ret
  4085ec:	mov	x6, x0
  4085f0:	ldr	x3, [x0]
  4085f4:	ldr	x4, [x0, #8]
  4085f8:	cmp	x3, x4
  4085fc:	b.cs	408640 <__fxstatat@plt+0x6aa0>  // b.hs, b.nlast
  408600:	mov	x2, #0x0                   	// #0
  408604:	mov	x5, #0x0                   	// #0
  408608:	b	408618 <__fxstatat@plt+0x6a78>
  40860c:	add	x3, x3, #0x10
  408610:	cmp	x3, x4
  408614:	b.cs	408648 <__fxstatat@plt+0x6aa8>  // b.hs, b.nlast
  408618:	ldr	x1, [x3]
  40861c:	cbz	x1, 40860c <__fxstatat@plt+0x6a6c>
  408620:	add	x5, x5, #0x1
  408624:	add	x2, x2, #0x1
  408628:	ldr	x1, [x3, #8]
  40862c:	cbz	x1, 40860c <__fxstatat@plt+0x6a6c>
  408630:	add	x2, x2, #0x1
  408634:	ldr	x1, [x1, #8]
  408638:	cbnz	x1, 408630 <__fxstatat@plt+0x6a90>
  40863c:	b	40860c <__fxstatat@plt+0x6a6c>
  408640:	mov	x2, #0x0                   	// #0
  408644:	mov	x5, #0x0                   	// #0
  408648:	ldr	x1, [x6, #24]
  40864c:	mov	w0, #0x0                   	// #0
  408650:	cmp	x1, x5
  408654:	b.eq	40865c <__fxstatat@plt+0x6abc>  // b.none
  408658:	ret
  40865c:	ldr	x0, [x6, #32]
  408660:	cmp	x0, x2
  408664:	cset	w0, eq  // eq = none
  408668:	b	408658 <__fxstatat@plt+0x6ab8>
  40866c:	stp	x29, x30, [sp, #-64]!
  408670:	mov	x29, sp
  408674:	stp	x19, x20, [sp, #16]
  408678:	stp	x21, x22, [sp, #32]
  40867c:	str	x23, [sp, #48]
  408680:	mov	x20, x0
  408684:	mov	x19, x1
  408688:	ldr	x21, [x0, #16]
  40868c:	ldr	x23, [x0, #24]
  408690:	bl	408590 <__fxstatat@plt+0x69f0>
  408694:	mov	x22, x0
  408698:	ldr	x3, [x20, #32]
  40869c:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  4086a0:	add	x2, x2, #0xe8
  4086a4:	mov	w1, #0x1                   	// #1
  4086a8:	mov	x0, x19
  4086ac:	bl	4019f0 <__fprintf_chk@plt>
  4086b0:	mov	x3, x21
  4086b4:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  4086b8:	add	x2, x2, #0x100
  4086bc:	mov	w1, #0x1                   	// #1
  4086c0:	mov	x0, x19
  4086c4:	bl	4019f0 <__fprintf_chk@plt>
  4086c8:	ucvtf	d1, x23
  4086cc:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  4086d0:	fmov	d0, x0
  4086d4:	fmul	d1, d1, d0
  4086d8:	ucvtf	d0, x21
  4086dc:	fdiv	d0, d1, d0
  4086e0:	mov	x3, x23
  4086e4:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  4086e8:	add	x2, x2, #0x118
  4086ec:	mov	w1, #0x1                   	// #1
  4086f0:	mov	x0, x19
  4086f4:	bl	4019f0 <__fprintf_chk@plt>
  4086f8:	mov	x3, x22
  4086fc:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  408700:	add	x2, x2, #0x140
  408704:	mov	w1, #0x1                   	// #1
  408708:	mov	x0, x19
  40870c:	bl	4019f0 <__fprintf_chk@plt>
  408710:	ldp	x19, x20, [sp, #16]
  408714:	ldp	x21, x22, [sp, #32]
  408718:	ldr	x23, [sp, #48]
  40871c:	ldp	x29, x30, [sp], #64
  408720:	ret
  408724:	stp	x29, x30, [sp, #-48]!
  408728:	mov	x29, sp
  40872c:	stp	x19, x20, [sp, #16]
  408730:	str	x21, [sp, #32]
  408734:	mov	x21, x0
  408738:	mov	x20, x1
  40873c:	bl	4082d8 <__fxstatat@plt+0x6738>
  408740:	mov	x19, x0
  408744:	ldr	x0, [x0]
  408748:	cbz	x0, 408790 <__fxstatat@plt+0x6bf0>
  40874c:	ldr	x1, [x19]
  408750:	cmp	x1, x20
  408754:	b.eq	408778 <__fxstatat@plt+0x6bd8>  // b.none
  408758:	ldr	x2, [x21, #56]
  40875c:	mov	x0, x20
  408760:	blr	x2
  408764:	and	w0, w0, #0xff
  408768:	cbnz	w0, 408778 <__fxstatat@plt+0x6bd8>
  40876c:	ldr	x19, [x19, #8]
  408770:	cbnz	x19, 40874c <__fxstatat@plt+0x6bac>
  408774:	b	40877c <__fxstatat@plt+0x6bdc>
  408778:	ldr	x19, [x19]
  40877c:	mov	x0, x19
  408780:	ldp	x19, x20, [sp, #16]
  408784:	ldr	x21, [sp, #32]
  408788:	ldp	x29, x30, [sp], #48
  40878c:	ret
  408790:	mov	x19, x0
  408794:	b	40877c <__fxstatat@plt+0x6bdc>
  408798:	ldr	x1, [x0, #32]
  40879c:	cbz	x1, 4087d0 <__fxstatat@plt+0x6c30>
  4087a0:	ldr	x1, [x0]
  4087a4:	ldr	x2, [x0, #8]
  4087a8:	cmp	x1, x2
  4087ac:	b.cs	4087c4 <__fxstatat@plt+0x6c24>  // b.hs, b.nlast
  4087b0:	ldr	x0, [x1]
  4087b4:	cbnz	x0, 4087d4 <__fxstatat@plt+0x6c34>
  4087b8:	add	x1, x1, #0x10
  4087bc:	cmp	x1, x2
  4087c0:	b.cc	4087b0 <__fxstatat@plt+0x6c10>  // b.lo, b.ul, b.last
  4087c4:	stp	x29, x30, [sp, #-16]!
  4087c8:	mov	x29, sp
  4087cc:	bl	4019a0 <abort@plt>
  4087d0:	mov	x0, #0x0                   	// #0
  4087d4:	ret
  4087d8:	stp	x29, x30, [sp, #-32]!
  4087dc:	mov	x29, sp
  4087e0:	stp	x19, x20, [sp, #16]
  4087e4:	mov	x20, x0
  4087e8:	mov	x19, x1
  4087ec:	bl	4082d8 <__fxstatat@plt+0x6738>
  4087f0:	mov	x3, x0
  4087f4:	mov	x2, x0
  4087f8:	b	40880c <__fxstatat@plt+0x6c6c>
  4087fc:	ldr	x0, [x1]
  408800:	b	408840 <__fxstatat@plt+0x6ca0>
  408804:	ldr	x2, [x2, #8]
  408808:	cbz	x2, 408820 <__fxstatat@plt+0x6c80>
  40880c:	ldr	x4, [x2]
  408810:	cmp	x4, x19
  408814:	b.ne	408804 <__fxstatat@plt+0x6c64>  // b.any
  408818:	ldr	x1, [x2, #8]
  40881c:	cbnz	x1, 4087fc <__fxstatat@plt+0x6c5c>
  408820:	ldr	x1, [x20, #8]
  408824:	add	x3, x3, #0x10
  408828:	cmp	x1, x3
  40882c:	b.ls	40883c <__fxstatat@plt+0x6c9c>  // b.plast
  408830:	ldr	x0, [x3]
  408834:	cbz	x0, 408824 <__fxstatat@plt+0x6c84>
  408838:	b	408840 <__fxstatat@plt+0x6ca0>
  40883c:	mov	x0, #0x0                   	// #0
  408840:	ldp	x19, x20, [sp, #16]
  408844:	ldp	x29, x30, [sp], #32
  408848:	ret
  40884c:	mov	x6, x0
  408850:	ldr	x5, [x0]
  408854:	ldr	x0, [x0, #8]
  408858:	cmp	x5, x0
  40885c:	b.cs	4088b0 <__fxstatat@plt+0x6d10>  // b.hs, b.nlast
  408860:	mov	x0, #0x0                   	// #0
  408864:	sub	x4, x1, #0x8
  408868:	b	40887c <__fxstatat@plt+0x6cdc>
  40886c:	add	x5, x5, #0x10
  408870:	ldr	x1, [x6, #8]
  408874:	cmp	x1, x5
  408878:	b.ls	4088ac <__fxstatat@plt+0x6d0c>  // b.plast
  40887c:	ldr	x1, [x5]
  408880:	cbz	x1, 40886c <__fxstatat@plt+0x6ccc>
  408884:	cmp	x2, x0
  408888:	b.ls	4088ac <__fxstatat@plt+0x6d0c>  // b.plast
  40888c:	mov	x1, x5
  408890:	add	x0, x0, #0x1
  408894:	ldr	x3, [x1]
  408898:	str	x3, [x4, x0, lsl #3]
  40889c:	ldr	x1, [x1, #8]
  4088a0:	cbz	x1, 40886c <__fxstatat@plt+0x6ccc>
  4088a4:	cmp	x2, x0
  4088a8:	b.ne	408890 <__fxstatat@plt+0x6cf0>  // b.any
  4088ac:	ret
  4088b0:	mov	x0, #0x0                   	// #0
  4088b4:	b	4088ac <__fxstatat@plt+0x6d0c>
  4088b8:	stp	x29, x30, [sp, #-64]!
  4088bc:	mov	x29, sp
  4088c0:	stp	x19, x20, [sp, #16]
  4088c4:	stp	x23, x24, [sp, #48]
  4088c8:	mov	x24, x0
  4088cc:	ldr	x23, [x0]
  4088d0:	ldr	x0, [x0, #8]
  4088d4:	cmp	x23, x0
  4088d8:	b.cs	408938 <__fxstatat@plt+0x6d98>  // b.hs, b.nlast
  4088dc:	stp	x21, x22, [sp, #32]
  4088e0:	mov	x21, x1
  4088e4:	mov	x22, x2
  4088e8:	mov	x20, #0x0                   	// #0
  4088ec:	b	408900 <__fxstatat@plt+0x6d60>
  4088f0:	add	x23, x23, #0x10
  4088f4:	ldr	x0, [x24, #8]
  4088f8:	cmp	x0, x23
  4088fc:	b.ls	408930 <__fxstatat@plt+0x6d90>  // b.plast
  408900:	ldr	x0, [x23]
  408904:	cbz	x0, 4088f0 <__fxstatat@plt+0x6d50>
  408908:	mov	x19, x23
  40890c:	mov	x1, x22
  408910:	ldr	x0, [x19]
  408914:	blr	x21
  408918:	and	w0, w0, #0xff
  40891c:	cbz	w0, 408940 <__fxstatat@plt+0x6da0>
  408920:	add	x20, x20, #0x1
  408924:	ldr	x19, [x19, #8]
  408928:	cbnz	x19, 40890c <__fxstatat@plt+0x6d6c>
  40892c:	b	4088f0 <__fxstatat@plt+0x6d50>
  408930:	ldp	x21, x22, [sp, #32]
  408934:	b	408944 <__fxstatat@plt+0x6da4>
  408938:	mov	x20, #0x0                   	// #0
  40893c:	b	408944 <__fxstatat@plt+0x6da4>
  408940:	ldp	x21, x22, [sp, #32]
  408944:	mov	x0, x20
  408948:	ldp	x19, x20, [sp, #16]
  40894c:	ldp	x23, x24, [sp, #48]
  408950:	ldp	x29, x30, [sp], #64
  408954:	ret
  408958:	mov	x4, x0
  40895c:	ldrb	w2, [x0]
  408960:	cbz	w2, 408988 <__fxstatat@plt+0x6de8>
  408964:	mov	x0, #0x0                   	// #0
  408968:	lsl	x3, x0, #5
  40896c:	sub	x0, x3, x0
  408970:	add	x2, x0, w2, uxtb
  408974:	udiv	x0, x2, x1
  408978:	msub	x0, x0, x1, x2
  40897c:	ldrb	w2, [x4, #1]!
  408980:	cbnz	w2, 408968 <__fxstatat@plt+0x6dc8>
  408984:	ret
  408988:	mov	x0, #0x0                   	// #0
  40898c:	b	408984 <__fxstatat@plt+0x6de4>
  408990:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  408994:	add	x1, x1, #0x158
  408998:	ldp	x2, x3, [x1]
  40899c:	stp	x2, x3, [x0]
  4089a0:	ldr	w1, [x1, #16]
  4089a4:	str	w1, [x0, #16]
  4089a8:	ret
  4089ac:	stp	x29, x30, [sp, #-64]!
  4089b0:	mov	x29, sp
  4089b4:	stp	x19, x20, [sp, #16]
  4089b8:	stp	x21, x22, [sp, #32]
  4089bc:	stp	x23, x24, [sp, #48]
  4089c0:	mov	x24, x0
  4089c4:	mov	x20, x1
  4089c8:	mov	x23, x4
  4089cc:	adrp	x1, 408000 <__fxstatat@plt+0x6460>
  4089d0:	add	x1, x1, #0x120
  4089d4:	cmp	x2, #0x0
  4089d8:	csel	x22, x1, x2, eq  // eq = none
  4089dc:	adrp	x1, 408000 <__fxstatat@plt+0x6460>
  4089e0:	add	x1, x1, #0x130
  4089e4:	cmp	x3, #0x0
  4089e8:	csel	x21, x1, x3, eq  // eq = none
  4089ec:	mov	x0, #0x50                  	// #80
  4089f0:	bl	401890 <malloc@plt>
  4089f4:	mov	x19, x0
  4089f8:	cbz	x0, 408a68 <__fxstatat@plt+0x6ec8>
  4089fc:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  408a00:	add	x0, x0, #0x158
  408a04:	cmp	x20, #0x0
  408a08:	csel	x20, x0, x20, eq  // eq = none
  408a0c:	str	x20, [x19, #40]
  408a10:	mov	x0, x19
  408a14:	bl	40813c <__fxstatat@plt+0x659c>
  408a18:	and	w0, w0, #0xff
  408a1c:	cbz	w0, 408a80 <__fxstatat@plt+0x6ee0>
  408a20:	mov	x1, x20
  408a24:	mov	x0, x24
  408a28:	bl	4081f8 <__fxstatat@plt+0x6658>
  408a2c:	mov	x20, x0
  408a30:	str	x0, [x19, #16]
  408a34:	cbz	x0, 408a80 <__fxstatat@plt+0x6ee0>
  408a38:	mov	x1, #0x10                  	// #16
  408a3c:	bl	401910 <calloc@plt>
  408a40:	str	x0, [x19]
  408a44:	cbz	x0, 408a80 <__fxstatat@plt+0x6ee0>
  408a48:	add	x20, x0, x20, lsl #4
  408a4c:	str	x20, [x19, #8]
  408a50:	str	xzr, [x19, #24]
  408a54:	str	xzr, [x19, #32]
  408a58:	str	x22, [x19, #48]
  408a5c:	str	x21, [x19, #56]
  408a60:	str	x23, [x19, #64]
  408a64:	str	xzr, [x19, #72]
  408a68:	mov	x0, x19
  408a6c:	ldp	x19, x20, [sp, #16]
  408a70:	ldp	x21, x22, [sp, #32]
  408a74:	ldp	x23, x24, [sp, #48]
  408a78:	ldp	x29, x30, [sp], #64
  408a7c:	ret
  408a80:	mov	x0, x19
  408a84:	bl	401a40 <free@plt>
  408a88:	mov	x19, #0x0                   	// #0
  408a8c:	b	408a68 <__fxstatat@plt+0x6ec8>
  408a90:	stp	x29, x30, [sp, #-48]!
  408a94:	mov	x29, sp
  408a98:	stp	x19, x20, [sp, #16]
  408a9c:	str	x21, [sp, #32]
  408aa0:	mov	x20, x0
  408aa4:	ldr	x21, [x0]
  408aa8:	ldr	x0, [x0, #8]
  408aac:	cmp	x21, x0
  408ab0:	b.cc	408b24 <__fxstatat@plt+0x6f84>  // b.lo, b.ul, b.last
  408ab4:	str	xzr, [x20, #24]
  408ab8:	str	xzr, [x20, #32]
  408abc:	ldp	x19, x20, [sp, #16]
  408ac0:	ldr	x21, [sp, #32]
  408ac4:	ldp	x29, x30, [sp], #48
  408ac8:	ret
  408acc:	str	xzr, [x19]
  408ad0:	ldr	x0, [x19, #8]
  408ad4:	ldr	x1, [x20, #72]
  408ad8:	str	x1, [x19, #8]
  408adc:	str	x19, [x20, #72]
  408ae0:	cbz	x0, 408afc <__fxstatat@plt+0x6f5c>
  408ae4:	mov	x19, x0
  408ae8:	ldr	x1, [x20, #64]
  408aec:	cbz	x1, 408acc <__fxstatat@plt+0x6f2c>
  408af0:	ldr	x0, [x19]
  408af4:	blr	x1
  408af8:	b	408acc <__fxstatat@plt+0x6f2c>
  408afc:	ldr	x1, [x20, #64]
  408b00:	cbz	x1, 408b0c <__fxstatat@plt+0x6f6c>
  408b04:	ldr	x0, [x21]
  408b08:	blr	x1
  408b0c:	str	xzr, [x21]
  408b10:	str	xzr, [x21, #8]
  408b14:	add	x21, x21, #0x10
  408b18:	ldr	x0, [x20, #8]
  408b1c:	cmp	x0, x21
  408b20:	b.ls	408ab4 <__fxstatat@plt+0x6f14>  // b.plast
  408b24:	ldr	x0, [x21]
  408b28:	cbz	x0, 408b14 <__fxstatat@plt+0x6f74>
  408b2c:	ldr	x19, [x21, #8]
  408b30:	cbnz	x19, 408ae8 <__fxstatat@plt+0x6f48>
  408b34:	b	408afc <__fxstatat@plt+0x6f5c>
  408b38:	stp	x29, x30, [sp, #-48]!
  408b3c:	mov	x29, sp
  408b40:	stp	x19, x20, [sp, #16]
  408b44:	str	x21, [sp, #32]
  408b48:	mov	x21, x0
  408b4c:	ldr	x0, [x0, #64]
  408b50:	cbz	x0, 408ba4 <__fxstatat@plt+0x7004>
  408b54:	ldr	x0, [x21, #32]
  408b58:	cbz	x0, 408ba4 <__fxstatat@plt+0x7004>
  408b5c:	ldr	x20, [x21]
  408b60:	ldr	x0, [x21, #8]
  408b64:	cmp	x20, x0
  408b68:	b.cc	408b80 <__fxstatat@plt+0x6fe0>  // b.lo, b.ul, b.last
  408b6c:	b	408bb4 <__fxstatat@plt+0x7014>
  408b70:	add	x20, x20, #0x10
  408b74:	ldr	x0, [x21, #8]
  408b78:	cmp	x0, x20
  408b7c:	b.ls	408ba4 <__fxstatat@plt+0x7004>  // b.plast
  408b80:	ldr	x0, [x20]
  408b84:	cbz	x0, 408b70 <__fxstatat@plt+0x6fd0>
  408b88:	mov	x19, x20
  408b8c:	ldr	x1, [x21, #64]
  408b90:	ldr	x0, [x19]
  408b94:	blr	x1
  408b98:	ldr	x19, [x19, #8]
  408b9c:	cbnz	x19, 408b8c <__fxstatat@plt+0x6fec>
  408ba0:	b	408b70 <__fxstatat@plt+0x6fd0>
  408ba4:	ldr	x20, [x21]
  408ba8:	ldr	x0, [x21, #8]
  408bac:	cmp	x20, x0
  408bb0:	b.cc	408bfc <__fxstatat@plt+0x705c>  // b.lo, b.ul, b.last
  408bb4:	ldr	x19, [x21, #72]
  408bb8:	cbz	x19, 408bcc <__fxstatat@plt+0x702c>
  408bbc:	mov	x0, x19
  408bc0:	ldr	x19, [x19, #8]
  408bc4:	bl	401a40 <free@plt>
  408bc8:	cbnz	x19, 408bbc <__fxstatat@plt+0x701c>
  408bcc:	ldr	x0, [x21]
  408bd0:	bl	401a40 <free@plt>
  408bd4:	mov	x0, x21
  408bd8:	bl	401a40 <free@plt>
  408bdc:	ldp	x19, x20, [sp, #16]
  408be0:	ldr	x21, [sp, #32]
  408be4:	ldp	x29, x30, [sp], #48
  408be8:	ret
  408bec:	add	x20, x20, #0x10
  408bf0:	ldr	x0, [x21, #8]
  408bf4:	cmp	x0, x20
  408bf8:	b.ls	408bb4 <__fxstatat@plt+0x7014>  // b.plast
  408bfc:	ldr	x19, [x20, #8]
  408c00:	cbz	x19, 408bec <__fxstatat@plt+0x704c>
  408c04:	mov	x0, x19
  408c08:	ldr	x19, [x19, #8]
  408c0c:	bl	401a40 <free@plt>
  408c10:	cbnz	x19, 408c04 <__fxstatat@plt+0x7064>
  408c14:	b	408bec <__fxstatat@plt+0x704c>
  408c18:	stp	x29, x30, [sp, #-128]!
  408c1c:	mov	x29, sp
  408c20:	stp	x19, x20, [sp, #16]
  408c24:	str	x21, [sp, #32]
  408c28:	mov	x19, x0
  408c2c:	mov	x0, x1
  408c30:	ldr	x21, [x19, #40]
  408c34:	mov	x1, x21
  408c38:	bl	4081f8 <__fxstatat@plt+0x6658>
  408c3c:	cbz	x0, 408d30 <__fxstatat@plt+0x7190>
  408c40:	mov	x20, x0
  408c44:	ldr	x0, [x19, #16]
  408c48:	cmp	x0, x20
  408c4c:	b.eq	408d48 <__fxstatat@plt+0x71a8>  // b.none
  408c50:	mov	x1, #0x10                  	// #16
  408c54:	mov	x0, x20
  408c58:	bl	401910 <calloc@plt>
  408c5c:	str	x0, [sp, #48]
  408c60:	cbz	x0, 408d50 <__fxstatat@plt+0x71b0>
  408c64:	str	x20, [sp, #64]
  408c68:	add	x20, x0, x20, lsl #4
  408c6c:	str	x20, [sp, #56]
  408c70:	str	xzr, [sp, #72]
  408c74:	str	xzr, [sp, #80]
  408c78:	str	x21, [sp, #88]
  408c7c:	ldr	x0, [x19, #48]
  408c80:	str	x0, [sp, #96]
  408c84:	ldr	x0, [x19, #56]
  408c88:	str	x0, [sp, #104]
  408c8c:	ldr	x0, [x19, #64]
  408c90:	str	x0, [sp, #112]
  408c94:	ldr	x0, [x19, #72]
  408c98:	str	x0, [sp, #120]
  408c9c:	mov	w2, #0x0                   	// #0
  408ca0:	mov	x1, x19
  408ca4:	add	x0, sp, #0x30
  408ca8:	bl	40831c <__fxstatat@plt+0x677c>
  408cac:	ands	w20, w0, #0xff
  408cb0:	b.ne	408cf8 <__fxstatat@plt+0x7158>  // b.any
  408cb4:	ldr	x0, [sp, #120]
  408cb8:	str	x0, [x19, #72]
  408cbc:	mov	w2, #0x1                   	// #1
  408cc0:	add	x1, sp, #0x30
  408cc4:	mov	x0, x19
  408cc8:	bl	40831c <__fxstatat@plt+0x677c>
  408ccc:	and	w0, w0, #0xff
  408cd0:	cbz	w0, 408d2c <__fxstatat@plt+0x718c>
  408cd4:	mov	w2, #0x0                   	// #0
  408cd8:	add	x1, sp, #0x30
  408cdc:	mov	x0, x19
  408ce0:	bl	40831c <__fxstatat@plt+0x677c>
  408ce4:	and	w0, w0, #0xff
  408ce8:	cbz	w0, 408d2c <__fxstatat@plt+0x718c>
  408cec:	ldr	x0, [sp, #48]
  408cf0:	bl	401a40 <free@plt>
  408cf4:	b	408d34 <__fxstatat@plt+0x7194>
  408cf8:	ldr	x0, [x19]
  408cfc:	bl	401a40 <free@plt>
  408d00:	ldr	x0, [sp, #48]
  408d04:	str	x0, [x19]
  408d08:	ldr	x0, [sp, #56]
  408d0c:	str	x0, [x19, #8]
  408d10:	ldr	x0, [sp, #64]
  408d14:	str	x0, [x19, #16]
  408d18:	ldr	x0, [sp, #72]
  408d1c:	str	x0, [x19, #24]
  408d20:	ldr	x0, [sp, #120]
  408d24:	str	x0, [x19, #72]
  408d28:	b	408d34 <__fxstatat@plt+0x7194>
  408d2c:	bl	4019a0 <abort@plt>
  408d30:	mov	w20, #0x0                   	// #0
  408d34:	mov	w0, w20
  408d38:	ldp	x19, x20, [sp, #16]
  408d3c:	ldr	x21, [sp, #32]
  408d40:	ldp	x29, x30, [sp], #128
  408d44:	ret
  408d48:	mov	w20, #0x1                   	// #1
  408d4c:	b	408d34 <__fxstatat@plt+0x7194>
  408d50:	mov	w20, #0x0                   	// #0
  408d54:	b	408d34 <__fxstatat@plt+0x7194>
  408d58:	stp	x29, x30, [sp, #-64]!
  408d5c:	mov	x29, sp
  408d60:	stp	x19, x20, [sp, #16]
  408d64:	str	x21, [sp, #32]
  408d68:	cbz	x1, 408da8 <__fxstatat@plt+0x7208>
  408d6c:	mov	x19, x0
  408d70:	mov	x20, x1
  408d74:	mov	x21, x2
  408d78:	mov	w3, #0x0                   	// #0
  408d7c:	add	x2, sp, #0x38
  408d80:	bl	408478 <__fxstatat@plt+0x68d8>
  408d84:	mov	x1, x0
  408d88:	cbz	x0, 408dac <__fxstatat@plt+0x720c>
  408d8c:	mov	w0, #0x0                   	// #0
  408d90:	cbz	x21, 408d98 <__fxstatat@plt+0x71f8>
  408d94:	str	x1, [x21]
  408d98:	ldp	x19, x20, [sp, #16]
  408d9c:	ldr	x21, [sp, #32]
  408da0:	ldp	x29, x30, [sp], #64
  408da4:	ret
  408da8:	bl	4019a0 <abort@plt>
  408dac:	ldr	x0, [x19, #24]
  408db0:	ucvtf	s1, x0
  408db4:	ldr	x1, [x19, #40]
  408db8:	ldr	x0, [x19, #16]
  408dbc:	ucvtf	s0, x0
  408dc0:	ldr	s2, [x1, #8]
  408dc4:	fmul	s0, s0, s2
  408dc8:	fcmpe	s1, s0
  408dcc:	b.gt	408e14 <__fxstatat@plt+0x7274>
  408dd0:	ldr	x0, [sp, #56]
  408dd4:	ldr	x1, [x0]
  408dd8:	cbz	x1, 408ec0 <__fxstatat@plt+0x7320>
  408ddc:	ldr	x1, [x19, #72]
  408de0:	cbz	x1, 408ea8 <__fxstatat@plt+0x7308>
  408de4:	ldr	x0, [x1, #8]
  408de8:	str	x0, [x19, #72]
  408dec:	str	x20, [x1]
  408df0:	ldr	x0, [sp, #56]
  408df4:	ldr	x2, [x0, #8]
  408df8:	str	x2, [x1, #8]
  408dfc:	str	x1, [x0, #8]
  408e00:	ldr	x0, [x19, #32]
  408e04:	add	x0, x0, #0x1
  408e08:	str	x0, [x19, #32]
  408e0c:	mov	w0, #0x1                   	// #1
  408e10:	b	408d98 <__fxstatat@plt+0x71f8>
  408e14:	mov	x0, x19
  408e18:	bl	40813c <__fxstatat@plt+0x659c>
  408e1c:	ldr	x1, [x19, #40]
  408e20:	ldr	s2, [x1, #8]
  408e24:	ldr	x0, [x19, #16]
  408e28:	ucvtf	s0, x0
  408e2c:	ldr	x0, [x19, #24]
  408e30:	ucvtf	s1, x0
  408e34:	fmul	s3, s2, s0
  408e38:	fcmpe	s1, s3
  408e3c:	b.le	408dd0 <__fxstatat@plt+0x7230>
  408e40:	ldrb	w0, [x1, #16]
  408e44:	cbz	w0, 408e98 <__fxstatat@plt+0x72f8>
  408e48:	ldr	s1, [x1, #12]
  408e4c:	fmul	s0, s0, s1
  408e50:	mov	w0, #0x5f800000            	// #1602224128
  408e54:	fmov	s1, w0
  408e58:	mov	w0, #0xffffffff            	// #-1
  408e5c:	fcmpe	s0, s1
  408e60:	b.ge	408d98 <__fxstatat@plt+0x71f8>  // b.tcont
  408e64:	fcvtzu	x1, s0
  408e68:	mov	x0, x19
  408e6c:	bl	408c18 <__fxstatat@plt+0x7078>
  408e70:	and	w1, w0, #0xff
  408e74:	mov	w0, #0xffffffff            	// #-1
  408e78:	cbz	w1, 408d98 <__fxstatat@plt+0x71f8>
  408e7c:	mov	w3, #0x0                   	// #0
  408e80:	add	x2, sp, #0x38
  408e84:	mov	x1, x20
  408e88:	mov	x0, x19
  408e8c:	bl	408478 <__fxstatat@plt+0x68d8>
  408e90:	cbz	x0, 408dd0 <__fxstatat@plt+0x7230>
  408e94:	bl	4019a0 <abort@plt>
  408e98:	ldr	s1, [x1, #12]
  408e9c:	fmul	s0, s0, s1
  408ea0:	fmul	s0, s0, s2
  408ea4:	b	408e50 <__fxstatat@plt+0x72b0>
  408ea8:	mov	x0, #0x10                  	// #16
  408eac:	bl	401890 <malloc@plt>
  408eb0:	mov	x1, x0
  408eb4:	mov	w0, #0xffffffff            	// #-1
  408eb8:	cbz	x1, 408d98 <__fxstatat@plt+0x71f8>
  408ebc:	b	408dec <__fxstatat@plt+0x724c>
  408ec0:	str	x20, [x0]
  408ec4:	ldr	x0, [x19, #32]
  408ec8:	add	x0, x0, #0x1
  408ecc:	str	x0, [x19, #32]
  408ed0:	ldr	x0, [x19, #24]
  408ed4:	add	x0, x0, #0x1
  408ed8:	str	x0, [x19, #24]
  408edc:	mov	w0, #0x1                   	// #1
  408ee0:	b	408d98 <__fxstatat@plt+0x71f8>
  408ee4:	stp	x29, x30, [sp, #-48]!
  408ee8:	mov	x29, sp
  408eec:	str	x19, [sp, #16]
  408ef0:	mov	x19, x1
  408ef4:	add	x2, sp, #0x28
  408ef8:	bl	408d58 <__fxstatat@plt+0x71b8>
  408efc:	cmn	w0, #0x1
  408f00:	b.eq	408f1c <__fxstatat@plt+0x737c>  // b.none
  408f04:	cmp	w0, #0x0
  408f08:	ldr	x0, [sp, #40]
  408f0c:	csel	x0, x0, x19, eq  // eq = none
  408f10:	ldr	x19, [sp, #16]
  408f14:	ldp	x29, x30, [sp], #48
  408f18:	ret
  408f1c:	mov	x0, #0x0                   	// #0
  408f20:	b	408f10 <__fxstatat@plt+0x7370>
  408f24:	stp	x29, x30, [sp, #-64]!
  408f28:	mov	x29, sp
  408f2c:	stp	x19, x20, [sp, #16]
  408f30:	mov	x19, x0
  408f34:	mov	w3, #0x1                   	// #1
  408f38:	add	x2, sp, #0x38
  408f3c:	bl	408478 <__fxstatat@plt+0x68d8>
  408f40:	mov	x20, x0
  408f44:	cbz	x0, 408f60 <__fxstatat@plt+0x73c0>
  408f48:	ldr	x0, [x19, #32]
  408f4c:	sub	x0, x0, #0x1
  408f50:	str	x0, [x19, #32]
  408f54:	ldr	x0, [sp, #56]
  408f58:	ldr	x0, [x0]
  408f5c:	cbz	x0, 408f70 <__fxstatat@plt+0x73d0>
  408f60:	mov	x0, x20
  408f64:	ldp	x19, x20, [sp, #16]
  408f68:	ldp	x29, x30, [sp], #64
  408f6c:	ret
  408f70:	ldr	x0, [x19, #24]
  408f74:	sub	x0, x0, #0x1
  408f78:	str	x0, [x19, #24]
  408f7c:	ucvtf	s0, x0
  408f80:	ldr	x1, [x19, #40]
  408f84:	ldr	x0, [x19, #16]
  408f88:	ucvtf	s1, x0
  408f8c:	ldr	s2, [x1]
  408f90:	fmul	s1, s1, s2
  408f94:	fcmpe	s0, s1
  408f98:	b.pl	408f60 <__fxstatat@plt+0x73c0>  // b.nfrst
  408f9c:	mov	x0, x19
  408fa0:	bl	40813c <__fxstatat@plt+0x659c>
  408fa4:	ldr	x1, [x19, #40]
  408fa8:	ldr	x0, [x19, #16]
  408fac:	ucvtf	s0, x0
  408fb0:	ldr	x0, [x19, #24]
  408fb4:	ucvtf	s2, x0
  408fb8:	ldr	s1, [x1]
  408fbc:	fmul	s1, s0, s1
  408fc0:	fcmpe	s2, s1
  408fc4:	b.pl	408f60 <__fxstatat@plt+0x73c0>  // b.nfrst
  408fc8:	ldrb	w0, [x1, #16]
  408fcc:	cbz	w0, 409014 <__fxstatat@plt+0x7474>
  408fd0:	ldr	s1, [x1, #4]
  408fd4:	fmul	s0, s0, s1
  408fd8:	fcvtzu	x1, s0
  408fdc:	mov	x0, x19
  408fe0:	bl	408c18 <__fxstatat@plt+0x7078>
  408fe4:	and	w0, w0, #0xff
  408fe8:	cbnz	w0, 408f60 <__fxstatat@plt+0x73c0>
  408fec:	str	x21, [sp, #32]
  408ff0:	ldr	x21, [x19, #72]
  408ff4:	cbz	x21, 409008 <__fxstatat@plt+0x7468>
  408ff8:	mov	x0, x21
  408ffc:	ldr	x21, [x21, #8]
  409000:	bl	401a40 <free@plt>
  409004:	cbnz	x21, 408ff8 <__fxstatat@plt+0x7458>
  409008:	str	xzr, [x19, #72]
  40900c:	ldr	x21, [sp, #32]
  409010:	b	408f60 <__fxstatat@plt+0x73c0>
  409014:	ldr	s1, [x1, #4]
  409018:	fmul	s0, s0, s1
  40901c:	ldr	s1, [x1, #8]
  409020:	fmul	s0, s0, s1
  409024:	fcvtzu	x1, s0
  409028:	b	408fdc <__fxstatat@plt+0x743c>
  40902c:	mov	w2, #0x1                   	// #1
  409030:	strb	w2, [x0, #28]
  409034:	str	wzr, [x0, #20]
  409038:	str	wzr, [x0, #24]
  40903c:	str	w1, [x0]
  409040:	str	w1, [x0, #4]
  409044:	str	w1, [x0, #8]
  409048:	str	w1, [x0, #12]
  40904c:	str	w1, [x0, #16]
  409050:	ret
  409054:	ldrb	w0, [x0, #28]
  409058:	ret
  40905c:	mov	x2, x0
  409060:	ldrb	w4, [x0, #28]
  409064:	eor	w4, w4, #0x1
  409068:	ldr	w3, [x0, #20]
  40906c:	add	w3, w4, w3
  409070:	and	w5, w3, #0x3
  409074:	and	x3, x3, #0x3
  409078:	ldr	w0, [x0, x3, lsl #2]
  40907c:	str	w1, [x2, x3, lsl #2]
  409080:	str	w5, [x2, #20]
  409084:	ldr	w1, [x2, #24]
  409088:	cmp	w1, w5
  40908c:	b.eq	409098 <__fxstatat@plt+0x74f8>  // b.none
  409090:	strb	wzr, [x2, #28]
  409094:	ret
  409098:	add	w4, w4, w1
  40909c:	and	w4, w4, #0x3
  4090a0:	str	w4, [x2, #24]
  4090a4:	b	409090 <__fxstatat@plt+0x74f0>
  4090a8:	mov	x1, x0
  4090ac:	ldrb	w0, [x0, #28]
  4090b0:	cbnz	w0, 4090e4 <__fxstatat@plt+0x7544>
  4090b4:	ldr	w2, [x1, #20]
  4090b8:	mov	w3, w2
  4090bc:	ldr	w0, [x1, x3, lsl #2]
  4090c0:	ldr	w4, [x1, #16]
  4090c4:	str	w4, [x1, x3, lsl #2]
  4090c8:	ldr	w3, [x1, #24]
  4090cc:	cmp	w2, w3
  4090d0:	b.eq	4090f0 <__fxstatat@plt+0x7550>  // b.none
  4090d4:	add	w2, w2, #0x3
  4090d8:	and	w2, w2, #0x3
  4090dc:	str	w2, [x1, #20]
  4090e0:	ret
  4090e4:	stp	x29, x30, [sp, #-16]!
  4090e8:	mov	x29, sp
  4090ec:	bl	4019a0 <abort@plt>
  4090f0:	mov	w2, #0x1                   	// #1
  4090f4:	strb	w2, [x1, #28]
  4090f8:	ret
  4090fc:	stp	x29, x30, [sp, #-16]!
  409100:	mov	x29, sp
  409104:	mov	w0, #0xe                   	// #14
  409108:	bl	401880 <nl_langinfo@plt>
  40910c:	cbz	x0, 40912c <__fxstatat@plt+0x758c>
  409110:	ldrb	w2, [x0]
  409114:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  409118:	add	x1, x1, #0x170
  40911c:	cmp	w2, #0x0
  409120:	csel	x0, x1, x0, eq  // eq = none
  409124:	ldp	x29, x30, [sp], #16
  409128:	ret
  40912c:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  409130:	add	x0, x0, #0x170
  409134:	b	409124 <__fxstatat@plt+0x7584>
  409138:	stp	x29, x30, [sp, #-64]!
  40913c:	mov	x29, sp
  409140:	str	x3, [sp, #56]
  409144:	mov	w3, #0x0                   	// #0
  409148:	tbnz	w2, #6, 40915c <__fxstatat@plt+0x75bc>
  40914c:	bl	401b30 <openat@plt>
  409150:	bl	4091f8 <__fxstatat@plt+0x7658>
  409154:	ldp	x29, x30, [sp], #64
  409158:	ret
  40915c:	add	x3, sp, #0x40
  409160:	str	x3, [sp, #16]
  409164:	str	x3, [sp, #24]
  409168:	add	x3, sp, #0x30
  40916c:	str	x3, [sp, #32]
  409170:	str	wzr, [sp, #44]
  409174:	str	wzr, [sp, #40]
  409178:	ldr	x3, [sp, #24]
  40917c:	sub	x3, x3, #0x8
  409180:	ldr	w3, [x3]
  409184:	b	40914c <__fxstatat@plt+0x75ac>
  409188:	stp	x29, x30, [sp, #-48]!
  40918c:	mov	x29, sp
  409190:	stp	x19, x20, [sp, #16]
  409194:	stp	x21, x22, [sp, #32]
  409198:	mov	x21, x3
  40919c:	mov	w3, #0x4900                	// #18688
  4091a0:	movk	w3, #0x8, lsl #16
  4091a4:	orr	w2, w2, w3
  4091a8:	bl	409138 <__fxstatat@plt+0x7598>
  4091ac:	mov	x20, #0x0                   	// #0
  4091b0:	tbnz	w0, #31, 4091c8 <__fxstatat@plt+0x7628>
  4091b4:	mov	w19, w0
  4091b8:	bl	401990 <fdopendir@plt>
  4091bc:	mov	x20, x0
  4091c0:	cbz	x0, 4091dc <__fxstatat@plt+0x763c>
  4091c4:	str	w19, [x21]
  4091c8:	mov	x0, x20
  4091cc:	ldp	x19, x20, [sp, #16]
  4091d0:	ldp	x21, x22, [sp, #32]
  4091d4:	ldp	x29, x30, [sp], #48
  4091d8:	ret
  4091dc:	bl	401b50 <__errno_location@plt>
  4091e0:	mov	x21, x0
  4091e4:	ldr	w22, [x0]
  4091e8:	mov	w0, w19
  4091ec:	bl	401960 <close@plt>
  4091f0:	str	w22, [x21]
  4091f4:	b	4091c8 <__fxstatat@plt+0x7628>
  4091f8:	stp	x29, x30, [sp, #-48]!
  4091fc:	mov	x29, sp
  409200:	stp	x19, x20, [sp, #16]
  409204:	mov	w19, w0
  409208:	cmp	w0, #0x2
  40920c:	b.ls	409220 <__fxstatat@plt+0x7680>  // b.plast
  409210:	mov	w0, w19
  409214:	ldp	x19, x20, [sp, #16]
  409218:	ldp	x29, x30, [sp], #48
  40921c:	ret
  409220:	stp	x21, x22, [sp, #32]
  409224:	bl	409704 <__fxstatat@plt+0x7b64>
  409228:	mov	w21, w0
  40922c:	bl	401b50 <__errno_location@plt>
  409230:	mov	x20, x0
  409234:	ldr	w22, [x0]
  409238:	mov	w0, w19
  40923c:	bl	401960 <close@plt>
  409240:	str	w22, [x20]
  409244:	mov	w19, w21
  409248:	ldp	x21, x22, [sp, #32]
  40924c:	b	409210 <__fxstatat@plt+0x7670>
  409250:	stp	x29, x30, [sp, #-48]!
  409254:	mov	x29, sp
  409258:	stp	x19, x20, [sp, #16]
  40925c:	mov	x19, x0
  409260:	bl	401860 <fileno@plt>
  409264:	tbnz	w0, #31, 4092c0 <__fxstatat@plt+0x7720>
  409268:	mov	x0, x19
  40926c:	bl	401b10 <__freading@plt>
  409270:	cbz	w0, 409290 <__fxstatat@plt+0x76f0>
  409274:	mov	x0, x19
  409278:	bl	401860 <fileno@plt>
  40927c:	mov	w2, #0x1                   	// #1
  409280:	mov	x1, #0x0                   	// #0
  409284:	bl	401830 <lseek@plt>
  409288:	cmn	x0, #0x1
  40928c:	b.eq	4092dc <__fxstatat@plt+0x773c>  // b.none
  409290:	mov	x0, x19
  409294:	bl	40960c <__fxstatat@plt+0x7a6c>
  409298:	cbz	w0, 4092dc <__fxstatat@plt+0x773c>
  40929c:	str	x21, [sp, #32]
  4092a0:	bl	401b50 <__errno_location@plt>
  4092a4:	mov	x20, x0
  4092a8:	ldr	w21, [x0]
  4092ac:	mov	x0, x19
  4092b0:	bl	401870 <fclose@plt>
  4092b4:	cbnz	w21, 4092cc <__fxstatat@plt+0x772c>
  4092b8:	ldr	x21, [sp, #32]
  4092bc:	b	4092e4 <__fxstatat@plt+0x7744>
  4092c0:	mov	x0, x19
  4092c4:	bl	401870 <fclose@plt>
  4092c8:	b	4092e4 <__fxstatat@plt+0x7744>
  4092cc:	str	w21, [x20]
  4092d0:	mov	w0, #0xffffffff            	// #-1
  4092d4:	ldr	x21, [sp, #32]
  4092d8:	b	4092e4 <__fxstatat@plt+0x7744>
  4092dc:	mov	x0, x19
  4092e0:	bl	401870 <fclose@plt>
  4092e4:	ldp	x19, x20, [sp, #16]
  4092e8:	ldp	x29, x30, [sp], #48
  4092ec:	ret
  4092f0:	stp	x29, x30, [sp, #-112]!
  4092f4:	mov	x29, sp
  4092f8:	stp	x19, x20, [sp, #16]
  4092fc:	mov	w19, w0
  409300:	str	x2, [sp, #80]
  409304:	str	x3, [sp, #88]
  409308:	str	x4, [sp, #96]
  40930c:	str	x5, [sp, #104]
  409310:	add	x0, sp, #0x70
  409314:	str	x0, [sp, #48]
  409318:	str	x0, [sp, #56]
  40931c:	add	x0, sp, #0x50
  409320:	str	x0, [sp, #64]
  409324:	mov	w0, #0xffffffe0            	// #-32
  409328:	str	w0, [sp, #72]
  40932c:	str	wzr, [sp, #76]
  409330:	cbz	w1, 409374 <__fxstatat@plt+0x77d4>
  409334:	cmp	w1, #0x406
  409338:	b.eq	4093dc <__fxstatat@plt+0x783c>  // b.none
  40933c:	cmp	w1, #0xb
  409340:	b.gt	40953c <__fxstatat@plt+0x799c>
  409344:	tbz	w1, #31, 409518 <__fxstatat@plt+0x7978>
  409348:	ldr	w2, [sp, #72]
  40934c:	ldr	x0, [sp, #48]
  409350:	tbnz	w2, #31, 4095d0 <__fxstatat@plt+0x7a30>
  409354:	add	x2, x0, #0xf
  409358:	and	x2, x2, #0xfffffffffffffff8
  40935c:	str	x2, [sp, #48]
  409360:	ldr	x2, [x0]
  409364:	mov	w0, w19
  409368:	bl	401a90 <fcntl@plt>
  40936c:	mov	w20, w0
  409370:	b	4093a0 <__fxstatat@plt+0x7800>
  409374:	ldr	w1, [sp, #72]
  409378:	ldr	x0, [sp, #48]
  40937c:	tbnz	w1, #31, 4093b0 <__fxstatat@plt+0x7810>
  409380:	add	x1, x0, #0xb
  409384:	and	x1, x1, #0xfffffffffffffff8
  409388:	str	x1, [sp, #48]
  40938c:	ldr	w2, [x0]
  409390:	mov	w1, #0x0                   	// #0
  409394:	mov	w0, w19
  409398:	bl	401a90 <fcntl@plt>
  40939c:	mov	w20, w0
  4093a0:	mov	w0, w20
  4093a4:	ldp	x19, x20, [sp, #16]
  4093a8:	ldp	x29, x30, [sp], #112
  4093ac:	ret
  4093b0:	add	w2, w1, #0x8
  4093b4:	str	w2, [sp, #72]
  4093b8:	cmp	w2, #0x0
  4093bc:	b.le	4093d0 <__fxstatat@plt+0x7830>
  4093c0:	add	x1, x0, #0xb
  4093c4:	and	x1, x1, #0xfffffffffffffff8
  4093c8:	str	x1, [sp, #48]
  4093cc:	b	40938c <__fxstatat@plt+0x77ec>
  4093d0:	ldr	x0, [sp, #56]
  4093d4:	add	x0, x0, w1, sxtw
  4093d8:	b	40938c <__fxstatat@plt+0x77ec>
  4093dc:	str	x21, [sp, #32]
  4093e0:	ldr	w1, [sp, #72]
  4093e4:	ldr	x0, [sp, #48]
  4093e8:	tbnz	w1, #31, 409434 <__fxstatat@plt+0x7894>
  4093ec:	add	x1, x0, #0xb
  4093f0:	and	x1, x1, #0xfffffffffffffff8
  4093f4:	str	x1, [sp, #48]
  4093f8:	ldr	w21, [x0]
  4093fc:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  409400:	ldr	w0, [x0, #1088]
  409404:	tbnz	w0, #31, 4094c4 <__fxstatat@plt+0x7924>
  409408:	mov	w2, w21
  40940c:	mov	w1, #0x406                 	// #1030
  409410:	mov	w0, w19
  409414:	bl	401a90 <fcntl@plt>
  409418:	mov	w20, w0
  40941c:	tbnz	w0, #31, 409460 <__fxstatat@plt+0x78c0>
  409420:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  409424:	mov	w1, #0x1                   	// #1
  409428:	str	w1, [x0, #1088]
  40942c:	ldr	x21, [sp, #32]
  409430:	b	4093a0 <__fxstatat@plt+0x7800>
  409434:	add	w2, w1, #0x8
  409438:	str	w2, [sp, #72]
  40943c:	cmp	w2, #0x0
  409440:	b.le	409454 <__fxstatat@plt+0x78b4>
  409444:	add	x1, x0, #0xb
  409448:	and	x1, x1, #0xfffffffffffffff8
  40944c:	str	x1, [sp, #48]
  409450:	b	4093f8 <__fxstatat@plt+0x7858>
  409454:	ldr	x0, [sp, #56]
  409458:	add	x0, x0, w1, sxtw
  40945c:	b	4093f8 <__fxstatat@plt+0x7858>
  409460:	bl	401b50 <__errno_location@plt>
  409464:	ldr	w0, [x0]
  409468:	cmp	w0, #0x16
  40946c:	b.ne	409420 <__fxstatat@plt+0x7880>  // b.any
  409470:	mov	w2, w21
  409474:	mov	w1, #0x0                   	// #0
  409478:	mov	w0, w19
  40947c:	bl	401a90 <fcntl@plt>
  409480:	mov	w20, w0
  409484:	tbnz	w0, #31, 4095fc <__fxstatat@plt+0x7a5c>
  409488:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  40948c:	mov	w1, #0xffffffff            	// #-1
  409490:	str	w1, [x0, #1088]
  409494:	mov	w1, #0x1                   	// #1
  409498:	mov	w0, w20
  40949c:	bl	401a90 <fcntl@plt>
  4094a0:	tbnz	w0, #31, 4094f4 <__fxstatat@plt+0x7954>
  4094a4:	orr	w2, w0, #0x1
  4094a8:	mov	w1, #0x2                   	// #2
  4094ac:	mov	w0, w20
  4094b0:	bl	401a90 <fcntl@plt>
  4094b4:	cmn	w0, #0x1
  4094b8:	b.eq	4094f4 <__fxstatat@plt+0x7954>  // b.none
  4094bc:	ldr	x21, [sp, #32]
  4094c0:	b	4093a0 <__fxstatat@plt+0x7800>
  4094c4:	mov	w2, w21
  4094c8:	mov	w1, #0x0                   	// #0
  4094cc:	mov	w0, w19
  4094d0:	bl	401a90 <fcntl@plt>
  4094d4:	mov	w20, w0
  4094d8:	tbnz	w0, #31, 409604 <__fxstatat@plt+0x7a64>
  4094dc:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  4094e0:	ldr	w0, [x0, #1088]
  4094e4:	cmn	w0, #0x1
  4094e8:	b.eq	409494 <__fxstatat@plt+0x78f4>  // b.none
  4094ec:	ldr	x21, [sp, #32]
  4094f0:	b	4093a0 <__fxstatat@plt+0x7800>
  4094f4:	bl	401b50 <__errno_location@plt>
  4094f8:	mov	x19, x0
  4094fc:	ldr	w21, [x0]
  409500:	mov	w0, w20
  409504:	bl	401960 <close@plt>
  409508:	str	w21, [x19]
  40950c:	mov	w20, #0xffffffff            	// #-1
  409510:	ldr	x21, [sp, #32]
  409514:	b	4093a0 <__fxstatat@plt+0x7800>
  409518:	mov	x2, #0x1                   	// #1
  40951c:	lsl	x2, x2, x1
  409520:	mov	x0, #0x515                 	// #1301
  409524:	tst	x2, x0
  409528:	b.ne	409578 <__fxstatat@plt+0x79d8>  // b.any
  40952c:	mov	x0, #0xa0a                 	// #2570
  409530:	tst	x2, x0
  409534:	b.ne	409568 <__fxstatat@plt+0x79c8>  // b.any
  409538:	b	409348 <__fxstatat@plt+0x77a8>
  40953c:	sub	w0, w1, #0x400
  409540:	cmp	w0, #0xa
  409544:	b.hi	409348 <__fxstatat@plt+0x77a8>  // b.pmore
  409548:	mov	x2, #0x1                   	// #1
  40954c:	lsl	x2, x2, x0
  409550:	mov	x0, #0x2c5                 	// #709
  409554:	tst	x2, x0
  409558:	b.ne	409578 <__fxstatat@plt+0x79d8>  // b.any
  40955c:	mov	x0, #0x502                 	// #1282
  409560:	tst	x2, x0
  409564:	b.eq	409348 <__fxstatat@plt+0x77a8>  // b.none
  409568:	mov	w0, w19
  40956c:	bl	401a90 <fcntl@plt>
  409570:	mov	w20, w0
  409574:	b	4093a0 <__fxstatat@plt+0x7800>
  409578:	ldr	w2, [sp, #72]
  40957c:	ldr	x0, [sp, #48]
  409580:	tbnz	w2, #31, 4095a4 <__fxstatat@plt+0x7a04>
  409584:	add	x2, x0, #0xb
  409588:	and	x2, x2, #0xfffffffffffffff8
  40958c:	str	x2, [sp, #48]
  409590:	ldr	w2, [x0]
  409594:	mov	w0, w19
  409598:	bl	401a90 <fcntl@plt>
  40959c:	mov	w20, w0
  4095a0:	b	4093a0 <__fxstatat@plt+0x7800>
  4095a4:	add	w3, w2, #0x8
  4095a8:	str	w3, [sp, #72]
  4095ac:	cmp	w3, #0x0
  4095b0:	b.le	4095c4 <__fxstatat@plt+0x7a24>
  4095b4:	add	x2, x0, #0xb
  4095b8:	and	x2, x2, #0xfffffffffffffff8
  4095bc:	str	x2, [sp, #48]
  4095c0:	b	409590 <__fxstatat@plt+0x79f0>
  4095c4:	ldr	x0, [sp, #56]
  4095c8:	add	x0, x0, w2, sxtw
  4095cc:	b	409590 <__fxstatat@plt+0x79f0>
  4095d0:	add	w3, w2, #0x8
  4095d4:	str	w3, [sp, #72]
  4095d8:	cmp	w3, #0x0
  4095dc:	b.le	4095f0 <__fxstatat@plt+0x7a50>
  4095e0:	add	x2, x0, #0xf
  4095e4:	and	x2, x2, #0xfffffffffffffff8
  4095e8:	str	x2, [sp, #48]
  4095ec:	b	409360 <__fxstatat@plt+0x77c0>
  4095f0:	ldr	x0, [sp, #56]
  4095f4:	add	x0, x0, w2, sxtw
  4095f8:	b	409360 <__fxstatat@plt+0x77c0>
  4095fc:	ldr	x21, [sp, #32]
  409600:	b	4093a0 <__fxstatat@plt+0x7800>
  409604:	ldr	x21, [sp, #32]
  409608:	b	4093a0 <__fxstatat@plt+0x7800>
  40960c:	stp	x29, x30, [sp, #-32]!
  409610:	mov	x29, sp
  409614:	str	x19, [sp, #16]
  409618:	mov	x19, x0
  40961c:	cbz	x0, 409628 <__fxstatat@plt+0x7a88>
  409620:	bl	401b10 <__freading@plt>
  409624:	cbnz	w0, 40963c <__fxstatat@plt+0x7a9c>
  409628:	mov	x0, x19
  40962c:	bl	401aa0 <fflush@plt>
  409630:	ldr	x19, [sp, #16]
  409634:	ldp	x29, x30, [sp], #32
  409638:	ret
  40963c:	ldr	w0, [x19]
  409640:	tbnz	w0, #8, 409650 <__fxstatat@plt+0x7ab0>
  409644:	mov	x0, x19
  409648:	bl	401aa0 <fflush@plt>
  40964c:	b	409630 <__fxstatat@plt+0x7a90>
  409650:	mov	w2, #0x1                   	// #1
  409654:	mov	x1, #0x0                   	// #0
  409658:	mov	x0, x19
  40965c:	bl	409664 <__fxstatat@plt+0x7ac4>
  409660:	b	409644 <__fxstatat@plt+0x7aa4>
  409664:	stp	x29, x30, [sp, #-48]!
  409668:	mov	x29, sp
  40966c:	stp	x19, x20, [sp, #16]
  409670:	str	x21, [sp, #32]
  409674:	mov	x19, x0
  409678:	mov	x20, x1
  40967c:	mov	w21, w2
  409680:	ldr	x1, [x0, #16]
  409684:	ldr	x0, [x0, #8]
  409688:	cmp	x1, x0
  40968c:	b.eq	4096b0 <__fxstatat@plt+0x7b10>  // b.none
  409690:	mov	w2, w21
  409694:	mov	x1, x20
  409698:	mov	x0, x19
  40969c:	bl	401a30 <fseeko@plt>
  4096a0:	ldp	x19, x20, [sp, #16]
  4096a4:	ldr	x21, [sp, #32]
  4096a8:	ldp	x29, x30, [sp], #48
  4096ac:	ret
  4096b0:	ldr	x1, [x19, #40]
  4096b4:	ldr	x0, [x19, #32]
  4096b8:	cmp	x1, x0
  4096bc:	b.ne	409690 <__fxstatat@plt+0x7af0>  // b.any
  4096c0:	ldr	x0, [x19, #72]
  4096c4:	cbnz	x0, 409690 <__fxstatat@plt+0x7af0>
  4096c8:	mov	x0, x19
  4096cc:	bl	401860 <fileno@plt>
  4096d0:	mov	w2, w21
  4096d4:	mov	x1, x20
  4096d8:	bl	401830 <lseek@plt>
  4096dc:	cmn	x0, #0x1
  4096e0:	b.eq	4096fc <__fxstatat@plt+0x7b5c>  // b.none
  4096e4:	ldr	w1, [x19]
  4096e8:	and	w1, w1, #0xffffffef
  4096ec:	str	w1, [x19]
  4096f0:	str	x0, [x19, #144]
  4096f4:	mov	w0, #0x0                   	// #0
  4096f8:	b	4096a0 <__fxstatat@plt+0x7b00>
  4096fc:	mov	w0, #0xffffffff            	// #-1
  409700:	b	4096a0 <__fxstatat@plt+0x7b00>
  409704:	stp	x29, x30, [sp, #-16]!
  409708:	mov	x29, sp
  40970c:	mov	w2, #0x3                   	// #3
  409710:	mov	w1, #0x0                   	// #0
  409714:	bl	4092f0 <__fxstatat@plt+0x7750>
  409718:	ldp	x29, x30, [sp], #16
  40971c:	ret
  409720:	stp	x29, x30, [sp, #-64]!
  409724:	mov	x29, sp
  409728:	stp	x19, x20, [sp, #16]
  40972c:	adrp	x20, 41c000 <__fxstatat@plt+0x1a460>
  409730:	add	x20, x20, #0xdf0
  409734:	stp	x21, x22, [sp, #32]
  409738:	adrp	x21, 41c000 <__fxstatat@plt+0x1a460>
  40973c:	add	x21, x21, #0xde8
  409740:	sub	x20, x20, x21
  409744:	mov	w22, w0
  409748:	stp	x23, x24, [sp, #48]
  40974c:	mov	x23, x1
  409750:	mov	x24, x2
  409754:	bl	401720 <mbrtowc@plt-0x40>
  409758:	cmp	xzr, x20, asr #3
  40975c:	b.eq	409788 <__fxstatat@plt+0x7be8>  // b.none
  409760:	asr	x20, x20, #3
  409764:	mov	x19, #0x0                   	// #0
  409768:	ldr	x3, [x21, x19, lsl #3]
  40976c:	mov	x2, x24
  409770:	add	x19, x19, #0x1
  409774:	mov	x1, x23
  409778:	mov	w0, w22
  40977c:	blr	x3
  409780:	cmp	x20, x19
  409784:	b.ne	409768 <__fxstatat@plt+0x7bc8>  // b.any
  409788:	ldp	x19, x20, [sp, #16]
  40978c:	ldp	x21, x22, [sp, #32]
  409790:	ldp	x23, x24, [sp, #48]
  409794:	ldp	x29, x30, [sp], #64
  409798:	ret
  40979c:	nop
  4097a0:	ret
  4097a4:	nop
  4097a8:	adrp	x2, 41d000 <__fxstatat@plt+0x1b460>
  4097ac:	mov	x1, #0x0                   	// #0
  4097b0:	ldr	x2, [x2, #560]
  4097b4:	b	401800 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004097b8 <.fini>:
  4097b8:	stp	x29, x30, [sp, #-16]!
  4097bc:	mov	x29, sp
  4097c0:	ldp	x29, x30, [sp], #16
  4097c4:	ret
