# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 12
attribute \top 1
attribute \src "dut.sv:1.1-16.10"
module \mul_sync_enable_test
  attribute \src "dut.sv:1.30-1.33"
  wire input 1 \clk
  attribute \src "dut.sv:1.35-1.38"
  wire input 2 \rst
  attribute \src "dut.sv:1.40-1.42"
  wire input 3 \en
  attribute \src "dut.sv:1.44-1.45"
  wire width 6 input 4 \a
  attribute \src "dut.sv:1.47-1.48"
  wire width 3 input 5 \b
  attribute \src "dut.sv:1.50-1.51"
  wire width 9 output 6 \p
  wire width 9 $auto$expression.cpp:2222:import_operation$2
  cell $mul $mul$dut.sv:13$3
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 9
    connect \A \a
    connect \B \b
    connect \Y $auto$expression.cpp:2222:import_operation$2
  end
  attribute \src "dut.sv:7.5-15.8"
  attribute \always_ff 1
  cell $sdffe $auto$ff.cc:337:slice$11
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 9'000000000
    parameter \WIDTH 9
    connect \CLK \clk
    connect \EN \en
    connect \SRST \rst
    connect \D $auto$expression.cpp:2222:import_operation$2
    connect \Q \p
  end
end
