{"vcs1":{"timestamp_begin":1684245961.321309506, "rt":1.39, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684245962.802267350, "rt":1.25, "ut":0.44, "st":0.16}}
{"link":{"timestamp_begin":1684245964.120380388, "rt":0.45, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684245960.681591870}
{"VCS_COMP_START_TIME": 1684245960.681591870}
{"VCS_COMP_END_TIME": 1684245966.075236347}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330524}}
{"stitch_vcselab": {"peak_mem": 211884}}
