
DroneV2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a0c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08009b20  08009b20  0000ab20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ba8  08009ba8  0000b070  2**0
                  CONTENTS
  4 .ARM          00000000  08009ba8  08009ba8  0000b070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009ba8  08009ba8  0000b070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ba8  08009ba8  0000aba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009bac  08009bac  0000abac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08009bb0  0000b000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b4  20000070  08009c20  0000b070  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000424  08009c20  0000b424  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000129a4  00000000  00000000  0000b099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000335e  00000000  00000000  0001da3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011f0  00000000  00000000  00020da0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dfd  00000000  00000000  00021f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019de9  00000000  00000000  00022d8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019d7b  00000000  00000000  0003cb76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091fd7  00000000  00000000  000568f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e88c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000513c  00000000  00000000  000e890c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  000eda48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	08009b04 	.word	0x08009b04

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	08009b04 	.word	0x08009b04

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2f>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a30:	bf24      	itt	cs
 8000a32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a3a:	d90d      	bls.n	8000a58 <__aeabi_d2f+0x30>
 8000a3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a50:	bf08      	it	eq
 8000a52:	f020 0001 	biceq.w	r0, r0, #1
 8000a56:	4770      	bx	lr
 8000a58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a5c:	d121      	bne.n	8000aa2 <__aeabi_d2f+0x7a>
 8000a5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a62:	bfbc      	itt	lt
 8000a64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a68:	4770      	bxlt	lr
 8000a6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a72:	f1c2 0218 	rsb	r2, r2, #24
 8000a76:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	bf18      	it	ne
 8000a84:	f040 0001 	orrne.w	r0, r0, #1
 8000a88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a94:	ea40 000c 	orr.w	r0, r0, ip
 8000a98:	fa23 f302 	lsr.w	r3, r3, r2
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	e7cc      	b.n	8000a3c <__aeabi_d2f+0x14>
 8000aa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa6:	d107      	bne.n	8000ab8 <__aeabi_d2f+0x90>
 8000aa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aac:	bf1e      	ittt	ne
 8000aae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ab2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ab6:	4770      	bxne	lr
 8000ab8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000abc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ac0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	@ 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d36:	2afd      	cmp	r2, #253	@ 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	@ 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	@ 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__gesf2>:
 8000f84:	f04f 3cff 	mov.w	ip, #4294967295
 8000f88:	e006      	b.n	8000f98 <__cmpsf2+0x4>
 8000f8a:	bf00      	nop

08000f8c <__lesf2>:
 8000f8c:	f04f 0c01 	mov.w	ip, #1
 8000f90:	e002      	b.n	8000f98 <__cmpsf2+0x4>
 8000f92:	bf00      	nop

08000f94 <__cmpsf2>:
 8000f94:	f04f 0c01 	mov.w	ip, #1
 8000f98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	bf18      	it	ne
 8000faa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fae:	d011      	beq.n	8000fd4 <__cmpsf2+0x40>
 8000fb0:	b001      	add	sp, #4
 8000fb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb6:	bf18      	it	ne
 8000fb8:	ea90 0f01 	teqne	r0, r1
 8000fbc:	bf58      	it	pl
 8000fbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fc2:	bf88      	it	hi
 8000fc4:	17c8      	asrhi	r0, r1, #31
 8000fc6:	bf38      	it	cc
 8000fc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fcc:	bf18      	it	ne
 8000fce:	f040 0001 	orrne.w	r0, r0, #1
 8000fd2:	4770      	bx	lr
 8000fd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd8:	d102      	bne.n	8000fe0 <__cmpsf2+0x4c>
 8000fda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fde:	d105      	bne.n	8000fec <__cmpsf2+0x58>
 8000fe0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe4:	d1e4      	bne.n	8000fb0 <__cmpsf2+0x1c>
 8000fe6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fea:	d0e1      	beq.n	8000fb0 <__cmpsf2+0x1c>
 8000fec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_cfrcmple>:
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	4661      	mov	r1, ip
 8000ffa:	e7ff      	b.n	8000ffc <__aeabi_cfcmpeq>

08000ffc <__aeabi_cfcmpeq>:
 8000ffc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffe:	f7ff ffc9 	bl	8000f94 <__cmpsf2>
 8001002:	2800      	cmp	r0, #0
 8001004:	bf48      	it	mi
 8001006:	f110 0f00 	cmnmi.w	r0, #0
 800100a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800100c <__aeabi_fcmpeq>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff fff4 	bl	8000ffc <__aeabi_cfcmpeq>
 8001014:	bf0c      	ite	eq
 8001016:	2001      	moveq	r0, #1
 8001018:	2000      	movne	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmplt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffea 	bl	8000ffc <__aeabi_cfcmpeq>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmple>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffe0 	bl	8000ffc <__aeabi_cfcmpeq>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpge>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffd2 	bl	8000ff4 <__aeabi_cfrcmple>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpgt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffc8 	bl	8000ff4 <__aeabi_cfrcmple>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_f2iz>:
 8001070:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001074:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001078:	d30f      	bcc.n	800109a <__aeabi_f2iz+0x2a>
 800107a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800107e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001082:	d90d      	bls.n	80010a0 <__aeabi_f2iz+0x30>
 8001084:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001088:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800108c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001090:	fa23 f002 	lsr.w	r0, r3, r2
 8001094:	bf18      	it	ne
 8001096:	4240      	negne	r0, r0
 8001098:	4770      	bx	lr
 800109a:	f04f 0000 	mov.w	r0, #0
 800109e:	4770      	bx	lr
 80010a0:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010a4:	d101      	bne.n	80010aa <__aeabi_f2iz+0x3a>
 80010a6:	0242      	lsls	r2, r0, #9
 80010a8:	d105      	bne.n	80010b6 <__aeabi_f2iz+0x46>
 80010aa:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 80010ae:	bf08      	it	eq
 80010b0:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80010b4:	4770      	bx	lr
 80010b6:	f04f 0000 	mov.w	r0, #0
 80010ba:	4770      	bx	lr

080010bc <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010c2:	1d3b      	adds	r3, r7, #4
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	605a      	str	r2, [r3, #4]
 80010ca:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80010cc:	4b18      	ldr	r3, [pc, #96]	@ (8001130 <MX_ADC1_Init+0x74>)
 80010ce:	4a19      	ldr	r2, [pc, #100]	@ (8001134 <MX_ADC1_Init+0x78>)
 80010d0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010d2:	4b17      	ldr	r3, [pc, #92]	@ (8001130 <MX_ADC1_Init+0x74>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010d8:	4b15      	ldr	r3, [pc, #84]	@ (8001130 <MX_ADC1_Init+0x74>)
 80010da:	2200      	movs	r2, #0
 80010dc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010de:	4b14      	ldr	r3, [pc, #80]	@ (8001130 <MX_ADC1_Init+0x74>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010e4:	4b12      	ldr	r3, [pc, #72]	@ (8001130 <MX_ADC1_Init+0x74>)
 80010e6:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80010ea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010ec:	4b10      	ldr	r3, [pc, #64]	@ (8001130 <MX_ADC1_Init+0x74>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80010f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001130 <MX_ADC1_Init+0x74>)
 80010f4:	2201      	movs	r2, #1
 80010f6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010f8:	480d      	ldr	r0, [pc, #52]	@ (8001130 <MX_ADC1_Init+0x74>)
 80010fa:	f001 fe0b 	bl	8002d14 <HAL_ADC_Init>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001104:	f000 ffe3 	bl	80020ce <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001108:	2301      	movs	r3, #1
 800110a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800110c:	2301      	movs	r3, #1
 800110e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001110:	2300      	movs	r3, #0
 8001112:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001114:	1d3b      	adds	r3, r7, #4
 8001116:	4619      	mov	r1, r3
 8001118:	4805      	ldr	r0, [pc, #20]	@ (8001130 <MX_ADC1_Init+0x74>)
 800111a:	f001 fed3 	bl	8002ec4 <HAL_ADC_ConfigChannel>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001124:	f000 ffd3 	bl	80020ce <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001128:	bf00      	nop
 800112a:	3710      	adds	r7, #16
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	2000008c 	.word	0x2000008c
 8001134:	40012400 	.word	0x40012400

08001138 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b088      	sub	sp, #32
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001140:	f107 0310 	add.w	r3, r7, #16
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a14      	ldr	r2, [pc, #80]	@ (80011a4 <HAL_ADC_MspInit+0x6c>)
 8001154:	4293      	cmp	r3, r2
 8001156:	d121      	bne.n	800119c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001158:	4b13      	ldr	r3, [pc, #76]	@ (80011a8 <HAL_ADC_MspInit+0x70>)
 800115a:	699b      	ldr	r3, [r3, #24]
 800115c:	4a12      	ldr	r2, [pc, #72]	@ (80011a8 <HAL_ADC_MspInit+0x70>)
 800115e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001162:	6193      	str	r3, [r2, #24]
 8001164:	4b10      	ldr	r3, [pc, #64]	@ (80011a8 <HAL_ADC_MspInit+0x70>)
 8001166:	699b      	ldr	r3, [r3, #24]
 8001168:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001170:	4b0d      	ldr	r3, [pc, #52]	@ (80011a8 <HAL_ADC_MspInit+0x70>)
 8001172:	699b      	ldr	r3, [r3, #24]
 8001174:	4a0c      	ldr	r2, [pc, #48]	@ (80011a8 <HAL_ADC_MspInit+0x70>)
 8001176:	f043 0304 	orr.w	r3, r3, #4
 800117a:	6193      	str	r3, [r2, #24]
 800117c:	4b0a      	ldr	r3, [pc, #40]	@ (80011a8 <HAL_ADC_MspInit+0x70>)
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	f003 0304 	and.w	r3, r3, #4
 8001184:	60bb      	str	r3, [r7, #8]
 8001186:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = BATTERY_Pin;
 8001188:	2302      	movs	r3, #2
 800118a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800118c:	2303      	movs	r3, #3
 800118e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BATTERY_GPIO_Port, &GPIO_InitStruct);
 8001190:	f107 0310 	add.w	r3, r7, #16
 8001194:	4619      	mov	r1, r3
 8001196:	4805      	ldr	r0, [pc, #20]	@ (80011ac <HAL_ADC_MspInit+0x74>)
 8001198:	f002 fb8a 	bl	80038b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800119c:	bf00      	nop
 800119e:	3720      	adds	r7, #32
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	40012400 	.word	0x40012400
 80011a8:	40021000 	.word	0x40021000
 80011ac:	40010800 	.word	0x40010800

080011b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011b6:	4b10      	ldr	r3, [pc, #64]	@ (80011f8 <MX_DMA_Init+0x48>)
 80011b8:	695b      	ldr	r3, [r3, #20]
 80011ba:	4a0f      	ldr	r2, [pc, #60]	@ (80011f8 <MX_DMA_Init+0x48>)
 80011bc:	f043 0301 	orr.w	r3, r3, #1
 80011c0:	6153      	str	r3, [r2, #20]
 80011c2:	4b0d      	ldr	r3, [pc, #52]	@ (80011f8 <MX_DMA_Init+0x48>)
 80011c4:	695b      	ldr	r3, [r3, #20]
 80011c6:	f003 0301 	and.w	r3, r3, #1
 80011ca:	607b      	str	r3, [r7, #4]
 80011cc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80011ce:	2200      	movs	r2, #0
 80011d0:	2100      	movs	r1, #0
 80011d2:	2010      	movs	r0, #16
 80011d4:	f002 f887 	bl	80032e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80011d8:	2010      	movs	r0, #16
 80011da:	f002 f8a0 	bl	800331e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80011de:	2200      	movs	r2, #0
 80011e0:	2100      	movs	r1, #0
 80011e2:	2011      	movs	r0, #17
 80011e4:	f002 f87f 	bl	80032e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80011e8:	2011      	movs	r0, #17
 80011ea:	f002 f898 	bl	800331e <HAL_NVIC_EnableIRQ>

}
 80011ee:	bf00      	nop
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40021000 	.word	0x40021000

080011fc <uint2int_16bit>:
// Conversion Functions ---------------------------------------------------------------------------------

// Converts 16-bit unsigned integer to signed integer
// Handles two's complement for negative values
int uint2int_16bit(uint16_t input)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b085      	sub	sp, #20
 8001200:	af00      	add	r7, sp, #0
 8001202:	4603      	mov	r3, r0
 8001204:	80fb      	strh	r3, [r7, #6]
	int output = input;
 8001206:	88fb      	ldrh	r3, [r7, #6]
 8001208:	60fb      	str	r3, [r7, #12]

	if(input > 32767)
 800120a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800120e:	2b00      	cmp	r3, #0
 8001210:	da04      	bge.n	800121c <uint2int_16bit+0x20>
	{
		output = - (input ^ 0xFFFF) -1;
 8001212:	88fb      	ldrh	r3, [r7, #6]
 8001214:	43db      	mvns	r3, r3
 8001216:	b29b      	uxth	r3, r3
 8001218:	43db      	mvns	r3, r3
 800121a:	60fb      	str	r3, [r7, #12]
	}

	return output;
 800121c:	68fb      	ldr	r3, [r7, #12]
}
 800121e:	4618      	mov	r0, r3
 8001220:	3714      	adds	r7, #20
 8001222:	46bd      	mov	sp, r7
 8001224:	bc80      	pop	{r7}
 8001226:	4770      	bx	lr

08001228 <int2uint_8bit>:
	return output;
}

// Converts signed integer to 8-bit unsigned integer
uint8_t int2uint_8bit(int input)
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
	return (uint8_t)input;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	b2db      	uxtb	r3, r3
}
 8001234:	4618      	mov	r0, r3
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	bc80      	pop	{r7}
 800123c:	4770      	bx	lr
	...

08001240 <inertiaData2Angle_balanceFilter>:

// Balance filter combining accelerometer and gyroscope data
// Uses complementary filter approach with weighting factor k
void inertiaData2Angle_balanceFilter(Acceleration acc, AngularVelocity ang,
                                    Angle* lastAngle, Angle* currentAngle)
{
 8001240:	b082      	sub	sp, #8
 8001242:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001246:	b08c      	sub	sp, #48	@ 0x30
 8001248:	af00      	add	r7, sp, #0
 800124a:	1d3c      	adds	r4, r7, #4
 800124c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001250:	64fb      	str	r3, [r7, #76]	@ 0x4c
    Angle angle_acc, angle_gyro;

    // Calculate angles from accelerometer data (in degrees)
    angle_acc.pitch  = atanf(acc.x / sqrt(pow(acc.y, 2) + pow(acc.z, 2))) * 180 / M_PI;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff f8df 	bl	8000418 <__aeabi_f2d>
 800125a:	4604      	mov	r4, r0
 800125c:	460d      	mov	r5, r1
 800125e:	68bb      	ldr	r3, [r7, #8]
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff f8d9 	bl	8000418 <__aeabi_f2d>
 8001266:	f04f 0200 	mov.w	r2, #0
 800126a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800126e:	f007 fc07 	bl	8008a80 <pow>
 8001272:	4680      	mov	r8, r0
 8001274:	4689      	mov	r9, r1
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff f8cd 	bl	8000418 <__aeabi_f2d>
 800127e:	f04f 0200 	mov.w	r2, #0
 8001282:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001286:	f007 fbfb 	bl	8008a80 <pow>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	4640      	mov	r0, r8
 8001290:	4649      	mov	r1, r9
 8001292:	f7fe ff63 	bl	800015c <__adddf3>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	4610      	mov	r0, r2
 800129c:	4619      	mov	r1, r3
 800129e:	f007 fc57 	bl	8008b50 <sqrt>
 80012a2:	4602      	mov	r2, r0
 80012a4:	460b      	mov	r3, r1
 80012a6:	4620      	mov	r0, r4
 80012a8:	4629      	mov	r1, r5
 80012aa:	f7ff fa37 	bl	800071c <__aeabi_ddiv>
 80012ae:	4602      	mov	r2, r0
 80012b0:	460b      	mov	r3, r1
 80012b2:	4610      	mov	r0, r2
 80012b4:	4619      	mov	r1, r3
 80012b6:	f7ff fbb7 	bl	8000a28 <__aeabi_d2f>
 80012ba:	4603      	mov	r3, r0
 80012bc:	4618      	mov	r0, r3
 80012be:	f007 fc6f 	bl	8008ba0 <atanf>
 80012c2:	4603      	mov	r3, r0
 80012c4:	4966      	ldr	r1, [pc, #408]	@ (8001460 <inertiaData2Angle_balanceFilter+0x220>)
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff fd0c 	bl	8000ce4 <__aeabi_fmul>
 80012cc:	4603      	mov	r3, r0
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff f8a2 	bl	8000418 <__aeabi_f2d>
 80012d4:	a360      	add	r3, pc, #384	@ (adr r3, 8001458 <inertiaData2Angle_balanceFilter+0x218>)
 80012d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012da:	f7ff fa1f 	bl	800071c <__aeabi_ddiv>
 80012de:	4602      	mov	r2, r0
 80012e0:	460b      	mov	r3, r1
 80012e2:	4610      	mov	r0, r2
 80012e4:	4619      	mov	r1, r3
 80012e6:	f7ff fb9f 	bl	8000a28 <__aeabi_d2f>
 80012ea:	4603      	mov	r3, r0
 80012ec:	61fb      	str	r3, [r7, #28]
    angle_acc.roll  = atanf(acc.y / sqrt(pow(acc.x, 2) + pow(acc.z, 2))) * 180 / M_PI;
 80012ee:	68bb      	ldr	r3, [r7, #8]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff f891 	bl	8000418 <__aeabi_f2d>
 80012f6:	4604      	mov	r4, r0
 80012f8:	460d      	mov	r5, r1
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff f88b 	bl	8000418 <__aeabi_f2d>
 8001302:	f04f 0200 	mov.w	r2, #0
 8001306:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800130a:	f007 fbb9 	bl	8008a80 <pow>
 800130e:	4680      	mov	r8, r0
 8001310:	4689      	mov	r9, r1
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff f87f 	bl	8000418 <__aeabi_f2d>
 800131a:	f04f 0200 	mov.w	r2, #0
 800131e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001322:	f007 fbad 	bl	8008a80 <pow>
 8001326:	4602      	mov	r2, r0
 8001328:	460b      	mov	r3, r1
 800132a:	4640      	mov	r0, r8
 800132c:	4649      	mov	r1, r9
 800132e:	f7fe ff15 	bl	800015c <__adddf3>
 8001332:	4602      	mov	r2, r0
 8001334:	460b      	mov	r3, r1
 8001336:	4610      	mov	r0, r2
 8001338:	4619      	mov	r1, r3
 800133a:	f007 fc09 	bl	8008b50 <sqrt>
 800133e:	4602      	mov	r2, r0
 8001340:	460b      	mov	r3, r1
 8001342:	4620      	mov	r0, r4
 8001344:	4629      	mov	r1, r5
 8001346:	f7ff f9e9 	bl	800071c <__aeabi_ddiv>
 800134a:	4602      	mov	r2, r0
 800134c:	460b      	mov	r3, r1
 800134e:	4610      	mov	r0, r2
 8001350:	4619      	mov	r1, r3
 8001352:	f7ff fb69 	bl	8000a28 <__aeabi_d2f>
 8001356:	4603      	mov	r3, r0
 8001358:	4618      	mov	r0, r3
 800135a:	f007 fc21 	bl	8008ba0 <atanf>
 800135e:	4603      	mov	r3, r0
 8001360:	493f      	ldr	r1, [pc, #252]	@ (8001460 <inertiaData2Angle_balanceFilter+0x220>)
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff fcbe 	bl	8000ce4 <__aeabi_fmul>
 8001368:	4603      	mov	r3, r0
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff f854 	bl	8000418 <__aeabi_f2d>
 8001370:	a339      	add	r3, pc, #228	@ (adr r3, 8001458 <inertiaData2Angle_balanceFilter+0x218>)
 8001372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001376:	f7ff f9d1 	bl	800071c <__aeabi_ddiv>
 800137a:	4602      	mov	r2, r0
 800137c:	460b      	mov	r3, r1
 800137e:	4610      	mov	r0, r2
 8001380:	4619      	mov	r1, r3
 8001382:	f7ff fb51 	bl	8000a28 <__aeabi_d2f>
 8001386:	4603      	mov	r3, r0
 8001388:	623b      	str	r3, [r7, #32]

    // Time step for gyroscope integration
    float dt = 0.03; // 30ms loop time
 800138a:	4b36      	ldr	r3, [pc, #216]	@ (8001464 <inertiaData2Angle_balanceFilter+0x224>)
 800138c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    // Integrate gyroscope data to get angle
    angle_gyro.pitch = lastAngle->pitch + ang.y * dt;
 800138e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001390:	681c      	ldr	r4, [r3, #0]
 8001392:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001394:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff fca4 	bl	8000ce4 <__aeabi_fmul>
 800139c:	4603      	mov	r3, r0
 800139e:	4619      	mov	r1, r3
 80013a0:	4620      	mov	r0, r4
 80013a2:	f7ff fb97 	bl	8000ad4 <__addsf3>
 80013a6:	4603      	mov	r3, r0
 80013a8:	613b      	str	r3, [r7, #16]
    angle_gyro.roll  = lastAngle->roll + ang.x * dt;
 80013aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80013ac:	685c      	ldr	r4, [r3, #4]
 80013ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80013b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff fc96 	bl	8000ce4 <__aeabi_fmul>
 80013b8:	4603      	mov	r3, r0
 80013ba:	4619      	mov	r1, r3
 80013bc:	4620      	mov	r0, r4
 80013be:	f7ff fb89 	bl	8000ad4 <__addsf3>
 80013c2:	4603      	mov	r3, r0
 80013c4:	617b      	str	r3, [r7, #20]

    // Complementary filter with weighting factor
    float k = 0.3; // Accelerometer weight (30%)
 80013c6:	4b28      	ldr	r3, [pc, #160]	@ (8001468 <inertiaData2Angle_balanceFilter+0x228>)
 80013c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    currentAngle->pitch = k * angle_acc.pitch + (1 - k) * angle_gyro.pitch;
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff fc88 	bl	8000ce4 <__aeabi_fmul>
 80013d4:	4603      	mov	r3, r0
 80013d6:	461c      	mov	r4, r3
 80013d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80013da:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80013de:	f7ff fb77 	bl	8000ad0 <__aeabi_fsub>
 80013e2:	4603      	mov	r3, r0
 80013e4:	461a      	mov	r2, r3
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	4619      	mov	r1, r3
 80013ea:	4610      	mov	r0, r2
 80013ec:	f7ff fc7a 	bl	8000ce4 <__aeabi_fmul>
 80013f0:	4603      	mov	r3, r0
 80013f2:	4619      	mov	r1, r3
 80013f4:	4620      	mov	r0, r4
 80013f6:	f7ff fb6d 	bl	8000ad4 <__addsf3>
 80013fa:	4603      	mov	r3, r0
 80013fc:	461a      	mov	r2, r3
 80013fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001400:	601a      	str	r2, [r3, #0]
    currentAngle->roll  = k * angle_acc.roll + (1 - k) * angle_gyro.roll;
 8001402:	6a3b      	ldr	r3, [r7, #32]
 8001404:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff fc6c 	bl	8000ce4 <__aeabi_fmul>
 800140c:	4603      	mov	r3, r0
 800140e:	461c      	mov	r4, r3
 8001410:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001412:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001416:	f7ff fb5b 	bl	8000ad0 <__aeabi_fsub>
 800141a:	4603      	mov	r3, r0
 800141c:	461a      	mov	r2, r3
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	4619      	mov	r1, r3
 8001422:	4610      	mov	r0, r2
 8001424:	f7ff fc5e 	bl	8000ce4 <__aeabi_fmul>
 8001428:	4603      	mov	r3, r0
 800142a:	4619      	mov	r1, r3
 800142c:	4620      	mov	r0, r4
 800142e:	f7ff fb51 	bl	8000ad4 <__addsf3>
 8001432:	4603      	mov	r3, r0
 8001434:	461a      	mov	r2, r3
 8001436:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001438:	605a      	str	r2, [r3, #4]

    // Update last angle for next iteration
    lastAngle->pitch = currentAngle->pitch;
 800143a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800143c:	681a      	ldr	r2, [r3, #0]
 800143e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001440:	601a      	str	r2, [r3, #0]
    lastAngle->roll  = currentAngle->roll;
 8001442:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001444:	685a      	ldr	r2, [r3, #4]
 8001446:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001448:	605a      	str	r2, [r3, #4]
}
 800144a:	bf00      	nop
 800144c:	3730      	adds	r7, #48	@ 0x30
 800144e:	46bd      	mov	sp, r7
 8001450:	e8bd 43b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, lr}
 8001454:	b002      	add	sp, #8
 8001456:	4770      	bx	lr
 8001458:	54442d18 	.word	0x54442d18
 800145c:	400921fb 	.word	0x400921fb
 8001460:	43340000 	.word	0x43340000
 8001464:	3cf5c28f 	.word	0x3cf5c28f
 8001468:	3e99999a 	.word	0x3e99999a

0800146c <limitMotorSpeed>:

// Motor Speed Limiting ----------------------------------------------------------------------------------

// Limits motor speeds to valid PWM range [0, COUNTER_PERIOD-1]
void limitMotorSpeed(MotorSpeed* speed)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
    // Front Left
    if (speed->fl > COUNTER_PERIOD) speed->fl = COUNTER_PERIOD - 1;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800147c:	dd04      	ble.n	8001488 <limitMotorSpeed+0x1c>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	e006      	b.n	8001496 <limitMotorSpeed+0x2a>
    else if (speed->fl < 0) speed->fl = 0;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	2b00      	cmp	r3, #0
 800148e:	da02      	bge.n	8001496 <limitMotorSpeed+0x2a>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]

    // Front Right
    if (speed->fr > COUNTER_PERIOD) speed->fr = COUNTER_PERIOD - 1;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800149e:	dd04      	ble.n	80014aa <limitMotorSpeed+0x3e>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 80014a6:	605a      	str	r2, [r3, #4]
 80014a8:	e006      	b.n	80014b8 <limitMotorSpeed+0x4c>
    else if (speed->fr < 0) speed->fr = 0;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	da02      	bge.n	80014b8 <limitMotorSpeed+0x4c>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2200      	movs	r2, #0
 80014b6:	605a      	str	r2, [r3, #4]

    // Back Left
    if (speed->bl > COUNTER_PERIOD) speed->bl = COUNTER_PERIOD - 1;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014c0:	dd04      	ble.n	80014cc <limitMotorSpeed+0x60>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 80014c8:	609a      	str	r2, [r3, #8]
 80014ca:	e006      	b.n	80014da <limitMotorSpeed+0x6e>
    else if (speed->bl < 0) speed->bl = 0;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	da02      	bge.n	80014da <limitMotorSpeed+0x6e>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2200      	movs	r2, #0
 80014d8:	609a      	str	r2, [r3, #8]

    // Back Right
    if (speed->br > COUNTER_PERIOD) speed->br = COUNTER_PERIOD - 1;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	68db      	ldr	r3, [r3, #12]
 80014de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014e2:	dd04      	ble.n	80014ee <limitMotorSpeed+0x82>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 80014ea:	60da      	str	r2, [r3, #12]
    else if (speed->br < 0) speed->br = 0;
}
 80014ec:	e006      	b.n	80014fc <limitMotorSpeed+0x90>
    else if (speed->br < 0) speed->br = 0;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	68db      	ldr	r3, [r3, #12]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	da02      	bge.n	80014fc <limitMotorSpeed+0x90>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2200      	movs	r2, #0
 80014fa:	60da      	str	r2, [r3, #12]
}
 80014fc:	bf00      	nop
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	bc80      	pop	{r7}
 8001504:	4770      	bx	lr

08001506 <enablePid>:

// PID Controller ---------------------------------------------------------------------------------------

// Checks if PID should be enabled based on minimum motor speed threshold
bool enablePid(MotorSpeed speed)
{
 8001506:	b490      	push	{r4, r7}
 8001508:	b084      	sub	sp, #16
 800150a:	af00      	add	r7, sp, #0
 800150c:	463c      	mov	r4, r7
 800150e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
//    return speed.fr > 256 &&
//           speed.fl > 256 &&
//           speed.br > 256 &&
//           speed.bl > 256;

    return true;
 8001512:	2301      	movs	r3, #1
}
 8001514:	4618      	mov	r0, r3
 8001516:	3710      	adds	r7, #16
 8001518:	46bd      	mov	sp, r7
 800151a:	bc90      	pop	{r4, r7}
 800151c:	4770      	bx	lr
	...

08001520 <singlePidController>:
// Single PID controller for drone stabilization
float i_max = 160;
void singlePidController(Acceleration acc, AngularVelocity ang,
                         Angle currentAngle, Angle targetAngle, PidK k,
                         MotorSpeed baseSpeed, MotorSpeed* speed)
{
 8001520:	b082      	sub	sp, #8
 8001522:	b590      	push	{r4, r7, lr}
 8001524:	b08b      	sub	sp, #44	@ 0x2c
 8001526:	af00      	add	r7, sp, #0
 8001528:	1d3c      	adds	r4, r7, #4
 800152a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800152e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    Angle error;

    // Calculate angle errors
    error.pitch = targetAngle.pitch - currentAngle.pitch;
 8001530:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001532:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001534:	4611      	mov	r1, r2
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff faca 	bl	8000ad0 <__aeabi_fsub>
 800153c:	4603      	mov	r3, r0
 800153e:	61fb      	str	r3, [r7, #28]
    error.roll  = targetAngle.roll  - currentAngle.roll;
 8001540:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001542:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001544:	4611      	mov	r1, r2
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff fac2 	bl	8000ad0 <__aeabi_fsub>
 800154c:	4603      	mov	r3, r0
 800154e:	623b      	str	r3, [r7, #32]

    // Update PID terms
    p.pitch =  error.pitch;
 8001550:	69fb      	ldr	r3, [r7, #28]
 8001552:	4a80      	ldr	r2, [pc, #512]	@ (8001754 <singlePidController+0x234>)
 8001554:	6013      	str	r3, [r2, #0]
    i.pitch += error.pitch;
 8001556:	4b80      	ldr	r3, [pc, #512]	@ (8001758 <singlePidController+0x238>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	69fa      	ldr	r2, [r7, #28]
 800155c:	4611      	mov	r1, r2
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff fab8 	bl	8000ad4 <__addsf3>
 8001564:	4603      	mov	r3, r0
 8001566:	461a      	mov	r2, r3
 8001568:	4b7b      	ldr	r3, [pc, #492]	@ (8001758 <singlePidController+0x238>)
 800156a:	601a      	str	r2, [r3, #0]
    d.pitch =  0 - ang.y; // Gyro rate as derivative term
 800156c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800156e:	4619      	mov	r1, r3
 8001570:	f04f 0000 	mov.w	r0, #0
 8001574:	f7ff faac 	bl	8000ad0 <__aeabi_fsub>
 8001578:	4603      	mov	r3, r0
 800157a:	461a      	mov	r2, r3
 800157c:	4b77      	ldr	r3, [pc, #476]	@ (800175c <singlePidController+0x23c>)
 800157e:	601a      	str	r2, [r3, #0]
    if (i.pitch > i_max)  i.pitch = i_max;
 8001580:	4b75      	ldr	r3, [pc, #468]	@ (8001758 <singlePidController+0x238>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a76      	ldr	r2, [pc, #472]	@ (8001760 <singlePidController+0x240>)
 8001586:	6812      	ldr	r2, [r2, #0]
 8001588:	4611      	mov	r1, r2
 800158a:	4618      	mov	r0, r3
 800158c:	f7ff fd66 	bl	800105c <__aeabi_fcmpgt>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d003      	beq.n	800159e <singlePidController+0x7e>
 8001596:	4b72      	ldr	r3, [pc, #456]	@ (8001760 <singlePidController+0x240>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a6f      	ldr	r2, [pc, #444]	@ (8001758 <singlePidController+0x238>)
 800159c:	6013      	str	r3, [r2, #0]
    if (i.pitch < -i_max) i.pitch = -i_max;
 800159e:	4b6e      	ldr	r3, [pc, #440]	@ (8001758 <singlePidController+0x238>)
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	4b6f      	ldr	r3, [pc, #444]	@ (8001760 <singlePidController+0x240>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80015aa:	4619      	mov	r1, r3
 80015ac:	4610      	mov	r0, r2
 80015ae:	f7ff fd37 	bl	8001020 <__aeabi_fcmplt>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d005      	beq.n	80015c4 <singlePidController+0xa4>
 80015b8:	4b69      	ldr	r3, [pc, #420]	@ (8001760 <singlePidController+0x240>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80015c0:	4a65      	ldr	r2, [pc, #404]	@ (8001758 <singlePidController+0x238>)
 80015c2:	6013      	str	r3, [r2, #0]

    p.roll =  error.roll;
 80015c4:	6a3b      	ldr	r3, [r7, #32]
 80015c6:	4a63      	ldr	r2, [pc, #396]	@ (8001754 <singlePidController+0x234>)
 80015c8:	6053      	str	r3, [r2, #4]
    i.roll += error.roll;
 80015ca:	4b63      	ldr	r3, [pc, #396]	@ (8001758 <singlePidController+0x238>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	6a3a      	ldr	r2, [r7, #32]
 80015d0:	4611      	mov	r1, r2
 80015d2:	4618      	mov	r0, r3
 80015d4:	f7ff fa7e 	bl	8000ad4 <__addsf3>
 80015d8:	4603      	mov	r3, r0
 80015da:	461a      	mov	r2, r3
 80015dc:	4b5e      	ldr	r3, [pc, #376]	@ (8001758 <singlePidController+0x238>)
 80015de:	605a      	str	r2, [r3, #4]
    d.roll =  0 - ang.x; // Gyro rate as derivative term
 80015e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015e2:	4619      	mov	r1, r3
 80015e4:	f04f 0000 	mov.w	r0, #0
 80015e8:	f7ff fa72 	bl	8000ad0 <__aeabi_fsub>
 80015ec:	4603      	mov	r3, r0
 80015ee:	461a      	mov	r2, r3
 80015f0:	4b5a      	ldr	r3, [pc, #360]	@ (800175c <singlePidController+0x23c>)
 80015f2:	605a      	str	r2, [r3, #4]
    if (i.roll > i_max)  i.roll = i_max;
 80015f4:	4b58      	ldr	r3, [pc, #352]	@ (8001758 <singlePidController+0x238>)
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	4a59      	ldr	r2, [pc, #356]	@ (8001760 <singlePidController+0x240>)
 80015fa:	6812      	ldr	r2, [r2, #0]
 80015fc:	4611      	mov	r1, r2
 80015fe:	4618      	mov	r0, r3
 8001600:	f7ff fd2c 	bl	800105c <__aeabi_fcmpgt>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d003      	beq.n	8001612 <singlePidController+0xf2>
 800160a:	4b55      	ldr	r3, [pc, #340]	@ (8001760 <singlePidController+0x240>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a52      	ldr	r2, [pc, #328]	@ (8001758 <singlePidController+0x238>)
 8001610:	6053      	str	r3, [r2, #4]
    if (i.roll < -i_max) i.roll = -i_max;
 8001612:	4b51      	ldr	r3, [pc, #324]	@ (8001758 <singlePidController+0x238>)
 8001614:	685a      	ldr	r2, [r3, #4]
 8001616:	4b52      	ldr	r3, [pc, #328]	@ (8001760 <singlePidController+0x240>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800161e:	4619      	mov	r1, r3
 8001620:	4610      	mov	r0, r2
 8001622:	f7ff fcfd 	bl	8001020 <__aeabi_fcmplt>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d005      	beq.n	8001638 <singlePidController+0x118>
 800162c:	4b4c      	ldr	r3, [pc, #304]	@ (8001760 <singlePidController+0x240>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001634:	4a48      	ldr	r2, [pc, #288]	@ (8001758 <singlePidController+0x238>)
 8001636:	6053      	str	r3, [r2, #4]

    // Calculate PID outputs
    Pid pid;
//    pid.pitch = -(k.p * p.pitch + k.i * i.pitch + k.d * d.pitch);

    pid.roll  = -(k.p * p.roll  + k.i * i.roll  + k.d * d.roll);
 8001638:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800163a:	4a46      	ldr	r2, [pc, #280]	@ (8001754 <singlePidController+0x234>)
 800163c:	6852      	ldr	r2, [r2, #4]
 800163e:	4611      	mov	r1, r2
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff fb4f 	bl	8000ce4 <__aeabi_fmul>
 8001646:	4603      	mov	r3, r0
 8001648:	461c      	mov	r4, r3
 800164a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800164c:	4a42      	ldr	r2, [pc, #264]	@ (8001758 <singlePidController+0x238>)
 800164e:	6852      	ldr	r2, [r2, #4]
 8001650:	4611      	mov	r1, r2
 8001652:	4618      	mov	r0, r3
 8001654:	f7ff fb46 	bl	8000ce4 <__aeabi_fmul>
 8001658:	4603      	mov	r3, r0
 800165a:	4619      	mov	r1, r3
 800165c:	4620      	mov	r0, r4
 800165e:	f7ff fa39 	bl	8000ad4 <__addsf3>
 8001662:	4603      	mov	r3, r0
 8001664:	461c      	mov	r4, r3
 8001666:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001668:	4a3c      	ldr	r2, [pc, #240]	@ (800175c <singlePidController+0x23c>)
 800166a:	6852      	ldr	r2, [r2, #4]
 800166c:	4611      	mov	r1, r2
 800166e:	4618      	mov	r0, r3
 8001670:	f7ff fb38 	bl	8000ce4 <__aeabi_fmul>
 8001674:	4603      	mov	r3, r0
 8001676:	4619      	mov	r1, r3
 8001678:	4620      	mov	r0, r4
 800167a:	f7ff fa2b 	bl	8000ad4 <__addsf3>
 800167e:	4603      	mov	r3, r0
 8001680:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001684:	617b      	str	r3, [r7, #20]
    pid.pitch = 0;
 8001686:	f04f 0300 	mov.w	r3, #0
 800168a:	613b      	str	r3, [r7, #16]
    pid.yaw = 0; // Yaw control not implemented
 800168c:	f04f 0300 	mov.w	r3, #0
 8001690:	61bb      	str	r3, [r7, #24]

    // Apply PID corrections
    if (enablePid(baseSpeed))
 8001692:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001696:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001698:	f7ff ff35 	bl	8001506 <enablePid>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d044      	beq.n	800172c <singlePidController+0x20c>
//        speed->fl = baseSpeed.fl + pid.pitch - pid.roll + pid.yaw;
//        speed->fr = baseSpeed.fr + pid.pitch + pid.roll + pid.yaw;
//        speed->bl = baseSpeed.bl - pid.pitch - pid.roll + pid.yaw;
//        speed->br = baseSpeed.br - pid.pitch + pid.roll + pid.yaw;

        speed->fl = baseSpeed.fl - pid.roll;
 80016a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7ff fac9 	bl	8000c3c <__aeabi_i2f>
 80016aa:	4602      	mov	r2, r0
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	4619      	mov	r1, r3
 80016b0:	4610      	mov	r0, r2
 80016b2:	f7ff fa0d 	bl	8000ad0 <__aeabi_fsub>
 80016b6:	4603      	mov	r3, r0
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7ff fcd9 	bl	8001070 <__aeabi_f2iz>
 80016be:	4602      	mov	r2, r0
 80016c0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80016c2:	601a      	str	r2, [r3, #0]
        speed->fr = baseSpeed.fr + pid.roll;
 80016c4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7ff fab8 	bl	8000c3c <__aeabi_i2f>
 80016cc:	4602      	mov	r2, r0
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	4619      	mov	r1, r3
 80016d2:	4610      	mov	r0, r2
 80016d4:	f7ff f9fe 	bl	8000ad4 <__addsf3>
 80016d8:	4603      	mov	r3, r0
 80016da:	4618      	mov	r0, r3
 80016dc:	f7ff fcc8 	bl	8001070 <__aeabi_f2iz>
 80016e0:	4602      	mov	r2, r0
 80016e2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80016e4:	605a      	str	r2, [r3, #4]
        speed->bl = baseSpeed.bl - pid.roll;
 80016e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff faa7 	bl	8000c3c <__aeabi_i2f>
 80016ee:	4602      	mov	r2, r0
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	4619      	mov	r1, r3
 80016f4:	4610      	mov	r0, r2
 80016f6:	f7ff f9eb 	bl	8000ad0 <__aeabi_fsub>
 80016fa:	4603      	mov	r3, r0
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff fcb7 	bl	8001070 <__aeabi_f2iz>
 8001702:	4602      	mov	r2, r0
 8001704:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001706:	609a      	str	r2, [r3, #8]
        speed->br = baseSpeed.br + pid.roll;
 8001708:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800170a:	4618      	mov	r0, r3
 800170c:	f7ff fa96 	bl	8000c3c <__aeabi_i2f>
 8001710:	4602      	mov	r2, r0
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	4619      	mov	r1, r3
 8001716:	4610      	mov	r0, r2
 8001718:	f7ff f9dc 	bl	8000ad4 <__addsf3>
 800171c:	4603      	mov	r3, r0
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff fca6 	bl	8001070 <__aeabi_f2iz>
 8001724:	4602      	mov	r2, r0
 8001726:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001728:	60da      	str	r2, [r3, #12]
        speed->fl = baseSpeed.fl;
        speed->fr = baseSpeed.fr;
        speed->bl = baseSpeed.bl;
        speed->br = baseSpeed.br;
    }
}
 800172a:	e00b      	b.n	8001744 <singlePidController+0x224>
        speed->fl = baseSpeed.fl;
 800172c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800172e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001730:	601a      	str	r2, [r3, #0]
        speed->fr = baseSpeed.fr;
 8001732:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001734:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001736:	605a      	str	r2, [r3, #4]
        speed->bl = baseSpeed.bl;
 8001738:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800173a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800173c:	609a      	str	r2, [r3, #8]
        speed->br = baseSpeed.br;
 800173e:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001740:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001742:	60da      	str	r2, [r3, #12]
}
 8001744:	bf00      	nop
 8001746:	372c      	adds	r7, #44	@ 0x2c
 8001748:	46bd      	mov	sp, r7
 800174a:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800174e:	b002      	add	sp, #8
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	200000bc 	.word	0x200000bc
 8001758:	200000c8 	.word	0x200000c8
 800175c:	200000d4 	.word	0x200000d4
 8001760:	20000000 	.word	0x20000000

08001764 <E104BT52_Init>:

// E104BT52_Init -----------------------------------------------------------------------------------------

// Initializes the E104-BT52 Bluetooth module
void E104BT52_Init()
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
    // Reset the module
    HAL_GPIO_WritePin(BT52_RST_GPIO_Port, BT52_RST_Pin, GPIO_PIN_SET);
 8001768:	2201      	movs	r2, #1
 800176a:	2140      	movs	r1, #64	@ 0x40
 800176c:	480b      	ldr	r0, [pc, #44]	@ (800179c <E104BT52_Init+0x38>)
 800176e:	f002 fa3a 	bl	8003be6 <HAL_GPIO_WritePin>

    // Configure transmission mode
    E104BT52_TranmdSetup();
 8001772:	f000 f81b 	bl	80017ac <E104BT52_TranmdSetup>
    HAL_Delay(20);
 8001776:	2014      	movs	r0, #20
 8001778:	f001 faa8 	bl	8002ccc <HAL_Delay>

    // Start UART DMA reception
    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, receiveData, sizeof(receiveData));
 800177c:	221e      	movs	r2, #30
 800177e:	4908      	ldr	r1, [pc, #32]	@ (80017a0 <E104BT52_Init+0x3c>)
 8001780:	4808      	ldr	r0, [pc, #32]	@ (80017a4 <E104BT52_Init+0x40>)
 8001782:	f006 f9f9 	bl	8007b78 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 8001786:	4b08      	ldr	r3, [pc, #32]	@ (80017a8 <E104BT52_Init+0x44>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	4b06      	ldr	r3, [pc, #24]	@ (80017a8 <E104BT52_Init+0x44>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f022 0204 	bic.w	r2, r2, #4
 8001794:	601a      	str	r2, [r3, #0]
}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	40010800 	.word	0x40010800
 80017a0:	200000e0 	.word	0x200000e0
 80017a4:	20000218 	.word	0x20000218
 80017a8:	200002a4 	.word	0x200002a4

080017ac <E104BT52_TranmdSetup>:

// AT+TRANMD=0 -> not Transparent transmission
// AT+TRANMD=1 -> Transparent transmission
// Sets the module to transparent transmission mode (AT+TRANMD=1)
void E104BT52_TranmdSetup()
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
    char command[11] = "AT+TRANMD=1";
 80017b2:	4a09      	ldr	r2, [pc, #36]	@ (80017d8 <E104BT52_TranmdSetup+0x2c>)
 80017b4:	1d3b      	adds	r3, r7, #4
 80017b6:	ca07      	ldmia	r2, {r0, r1, r2}
 80017b8:	c303      	stmia	r3!, {r0, r1}
 80017ba:	801a      	strh	r2, [r3, #0]
 80017bc:	3302      	adds	r3, #2
 80017be:	0c12      	lsrs	r2, r2, #16
 80017c0:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit(&huart2, (uint8_t*)command, 11, HAL_MAX_DELAY);
 80017c2:	1d39      	adds	r1, r7, #4
 80017c4:	f04f 33ff 	mov.w	r3, #4294967295
 80017c8:	220b      	movs	r2, #11
 80017ca:	4804      	ldr	r0, [pc, #16]	@ (80017dc <E104BT52_TranmdSetup+0x30>)
 80017cc:	f006 f949 	bl	8007a62 <HAL_UART_Transmit>
}
 80017d0:	bf00      	nop
 80017d2:	3710      	adds	r7, #16
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	08009b20 	.word	0x08009b20
 80017dc:	20000218 	.word	0x20000218

080017e0 <HAL_UARTEx_RxEventCallback>:


// UART Callback -----------------------------------------------------------------------------------------
// UART receive callback for handling incoming data
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	460b      	mov	r3, r1
 80017ea:	807b      	strh	r3, [r7, #2]
    // Validate UART and header
    if (huart != &huart2 || receiveData[0] != 0xAA)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	4a19      	ldr	r2, [pc, #100]	@ (8001854 <HAL_UARTEx_RxEventCallback+0x74>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d103      	bne.n	80017fc <HAL_UARTEx_RxEventCallback+0x1c>
 80017f4:	4b18      	ldr	r3, [pc, #96]	@ (8001858 <HAL_UARTEx_RxEventCallback+0x78>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	2baa      	cmp	r3, #170	@ 0xaa
 80017fa:	d00d      	beq.n	8001818 <HAL_UARTEx_RxEventCallback+0x38>
    {
        // Restart DMA reception
        HAL_UARTEx_ReceiveToIdle_DMA(huart, receiveData, sizeof(receiveData));
 80017fc:	221e      	movs	r2, #30
 80017fe:	4916      	ldr	r1, [pc, #88]	@ (8001858 <HAL_UARTEx_RxEventCallback+0x78>)
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f006 f9b9 	bl	8007b78 <HAL_UARTEx_ReceiveToIdle_DMA>
        __HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 8001806:	4b15      	ldr	r3, [pc, #84]	@ (800185c <HAL_UARTEx_RxEventCallback+0x7c>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	4b13      	ldr	r3, [pc, #76]	@ (800185c <HAL_UARTEx_RxEventCallback+0x7c>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f022 0204 	bic.w	r2, r2, #4
 8001814:	601a      	str	r2, [r3, #0]
        return;
 8001816:	e019      	b.n	800184c <HAL_UARTEx_RxEventCallback+0x6c>
    }

    // Process motor speed command
    if (receiveData[1] == 0x01)
 8001818:	4b0f      	ldr	r3, [pc, #60]	@ (8001858 <HAL_UARTEx_RxEventCallback+0x78>)
 800181a:	785b      	ldrb	r3, [r3, #1]
 800181c:	2b01      	cmp	r3, #1
 800181e:	d102      	bne.n	8001826 <HAL_UARTEx_RxEventCallback+0x46>
    {
        E104BT52_ReceiveMotorSpeed();
 8001820:	f000 f81e 	bl	8001860 <E104BT52_ReceiveMotorSpeed>
 8001824:	e005      	b.n	8001832 <HAL_UARTEx_RxEventCallback+0x52>
    }
    // Process motor speed command
    else if (receiveData[1] == 0x05)
 8001826:	4b0c      	ldr	r3, [pc, #48]	@ (8001858 <HAL_UARTEx_RxEventCallback+0x78>)
 8001828:	785b      	ldrb	r3, [r3, #1]
 800182a:	2b05      	cmp	r3, #5
 800182c:	d101      	bne.n	8001832 <HAL_UARTEx_RxEventCallback+0x52>
    {
        E104BT52_ReceivePID();
 800182e:	f000 f843 	bl	80018b8 <E104BT52_ReceivePID>
    }

    // Restart DMA reception
    HAL_UARTEx_ReceiveToIdle_DMA(huart, receiveData, sizeof(receiveData));
 8001832:	221e      	movs	r2, #30
 8001834:	4908      	ldr	r1, [pc, #32]	@ (8001858 <HAL_UARTEx_RxEventCallback+0x78>)
 8001836:	6878      	ldr	r0, [r7, #4]
 8001838:	f006 f99e 	bl	8007b78 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 800183c:	4b07      	ldr	r3, [pc, #28]	@ (800185c <HAL_UARTEx_RxEventCallback+0x7c>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	4b06      	ldr	r3, [pc, #24]	@ (800185c <HAL_UARTEx_RxEventCallback+0x7c>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f022 0204 	bic.w	r2, r2, #4
 800184a:	601a      	str	r2, [r3, #0]
}
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	20000218 	.word	0x20000218
 8001858:	200000e0 	.word	0x200000e0
 800185c:	200002a4 	.word	0x200002a4

08001860 <E104BT52_ReceiveMotorSpeed>:

// E104BT52_ReceiveMotorSpeed ----------------------------------------------------------------------------

// Processes received motor speed data
void E104BT52_ReceiveMotorSpeed()
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
    // Scale received values to motor PWM range
    motorBaseSpeed.fl = receiveData[2] * 7;
 8001864:	4b11      	ldr	r3, [pc, #68]	@ (80018ac <E104BT52_ReceiveMotorSpeed+0x4c>)
 8001866:	789b      	ldrb	r3, [r3, #2]
 8001868:	461a      	mov	r2, r3
 800186a:	4613      	mov	r3, r2
 800186c:	00db      	lsls	r3, r3, #3
 800186e:	1a9b      	subs	r3, r3, r2
 8001870:	4a0f      	ldr	r2, [pc, #60]	@ (80018b0 <E104BT52_ReceiveMotorSpeed+0x50>)
 8001872:	6013      	str	r3, [r2, #0]
    motorBaseSpeed.fr = receiveData[3] * 7;
 8001874:	4b0d      	ldr	r3, [pc, #52]	@ (80018ac <E104BT52_ReceiveMotorSpeed+0x4c>)
 8001876:	78db      	ldrb	r3, [r3, #3]
 8001878:	461a      	mov	r2, r3
 800187a:	4613      	mov	r3, r2
 800187c:	00db      	lsls	r3, r3, #3
 800187e:	1a9b      	subs	r3, r3, r2
 8001880:	4a0b      	ldr	r2, [pc, #44]	@ (80018b0 <E104BT52_ReceiveMotorSpeed+0x50>)
 8001882:	6053      	str	r3, [r2, #4]
    motorBaseSpeed.bl = receiveData[4] * 7;
 8001884:	4b09      	ldr	r3, [pc, #36]	@ (80018ac <E104BT52_ReceiveMotorSpeed+0x4c>)
 8001886:	791b      	ldrb	r3, [r3, #4]
 8001888:	461a      	mov	r2, r3
 800188a:	4613      	mov	r3, r2
 800188c:	00db      	lsls	r3, r3, #3
 800188e:	1a9b      	subs	r3, r3, r2
 8001890:	4a07      	ldr	r2, [pc, #28]	@ (80018b0 <E104BT52_ReceiveMotorSpeed+0x50>)
 8001892:	6093      	str	r3, [r2, #8]
    motorBaseSpeed.br = receiveData[5] * 7;
 8001894:	4b05      	ldr	r3, [pc, #20]	@ (80018ac <E104BT52_ReceiveMotorSpeed+0x4c>)
 8001896:	795b      	ldrb	r3, [r3, #5]
 8001898:	461a      	mov	r2, r3
 800189a:	4613      	mov	r3, r2
 800189c:	00db      	lsls	r3, r3, #3
 800189e:	1a9b      	subs	r3, r3, r2
 80018a0:	4a03      	ldr	r2, [pc, #12]	@ (80018b0 <E104BT52_ReceiveMotorSpeed+0x50>)
 80018a2:	60d3      	str	r3, [r2, #12]
}
 80018a4:	bf00      	nop
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bc80      	pop	{r7}
 80018aa:	4770      	bx	lr
 80018ac:	200000e0 	.word	0x200000e0
 80018b0:	20000194 	.word	0x20000194
 80018b4:	00000000 	.word	0x00000000

080018b8 <E104BT52_ReceivePID>:

// E104BT52_ReceivePID ----------------------------------------------------------------------------

// Processes received motor speed data
void E104BT52_ReceivePID()
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
	pidK.p = receiveData[2] * 0.03;
 80018bc:	4b24      	ldr	r3, [pc, #144]	@ (8001950 <E104BT52_ReceivePID+0x98>)
 80018be:	789b      	ldrb	r3, [r3, #2]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7fe fd97 	bl	80003f4 <__aeabi_i2d>
 80018c6:	a31c      	add	r3, pc, #112	@ (adr r3, 8001938 <E104BT52_ReceivePID+0x80>)
 80018c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018cc:	f7fe fdfc 	bl	80004c8 <__aeabi_dmul>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	4610      	mov	r0, r2
 80018d6:	4619      	mov	r1, r3
 80018d8:	f7ff f8a6 	bl	8000a28 <__aeabi_d2f>
 80018dc:	4603      	mov	r3, r0
 80018de:	4a1d      	ldr	r2, [pc, #116]	@ (8001954 <E104BT52_ReceivePID+0x9c>)
 80018e0:	6013      	str	r3, [r2, #0]
	pidK.i = receiveData[3] * 0.003;
 80018e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001950 <E104BT52_ReceivePID+0x98>)
 80018e4:	78db      	ldrb	r3, [r3, #3]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7fe fd84 	bl	80003f4 <__aeabi_i2d>
 80018ec:	a314      	add	r3, pc, #80	@ (adr r3, 8001940 <E104BT52_ReceivePID+0x88>)
 80018ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f2:	f7fe fde9 	bl	80004c8 <__aeabi_dmul>
 80018f6:	4602      	mov	r2, r0
 80018f8:	460b      	mov	r3, r1
 80018fa:	4610      	mov	r0, r2
 80018fc:	4619      	mov	r1, r3
 80018fe:	f7ff f893 	bl	8000a28 <__aeabi_d2f>
 8001902:	4603      	mov	r3, r0
 8001904:	4a13      	ldr	r2, [pc, #76]	@ (8001954 <E104BT52_ReceivePID+0x9c>)
 8001906:	6053      	str	r3, [r2, #4]
	pidK.d = receiveData[4] * 0.02;
 8001908:	4b11      	ldr	r3, [pc, #68]	@ (8001950 <E104BT52_ReceivePID+0x98>)
 800190a:	791b      	ldrb	r3, [r3, #4]
 800190c:	4618      	mov	r0, r3
 800190e:	f7fe fd71 	bl	80003f4 <__aeabi_i2d>
 8001912:	a30d      	add	r3, pc, #52	@ (adr r3, 8001948 <E104BT52_ReceivePID+0x90>)
 8001914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001918:	f7fe fdd6 	bl	80004c8 <__aeabi_dmul>
 800191c:	4602      	mov	r2, r0
 800191e:	460b      	mov	r3, r1
 8001920:	4610      	mov	r0, r2
 8001922:	4619      	mov	r1, r3
 8001924:	f7ff f880 	bl	8000a28 <__aeabi_d2f>
 8001928:	4603      	mov	r3, r0
 800192a:	4a0a      	ldr	r2, [pc, #40]	@ (8001954 <E104BT52_ReceivePID+0x9c>)
 800192c:	6093      	str	r3, [r2, #8]
}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	f3af 8000 	nop.w
 8001938:	eb851eb8 	.word	0xeb851eb8
 800193c:	3f9eb851 	.word	0x3f9eb851
 8001940:	bc6a7efa 	.word	0xbc6a7efa
 8001944:	3f689374 	.word	0x3f689374
 8001948:	47ae147b 	.word	0x47ae147b
 800194c:	3f947ae1 	.word	0x3f947ae1
 8001950:	200000e0 	.word	0x200000e0
 8001954:	20000188 	.word	0x20000188

08001958 <E104BT52_TransmitInertiaData>:


// E104BT52_TransmitInertia ------------------------------------------------------------------------------
// Transmits inertia data (acceleration, angular velocity, angles) via UART
void E104BT52_TransmitInertiaData(Acceleration acc, AngularVelocity ang, Angle angle)
{
 8001958:	b082      	sub	sp, #8
 800195a:	b590      	push	{r4, r7, lr}
 800195c:	b08b      	sub	sp, #44	@ 0x2c
 800195e:	af00      	add	r7, sp, #0
 8001960:	1d3c      	adds	r4, r7, #4
 8001962:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001966:	63fb      	str	r3, [r7, #60]	@ 0x3c
    uint8_t transmitData[19] = {
 8001968:	23aa      	movs	r3, #170	@ 0xaa
 800196a:	753b      	strb	r3, [r7, #20]
 800196c:	2302      	movs	r3, #2
 800196e:	757b      	strb	r3, [r7, #21]
        0xAA, // Header
        0x02, // Data type
        int2uint_8bit((int)acc.x),                // Acc X integer part
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	4618      	mov	r0, r3
 8001974:	f7ff fb7c 	bl	8001070 <__aeabi_f2iz>
 8001978:	4603      	mov	r3, r0
 800197a:	4618      	mov	r0, r3
 800197c:	f7ff fc54 	bl	8001228 <int2uint_8bit>
 8001980:	4603      	mov	r3, r0
    uint8_t transmitData[19] = {
 8001982:	75bb      	strb	r3, [r7, #22]
        int2uint_8bit((acc.x - (int)acc.x) * 10), // Acc X fractional part
 8001984:	687c      	ldr	r4, [r7, #4]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4618      	mov	r0, r3
 800198a:	f7ff fb71 	bl	8001070 <__aeabi_f2iz>
 800198e:	4603      	mov	r3, r0
 8001990:	4618      	mov	r0, r3
 8001992:	f7ff f953 	bl	8000c3c <__aeabi_i2f>
 8001996:	4603      	mov	r3, r0
 8001998:	4619      	mov	r1, r3
 800199a:	4620      	mov	r0, r4
 800199c:	f7ff f898 	bl	8000ad0 <__aeabi_fsub>
 80019a0:	4603      	mov	r3, r0
 80019a2:	499b      	ldr	r1, [pc, #620]	@ (8001c10 <E104BT52_TransmitInertiaData+0x2b8>)
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff f99d 	bl	8000ce4 <__aeabi_fmul>
 80019aa:	4603      	mov	r3, r0
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff fb5f 	bl	8001070 <__aeabi_f2iz>
 80019b2:	4603      	mov	r3, r0
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff fc37 	bl	8001228 <int2uint_8bit>
 80019ba:	4603      	mov	r3, r0
    uint8_t transmitData[19] = {
 80019bc:	75fb      	strb	r3, [r7, #23]
        int2uint_8bit((int)acc.y),                // Acc Y integer part
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff fb55 	bl	8001070 <__aeabi_f2iz>
 80019c6:	4603      	mov	r3, r0
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff fc2d 	bl	8001228 <int2uint_8bit>
 80019ce:	4603      	mov	r3, r0
    uint8_t transmitData[19] = {
 80019d0:	763b      	strb	r3, [r7, #24]
        int2uint_8bit((acc.y - (int)acc.y) * 10), // Acc Y fractional part
 80019d2:	68bc      	ldr	r4, [r7, #8]
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff fb4a 	bl	8001070 <__aeabi_f2iz>
 80019dc:	4603      	mov	r3, r0
 80019de:	4618      	mov	r0, r3
 80019e0:	f7ff f92c 	bl	8000c3c <__aeabi_i2f>
 80019e4:	4603      	mov	r3, r0
 80019e6:	4619      	mov	r1, r3
 80019e8:	4620      	mov	r0, r4
 80019ea:	f7ff f871 	bl	8000ad0 <__aeabi_fsub>
 80019ee:	4603      	mov	r3, r0
 80019f0:	4987      	ldr	r1, [pc, #540]	@ (8001c10 <E104BT52_TransmitInertiaData+0x2b8>)
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7ff f976 	bl	8000ce4 <__aeabi_fmul>
 80019f8:	4603      	mov	r3, r0
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff fb38 	bl	8001070 <__aeabi_f2iz>
 8001a00:	4603      	mov	r3, r0
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7ff fc10 	bl	8001228 <int2uint_8bit>
 8001a08:	4603      	mov	r3, r0
    uint8_t transmitData[19] = {
 8001a0a:	767b      	strb	r3, [r7, #25]
        int2uint_8bit((int)acc.z),                // Acc Z integer part
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7ff fb2e 	bl	8001070 <__aeabi_f2iz>
 8001a14:	4603      	mov	r3, r0
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff fc06 	bl	8001228 <int2uint_8bit>
 8001a1c:	4603      	mov	r3, r0
    uint8_t transmitData[19] = {
 8001a1e:	76bb      	strb	r3, [r7, #26]
        int2uint_8bit((acc.z - (int)acc.z) * 10), // Acc Z fractional part
 8001a20:	68fc      	ldr	r4, [r7, #12]
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff fb23 	bl	8001070 <__aeabi_f2iz>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7ff f905 	bl	8000c3c <__aeabi_i2f>
 8001a32:	4603      	mov	r3, r0
 8001a34:	4619      	mov	r1, r3
 8001a36:	4620      	mov	r0, r4
 8001a38:	f7ff f84a 	bl	8000ad0 <__aeabi_fsub>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	4974      	ldr	r1, [pc, #464]	@ (8001c10 <E104BT52_TransmitInertiaData+0x2b8>)
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff f94f 	bl	8000ce4 <__aeabi_fmul>
 8001a46:	4603      	mov	r3, r0
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff fb11 	bl	8001070 <__aeabi_f2iz>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff fbe9 	bl	8001228 <int2uint_8bit>
 8001a56:	4603      	mov	r3, r0
    uint8_t transmitData[19] = {
 8001a58:	76fb      	strb	r3, [r7, #27]
        int2uint_8bit((int)ang.x),                // Gyro X integer part
 8001a5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7ff fb07 	bl	8001070 <__aeabi_f2iz>
 8001a62:	4603      	mov	r3, r0
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff fbdf 	bl	8001228 <int2uint_8bit>
 8001a6a:	4603      	mov	r3, r0
    uint8_t transmitData[19] = {
 8001a6c:	773b      	strb	r3, [r7, #28]
        int2uint_8bit((ang.x - (int)ang.x) * 10), // Gyro X fractional part
 8001a6e:	6bfc      	ldr	r4, [r7, #60]	@ 0x3c
 8001a70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7ff fafc 	bl	8001070 <__aeabi_f2iz>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff f8de 	bl	8000c3c <__aeabi_i2f>
 8001a80:	4603      	mov	r3, r0
 8001a82:	4619      	mov	r1, r3
 8001a84:	4620      	mov	r0, r4
 8001a86:	f7ff f823 	bl	8000ad0 <__aeabi_fsub>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	4960      	ldr	r1, [pc, #384]	@ (8001c10 <E104BT52_TransmitInertiaData+0x2b8>)
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7ff f928 	bl	8000ce4 <__aeabi_fmul>
 8001a94:	4603      	mov	r3, r0
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff faea 	bl	8001070 <__aeabi_f2iz>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7ff fbc2 	bl	8001228 <int2uint_8bit>
 8001aa4:	4603      	mov	r3, r0
    uint8_t transmitData[19] = {
 8001aa6:	777b      	strb	r3, [r7, #29]
        int2uint_8bit((int)ang.y),                // Gyro Y integer part
 8001aa8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7ff fae0 	bl	8001070 <__aeabi_f2iz>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff fbb8 	bl	8001228 <int2uint_8bit>
 8001ab8:	4603      	mov	r3, r0
    uint8_t transmitData[19] = {
 8001aba:	77bb      	strb	r3, [r7, #30]
        int2uint_8bit((ang.y - (int)ang.y) * 10), // Gyro Y fractional part
 8001abc:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 8001abe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff fad5 	bl	8001070 <__aeabi_f2iz>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff f8b7 	bl	8000c3c <__aeabi_i2f>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	4620      	mov	r0, r4
 8001ad4:	f7fe fffc 	bl	8000ad0 <__aeabi_fsub>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	494d      	ldr	r1, [pc, #308]	@ (8001c10 <E104BT52_TransmitInertiaData+0x2b8>)
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7ff f901 	bl	8000ce4 <__aeabi_fmul>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff fac3 	bl	8001070 <__aeabi_f2iz>
 8001aea:	4603      	mov	r3, r0
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff fb9b 	bl	8001228 <int2uint_8bit>
 8001af2:	4603      	mov	r3, r0
    uint8_t transmitData[19] = {
 8001af4:	77fb      	strb	r3, [r7, #31]
        int2uint_8bit((int)ang.z),                // Gyro Z integer part
 8001af6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff fab9 	bl	8001070 <__aeabi_f2iz>
 8001afe:	4603      	mov	r3, r0
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7ff fb91 	bl	8001228 <int2uint_8bit>
 8001b06:	4603      	mov	r3, r0
    uint8_t transmitData[19] = {
 8001b08:	f887 3020 	strb.w	r3, [r7, #32]
        int2uint_8bit((ang.z - (int)ang.z) * 10), // Gyro Z fractional part
 8001b0c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8001b0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff faad 	bl	8001070 <__aeabi_f2iz>
 8001b16:	4603      	mov	r3, r0
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff f88f 	bl	8000c3c <__aeabi_i2f>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	4619      	mov	r1, r3
 8001b22:	4620      	mov	r0, r4
 8001b24:	f7fe ffd4 	bl	8000ad0 <__aeabi_fsub>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	4939      	ldr	r1, [pc, #228]	@ (8001c10 <E104BT52_TransmitInertiaData+0x2b8>)
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7ff f8d9 	bl	8000ce4 <__aeabi_fmul>
 8001b32:	4603      	mov	r3, r0
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7ff fa9b 	bl	8001070 <__aeabi_f2iz>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7ff fb73 	bl	8001228 <int2uint_8bit>
 8001b42:	4603      	mov	r3, r0
    uint8_t transmitData[19] = {
 8001b44:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        int2uint_8bit((int)angle.pitch),          // Pitch integer part
 8001b48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7ff fa90 	bl	8001070 <__aeabi_f2iz>
 8001b50:	4603      	mov	r3, r0
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7ff fb68 	bl	8001228 <int2uint_8bit>
 8001b58:	4603      	mov	r3, r0
    uint8_t transmitData[19] = {
 8001b5a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        int2uint_8bit((angle.pitch - (int)angle.pitch) * 10), // Pitch fractional
 8001b5e:	6cbc      	ldr	r4, [r7, #72]	@ 0x48
 8001b60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7ff fa84 	bl	8001070 <__aeabi_f2iz>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7ff f866 	bl	8000c3c <__aeabi_i2f>
 8001b70:	4603      	mov	r3, r0
 8001b72:	4619      	mov	r1, r3
 8001b74:	4620      	mov	r0, r4
 8001b76:	f7fe ffab 	bl	8000ad0 <__aeabi_fsub>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	4924      	ldr	r1, [pc, #144]	@ (8001c10 <E104BT52_TransmitInertiaData+0x2b8>)
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7ff f8b0 	bl	8000ce4 <__aeabi_fmul>
 8001b84:	4603      	mov	r3, r0
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7ff fa72 	bl	8001070 <__aeabi_f2iz>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7ff fb4a 	bl	8001228 <int2uint_8bit>
 8001b94:	4603      	mov	r3, r0
    uint8_t transmitData[19] = {
 8001b96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        int2uint_8bit((int)angle.roll),           // Roll integer part
 8001b9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff fa67 	bl	8001070 <__aeabi_f2iz>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff fb3f 	bl	8001228 <int2uint_8bit>
 8001baa:	4603      	mov	r3, r0
    uint8_t transmitData[19] = {
 8001bac:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        int2uint_8bit((angle.roll - (int)angle.roll) * 10),   // Roll fractional
 8001bb0:	6cfc      	ldr	r4, [r7, #76]	@ 0x4c
 8001bb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7ff fa5b 	bl	8001070 <__aeabi_f2iz>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff f83d 	bl	8000c3c <__aeabi_i2f>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4620      	mov	r0, r4
 8001bc8:	f7fe ff82 	bl	8000ad0 <__aeabi_fsub>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	4910      	ldr	r1, [pc, #64]	@ (8001c10 <E104BT52_TransmitInertiaData+0x2b8>)
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7ff f887 	bl	8000ce4 <__aeabi_fmul>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff fa49 	bl	8001070 <__aeabi_f2iz>
 8001bde:	4603      	mov	r3, r0
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff fb21 	bl	8001228 <int2uint_8bit>
 8001be6:	4603      	mov	r3, r0
    uint8_t transmitData[19] = {
 8001be8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001bec:	2300      	movs	r3, #0
 8001bee:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        0x00 // Checksum (not implemented)
    };

    HAL_UART_Transmit(&huart2, transmitData, 19, HAL_MAX_DELAY);
 8001bf2:	f107 0114 	add.w	r1, r7, #20
 8001bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bfa:	2213      	movs	r2, #19
 8001bfc:	4805      	ldr	r0, [pc, #20]	@ (8001c14 <E104BT52_TransmitInertiaData+0x2bc>)
 8001bfe:	f005 ff30 	bl	8007a62 <HAL_UART_Transmit>
}
 8001c02:	bf00      	nop
 8001c04:	372c      	adds	r7, #44	@ 0x2c
 8001c06:	46bd      	mov	sp, r7
 8001c08:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001c0c:	b002      	add	sp, #8
 8001c0e:	4770      	bx	lr
 8001c10:	41200000 	.word	0x41200000
 8001c14:	20000218 	.word	0x20000218

08001c18 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b088      	sub	sp, #32
 8001c1c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c1e:	f107 030c 	add.w	r3, r7, #12
 8001c22:	2200      	movs	r2, #0
 8001c24:	601a      	str	r2, [r3, #0]
 8001c26:	605a      	str	r2, [r3, #4]
 8001c28:	609a      	str	r2, [r3, #8]
 8001c2a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c2c:	4b3d      	ldr	r3, [pc, #244]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	4a3c      	ldr	r2, [pc, #240]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c32:	f043 0320 	orr.w	r3, r3, #32
 8001c36:	6193      	str	r3, [r2, #24]
 8001c38:	4b3a      	ldr	r3, [pc, #232]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c3a:	699b      	ldr	r3, [r3, #24]
 8001c3c:	f003 0320 	and.w	r3, r3, #32
 8001c40:	60bb      	str	r3, [r7, #8]
 8001c42:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c44:	4b37      	ldr	r3, [pc, #220]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c46:	699b      	ldr	r3, [r3, #24]
 8001c48:	4a36      	ldr	r2, [pc, #216]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c4a:	f043 0304 	orr.w	r3, r3, #4
 8001c4e:	6193      	str	r3, [r2, #24]
 8001c50:	4b34      	ldr	r3, [pc, #208]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c52:	699b      	ldr	r3, [r3, #24]
 8001c54:	f003 0304 	and.w	r3, r3, #4
 8001c58:	607b      	str	r3, [r7, #4]
 8001c5a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c5c:	4b31      	ldr	r3, [pc, #196]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c5e:	699b      	ldr	r3, [r3, #24]
 8001c60:	4a30      	ldr	r2, [pc, #192]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c62:	f043 0308 	orr.w	r3, r3, #8
 8001c66:	6193      	str	r3, [r2, #24]
 8001c68:	4b2e      	ldr	r3, [pc, #184]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c6a:	699b      	ldr	r3, [r3, #24]
 8001c6c:	f003 0308 	and.w	r3, r3, #8
 8001c70:	603b      	str	r3, [r7, #0]
 8001c72:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001c74:	2200      	movs	r2, #0
 8001c76:	2103      	movs	r1, #3
 8001c78:	482b      	ldr	r0, [pc, #172]	@ (8001d28 <MX_GPIO_Init+0x110>)
 8001c7a:	f001 ffb4 	bl	8003be6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BT52_DATA_GPIO_Port, BT52_DATA_Pin, GPIO_PIN_RESET);
 8001c7e:	2200      	movs	r2, #0
 8001c80:	2120      	movs	r1, #32
 8001c82:	482a      	ldr	r0, [pc, #168]	@ (8001d2c <MX_GPIO_Init+0x114>)
 8001c84:	f001 ffaf 	bl	8003be6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_B_Pin|LED_G_Pin|LED_R_Pin, GPIO_PIN_RESET);
 8001c88:	2200      	movs	r2, #0
 8001c8a:	2107      	movs	r1, #7
 8001c8c:	4828      	ldr	r0, [pc, #160]	@ (8001d30 <MX_GPIO_Init+0x118>)
 8001c8e:	f001 ffaa 	bl	8003be6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD0 PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c92:	2303      	movs	r3, #3
 8001c94:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c96:	2301      	movs	r3, #1
 8001c98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ca2:	f107 030c 	add.w	r3, r7, #12
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	481f      	ldr	r0, [pc, #124]	@ (8001d28 <MX_GPIO_Init+0x110>)
 8001caa:	f001 fe01 	bl	80038b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BT52_LINK_Pin|BT52_RST_Pin;
 8001cae:	2350      	movs	r3, #80	@ 0x50
 8001cb0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cba:	f107 030c 	add.w	r3, r7, #12
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	481a      	ldr	r0, [pc, #104]	@ (8001d2c <MX_GPIO_Init+0x114>)
 8001cc2:	f001 fdf5 	bl	80038b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BT52_DATA_Pin;
 8001cc6:	2320      	movs	r3, #32
 8001cc8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd2:	2302      	movs	r3, #2
 8001cd4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BT52_DATA_GPIO_Port, &GPIO_InitStruct);
 8001cd6:	f107 030c 	add.w	r3, r7, #12
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4813      	ldr	r0, [pc, #76]	@ (8001d2c <MX_GPIO_Init+0x114>)
 8001cde:	f001 fde7 	bl	80038b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED_B_Pin|LED_G_Pin|LED_R_Pin;
 8001ce2:	2307      	movs	r3, #7
 8001ce4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cea:	2300      	movs	r3, #0
 8001cec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cee:	2302      	movs	r3, #2
 8001cf0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cf2:	f107 030c 	add.w	r3, r7, #12
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	480d      	ldr	r0, [pc, #52]	@ (8001d30 <MX_GPIO_Init+0x118>)
 8001cfa:	f001 fdd9 	bl	80038b0 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_PD01_ENABLE();
 8001cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8001d34 <MX_GPIO_Init+0x11c>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	61fb      	str	r3, [r7, #28]
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001d0a:	61fb      	str	r3, [r7, #28]
 8001d0c:	69fb      	ldr	r3, [r7, #28]
 8001d0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d12:	61fb      	str	r3, [r7, #28]
 8001d14:	4a07      	ldr	r2, [pc, #28]	@ (8001d34 <MX_GPIO_Init+0x11c>)
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	6053      	str	r3, [r2, #4]

}
 8001d1a:	bf00      	nop
 8001d1c:	3720      	adds	r7, #32
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40021000 	.word	0x40021000
 8001d28:	40011400 	.word	0x40011400
 8001d2c:	40010800 	.word	0x40010800
 8001d30:	40010c00 	.word	0x40010c00
 8001d34:	40010000 	.word	0x40010000

08001d38 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d3c:	4b12      	ldr	r3, [pc, #72]	@ (8001d88 <MX_I2C1_Init+0x50>)
 8001d3e:	4a13      	ldr	r2, [pc, #76]	@ (8001d8c <MX_I2C1_Init+0x54>)
 8001d40:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001d42:	4b11      	ldr	r3, [pc, #68]	@ (8001d88 <MX_I2C1_Init+0x50>)
 8001d44:	4a12      	ldr	r2, [pc, #72]	@ (8001d90 <MX_I2C1_Init+0x58>)
 8001d46:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d48:	4b0f      	ldr	r3, [pc, #60]	@ (8001d88 <MX_I2C1_Init+0x50>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d88 <MX_I2C1_Init+0x50>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d54:	4b0c      	ldr	r3, [pc, #48]	@ (8001d88 <MX_I2C1_Init+0x50>)
 8001d56:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d5a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d88 <MX_I2C1_Init+0x50>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d62:	4b09      	ldr	r3, [pc, #36]	@ (8001d88 <MX_I2C1_Init+0x50>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d68:	4b07      	ldr	r3, [pc, #28]	@ (8001d88 <MX_I2C1_Init+0x50>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d6e:	4b06      	ldr	r3, [pc, #24]	@ (8001d88 <MX_I2C1_Init+0x50>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d74:	4804      	ldr	r0, [pc, #16]	@ (8001d88 <MX_I2C1_Init+0x50>)
 8001d76:	f001 ff4f 	bl	8003c18 <HAL_I2C_Init>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d001      	beq.n	8001d84 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d80:	f000 f9a5 	bl	80020ce <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d84:	bf00      	nop
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	20000100 	.word	0x20000100
 8001d8c:	40005400 	.word	0x40005400
 8001d90:	000186a0 	.word	0x000186a0

08001d94 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b088      	sub	sp, #32
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d9c:	f107 0310 	add.w	r3, r7, #16
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]
 8001da4:	605a      	str	r2, [r3, #4]
 8001da6:	609a      	str	r2, [r3, #8]
 8001da8:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a1d      	ldr	r2, [pc, #116]	@ (8001e24 <HAL_I2C_MspInit+0x90>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d133      	bne.n	8001e1c <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001db4:	4b1c      	ldr	r3, [pc, #112]	@ (8001e28 <HAL_I2C_MspInit+0x94>)
 8001db6:	699b      	ldr	r3, [r3, #24]
 8001db8:	4a1b      	ldr	r2, [pc, #108]	@ (8001e28 <HAL_I2C_MspInit+0x94>)
 8001dba:	f043 0308 	orr.w	r3, r3, #8
 8001dbe:	6193      	str	r3, [r2, #24]
 8001dc0:	4b19      	ldr	r3, [pc, #100]	@ (8001e28 <HAL_I2C_MspInit+0x94>)
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	f003 0308 	and.w	r3, r3, #8
 8001dc8:	60fb      	str	r3, [r7, #12]
 8001dca:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001dcc:	23c0      	movs	r3, #192	@ 0xc0
 8001dce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dd0:	2312      	movs	r3, #18
 8001dd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dd8:	f107 0310 	add.w	r3, r7, #16
 8001ddc:	4619      	mov	r1, r3
 8001dde:	4813      	ldr	r0, [pc, #76]	@ (8001e2c <HAL_I2C_MspInit+0x98>)
 8001de0:	f001 fd66 	bl	80038b0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001de4:	4b10      	ldr	r3, [pc, #64]	@ (8001e28 <HAL_I2C_MspInit+0x94>)
 8001de6:	69db      	ldr	r3, [r3, #28]
 8001de8:	4a0f      	ldr	r2, [pc, #60]	@ (8001e28 <HAL_I2C_MspInit+0x94>)
 8001dea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001dee:	61d3      	str	r3, [r2, #28]
 8001df0:	4b0d      	ldr	r3, [pc, #52]	@ (8001e28 <HAL_I2C_MspInit+0x94>)
 8001df2:	69db      	ldr	r3, [r3, #28]
 8001df4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001df8:	60bb      	str	r3, [r7, #8]
 8001dfa:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	2100      	movs	r1, #0
 8001e00:	201f      	movs	r0, #31
 8001e02:	f001 fa70 	bl	80032e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001e06:	201f      	movs	r0, #31
 8001e08:	f001 fa89 	bl	800331e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	2100      	movs	r1, #0
 8001e10:	2020      	movs	r0, #32
 8001e12:	f001 fa68 	bl	80032e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001e16:	2020      	movs	r0, #32
 8001e18:	f001 fa81 	bl	800331e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001e1c:	bf00      	nop
 8001e1e:	3720      	adds	r7, #32
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40005400 	.word	0x40005400
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	40010c00 	.word	0x40010c00

08001e30 <LED_SetColor>:
#include "led.h"

//void LED_Init(){}

void LED_SetColor(int bleState)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
	// BLE Linked -> Blue
	if(bleState)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d00f      	beq.n	8001e5e <LED_SetColor+0x2e>
	{
		HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_SET);   // LED R
 8001e3e:	2201      	movs	r2, #1
 8001e40:	2104      	movs	r1, #4
 8001e42:	4810      	ldr	r0, [pc, #64]	@ (8001e84 <LED_SetColor+0x54>)
 8001e44:	f001 fecf 	bl	8003be6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);   // LED G
 8001e48:	2201      	movs	r2, #1
 8001e4a:	2102      	movs	r1, #2
 8001e4c:	480d      	ldr	r0, [pc, #52]	@ (8001e84 <LED_SetColor+0x54>)
 8001e4e:	f001 feca 	bl	8003be6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET); // LED B
 8001e52:	2200      	movs	r2, #0
 8001e54:	2101      	movs	r1, #1
 8001e56:	480b      	ldr	r0, [pc, #44]	@ (8001e84 <LED_SetColor+0x54>)
 8001e58:	f001 fec5 	bl	8003be6 <HAL_GPIO_WritePin>
	{
		HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_SET);   // LED R
		HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET); // LED G
		HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_SET);   // LED B
	}
}
 8001e5c:	e00e      	b.n	8001e7c <LED_SetColor+0x4c>
		HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_SET);   // LED R
 8001e5e:	2201      	movs	r2, #1
 8001e60:	2104      	movs	r1, #4
 8001e62:	4808      	ldr	r0, [pc, #32]	@ (8001e84 <LED_SetColor+0x54>)
 8001e64:	f001 febf 	bl	8003be6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET); // LED G
 8001e68:	2200      	movs	r2, #0
 8001e6a:	2102      	movs	r1, #2
 8001e6c:	4805      	ldr	r0, [pc, #20]	@ (8001e84 <LED_SetColor+0x54>)
 8001e6e:	f001 feba 	bl	8003be6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_SET);   // LED B
 8001e72:	2201      	movs	r2, #1
 8001e74:	2101      	movs	r1, #1
 8001e76:	4803      	ldr	r0, [pc, #12]	@ (8001e84 <LED_SetColor+0x54>)
 8001e78:	f001 feb5 	bl	8003be6 <HAL_GPIO_WritePin>
}
 8001e7c:	bf00      	nop
 8001e7e:	3708      	adds	r7, #8
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	40010c00 	.word	0x40010c00

08001e88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e8a:	b095      	sub	sp, #84	@ 0x54
 8001e8c:	af10      	add	r7, sp, #64	@ 0x40
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e8e:	f000 febb 	bl	8002c08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e92:	f000 f8c5 	bl	8002020 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e96:	f7ff febf 	bl	8001c18 <MX_GPIO_Init>
  MX_DMA_Init();
 8001e9a:	f7ff f989 	bl	80011b0 <MX_DMA_Init>
  MX_ADC1_Init();
 8001e9e:	f7ff f90d 	bl	80010bc <MX_ADC1_Init>
  MX_I2C1_Init();
 8001ea2:	f7ff ff49 	bl	8001d38 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001ea6:	f000 fcbd 	bl	8002824 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8001eaa:	f000 fdb5 	bl	8002a18 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */


  // Enable SWD
  __HAL_AFIO_REMAP_SWJ_ENABLE();
 8001eae:	4b52      	ldr	r3, [pc, #328]	@ (8001ff8 <main+0x170>)
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001eba:	60fb      	str	r3, [r7, #12]
 8001ebc:	4a4e      	ldr	r2, [pc, #312]	@ (8001ff8 <main+0x170>)
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	6053      	str	r3, [r2, #4]

  // init
  QMI8658_Init();
 8001ec2:	f000 f98d 	bl	80021e0 <QMI8658_Init>
  E104BT52_Init();
 8001ec6:	f7ff fc4d 	bl	8001764 <E104BT52_Init>
  MOTOR_Init();
 8001eca:	f000 f907 	bl	80020dc <MOTOR_Init>


  acceleration.x = 0;
 8001ece:	4b4b      	ldr	r3, [pc, #300]	@ (8001ffc <main+0x174>)
 8001ed0:	f04f 0200 	mov.w	r2, #0
 8001ed4:	601a      	str	r2, [r3, #0]
  acceleration.y = 0;
 8001ed6:	4b49      	ldr	r3, [pc, #292]	@ (8001ffc <main+0x174>)
 8001ed8:	f04f 0200 	mov.w	r2, #0
 8001edc:	605a      	str	r2, [r3, #4]
  acceleration.z = 0;
 8001ede:	4b47      	ldr	r3, [pc, #284]	@ (8001ffc <main+0x174>)
 8001ee0:	f04f 0200 	mov.w	r2, #0
 8001ee4:	609a      	str	r2, [r3, #8]

  angularVelocity.x = 0;
 8001ee6:	4b46      	ldr	r3, [pc, #280]	@ (8002000 <main+0x178>)
 8001ee8:	f04f 0200 	mov.w	r2, #0
 8001eec:	601a      	str	r2, [r3, #0]
  angularVelocity.y = 0;
 8001eee:	4b44      	ldr	r3, [pc, #272]	@ (8002000 <main+0x178>)
 8001ef0:	f04f 0200 	mov.w	r2, #0
 8001ef4:	605a      	str	r2, [r3, #4]
  angularVelocity.z = 0;
 8001ef6:	4b42      	ldr	r3, [pc, #264]	@ (8002000 <main+0x178>)
 8001ef8:	f04f 0200 	mov.w	r2, #0
 8001efc:	609a      	str	r2, [r3, #8]

  currentAngle.pitch = 0;
 8001efe:	4b41      	ldr	r3, [pc, #260]	@ (8002004 <main+0x17c>)
 8001f00:	f04f 0200 	mov.w	r2, #0
 8001f04:	601a      	str	r2, [r3, #0]
  currentAngle.roll = 0;
 8001f06:	4b3f      	ldr	r3, [pc, #252]	@ (8002004 <main+0x17c>)
 8001f08:	f04f 0200 	mov.w	r2, #0
 8001f0c:	605a      	str	r2, [r3, #4]
  currentAngle.yaw = 0;
 8001f0e:	4b3d      	ldr	r3, [pc, #244]	@ (8002004 <main+0x17c>)
 8001f10:	f04f 0200 	mov.w	r2, #0
 8001f14:	609a      	str	r2, [r3, #8]

  lastAngle.pitch = 0;
 8001f16:	4b3c      	ldr	r3, [pc, #240]	@ (8002008 <main+0x180>)
 8001f18:	f04f 0200 	mov.w	r2, #0
 8001f1c:	601a      	str	r2, [r3, #0]
  lastAngle.roll = 0;
 8001f1e:	4b3a      	ldr	r3, [pc, #232]	@ (8002008 <main+0x180>)
 8001f20:	f04f 0200 	mov.w	r2, #0
 8001f24:	605a      	str	r2, [r3, #4]
  lastAngle.yaw = 0;
 8001f26:	4b38      	ldr	r3, [pc, #224]	@ (8002008 <main+0x180>)
 8001f28:	f04f 0200 	mov.w	r2, #0
 8001f2c:	609a      	str	r2, [r3, #8]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Get BLE State
	  bleLinked = HAL_GPIO_ReadPin(BT52_LINK_GPIO_Port, BT52_LINK_Pin);
 8001f2e:	2110      	movs	r1, #16
 8001f30:	4836      	ldr	r0, [pc, #216]	@ (800200c <main+0x184>)
 8001f32:	f001 fe41 	bl	8003bb8 <HAL_GPIO_ReadPin>
 8001f36:	4603      	mov	r3, r0
 8001f38:	461a      	mov	r2, r3
 8001f3a:	4b35      	ldr	r3, [pc, #212]	@ (8002010 <main+0x188>)
 8001f3c:	601a      	str	r2, [r3, #0]
	  LED_SetColor(bleLinked);
 8001f3e:	4b34      	ldr	r3, [pc, #208]	@ (8002010 <main+0x188>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7ff ff74 	bl	8001e30 <LED_SetColor>

	  // Get Inertia Data
	  QMI8658_GetInertiaData(&acceleration, &angularVelocity);
 8001f48:	492d      	ldr	r1, [pc, #180]	@ (8002000 <main+0x178>)
 8001f4a:	482c      	ldr	r0, [pc, #176]	@ (8001ffc <main+0x174>)
 8001f4c:	f000 fa14 	bl	8002378 <QMI8658_GetInertiaData>
	  inertiaData2Angle_balanceFilter(acceleration, angularVelocity, &lastAngle, &currentAngle);
 8001f50:	4b2b      	ldr	r3, [pc, #172]	@ (8002000 <main+0x178>)
 8001f52:	4a2a      	ldr	r2, [pc, #168]	@ (8001ffc <main+0x174>)
 8001f54:	492b      	ldr	r1, [pc, #172]	@ (8002004 <main+0x17c>)
 8001f56:	9103      	str	r1, [sp, #12]
 8001f58:	492b      	ldr	r1, [pc, #172]	@ (8002008 <main+0x180>)
 8001f5a:	9102      	str	r1, [sp, #8]
 8001f5c:	466c      	mov	r4, sp
 8001f5e:	1d19      	adds	r1, r3, #4
 8001f60:	c903      	ldmia	r1, {r0, r1}
 8001f62:	e884 0003 	stmia.w	r4, {r0, r1}
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	ca07      	ldmia	r2, {r0, r1, r2}
 8001f6a:	f7ff f969 	bl	8001240 <inertiaData2Angle_balanceFilter>

	  // PID
	  Angle targetAngle;

	  singlePidController(acceleration, angularVelocity, currentAngle,
 8001f6e:	4d24      	ldr	r5, [pc, #144]	@ (8002000 <main+0x178>)
 8001f70:	4e22      	ldr	r6, [pc, #136]	@ (8001ffc <main+0x174>)
 8001f72:	4b28      	ldr	r3, [pc, #160]	@ (8002014 <main+0x18c>)
 8001f74:	930f      	str	r3, [sp, #60]	@ 0x3c
 8001f76:	4b28      	ldr	r3, [pc, #160]	@ (8002018 <main+0x190>)
 8001f78:	ac0b      	add	r4, sp, #44	@ 0x2c
 8001f7a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f7c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001f80:	4a26      	ldr	r2, [pc, #152]	@ (800201c <main+0x194>)
 8001f82:	ab08      	add	r3, sp, #32
 8001f84:	ca07      	ldmia	r2, {r0, r1, r2}
 8001f86:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001f8a:	ac05      	add	r4, sp, #20
 8001f8c:	463b      	mov	r3, r7
 8001f8e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001f92:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001f96:	4a1b      	ldr	r2, [pc, #108]	@ (8002004 <main+0x17c>)
 8001f98:	ab02      	add	r3, sp, #8
 8001f9a:	ca07      	ldmia	r2, {r0, r1, r2}
 8001f9c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001fa0:	466a      	mov	r2, sp
 8001fa2:	1d2b      	adds	r3, r5, #4
 8001fa4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001fa8:	e882 0003 	stmia.w	r2, {r0, r1}
 8001fac:	682b      	ldr	r3, [r5, #0]
 8001fae:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8001fb2:	f7ff fab5 	bl	8001520 <singlePidController>
		  			  	  	  	  	  targetAngle, pidK, motorBaseSpeed, &motorSpeed);

	  limitMotorSpeed(&motorSpeed);
 8001fb6:	4817      	ldr	r0, [pc, #92]	@ (8002014 <main+0x18c>)
 8001fb8:	f7ff fa58 	bl	800146c <limitMotorSpeed>
	  MOTOR_SetSpeed(motorSpeed);
 8001fbc:	4b15      	ldr	r3, [pc, #84]	@ (8002014 <main+0x18c>)
 8001fbe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fc0:	f000 f8a2 	bl	8002108 <MOTOR_SetSpeed>


	  if(bleLinked)
 8001fc4:	4b12      	ldr	r3, [pc, #72]	@ (8002010 <main+0x188>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d011      	beq.n	8001ff0 <main+0x168>
	  {
		  E104BT52_TransmitInertiaData(acceleration, angularVelocity, currentAngle);
 8001fcc:	4c0c      	ldr	r4, [pc, #48]	@ (8002000 <main+0x178>)
 8001fce:	4d0b      	ldr	r5, [pc, #44]	@ (8001ffc <main+0x174>)
 8001fd0:	4a0c      	ldr	r2, [pc, #48]	@ (8002004 <main+0x17c>)
 8001fd2:	ab02      	add	r3, sp, #8
 8001fd4:	ca07      	ldmia	r2, {r0, r1, r2}
 8001fd6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001fda:	466a      	mov	r2, sp
 8001fdc:	1d23      	adds	r3, r4, #4
 8001fde:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001fe2:	e882 0003 	stmia.w	r2, {r0, r1}
 8001fe6:	6823      	ldr	r3, [r4, #0]
 8001fe8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001fec:	f7ff fcb4 	bl	8001958 <E104BT52_TransmitInertiaData>
	  }

	  HAL_Delay(30);
 8001ff0:	201e      	movs	r0, #30
 8001ff2:	f000 fe6b 	bl	8002ccc <HAL_Delay>
  {
 8001ff6:	e79a      	b.n	8001f2e <main+0xa6>
 8001ff8:	40010000 	.word	0x40010000
 8001ffc:	20000158 	.word	0x20000158
 8002000:	20000164 	.word	0x20000164
 8002004:	20000170 	.word	0x20000170
 8002008:	2000017c 	.word	0x2000017c
 800200c:	40010800 	.word	0x40010800
 8002010:	20000154 	.word	0x20000154
 8002014:	200001a4 	.word	0x200001a4
 8002018:	20000194 	.word	0x20000194
 800201c:	20000188 	.word	0x20000188

08002020 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b094      	sub	sp, #80	@ 0x50
 8002024:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002026:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800202a:	2228      	movs	r2, #40	@ 0x28
 800202c:	2100      	movs	r1, #0
 800202e:	4618      	mov	r0, r3
 8002030:	f006 fcf4 	bl	8008a1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002034:	f107 0314 	add.w	r3, r7, #20
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]
 800203c:	605a      	str	r2, [r3, #4]
 800203e:	609a      	str	r2, [r3, #8]
 8002040:	60da      	str	r2, [r3, #12]
 8002042:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002044:	1d3b      	adds	r3, r7, #4
 8002046:	2200      	movs	r2, #0
 8002048:	601a      	str	r2, [r3, #0]
 800204a:	605a      	str	r2, [r3, #4]
 800204c:	609a      	str	r2, [r3, #8]
 800204e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002050:	2302      	movs	r3, #2
 8002052:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002054:	2301      	movs	r3, #1
 8002056:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002058:	2310      	movs	r3, #16
 800205a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800205c:	2302      	movs	r3, #2
 800205e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002060:	2300      	movs	r3, #0
 8002062:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8002064:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8002068:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800206a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800206e:	4618      	mov	r0, r3
 8002070:	f004 fb16 	bl	80066a0 <HAL_RCC_OscConfig>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800207a:	f000 f828 	bl	80020ce <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800207e:	230f      	movs	r3, #15
 8002080:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002082:	2302      	movs	r3, #2
 8002084:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002086:	2300      	movs	r3, #0
 8002088:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800208a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800208e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002090:	2300      	movs	r3, #0
 8002092:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002094:	f107 0314 	add.w	r3, r7, #20
 8002098:	2102      	movs	r1, #2
 800209a:	4618      	mov	r0, r3
 800209c:	f004 fd82 	bl	8006ba4 <HAL_RCC_ClockConfig>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d001      	beq.n	80020aa <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80020a6:	f000 f812 	bl	80020ce <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80020aa:	2302      	movs	r3, #2
 80020ac:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80020ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80020b2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020b4:	1d3b      	adds	r3, r7, #4
 80020b6:	4618      	mov	r0, r3
 80020b8:	f004 ff02 	bl	8006ec0 <HAL_RCCEx_PeriphCLKConfig>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80020c2:	f000 f804 	bl	80020ce <Error_Handler>
  }
}
 80020c6:	bf00      	nop
 80020c8:	3750      	adds	r7, #80	@ 0x50
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020ce:	b480      	push	{r7}
 80020d0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020d2:	b672      	cpsid	i
}
 80020d4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020d6:	bf00      	nop
 80020d8:	e7fd      	b.n	80020d6 <Error_Handler+0x8>
	...

080020dc <MOTOR_Init>:
#include "motor.h"

// Initializes the motor PWM timers for all four channels
// Uses HAL library to start PWM with interrupt capability
void MOTOR_Init()
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1); // Back Left motor
 80020e0:	2100      	movs	r1, #0
 80020e2:	4808      	ldr	r0, [pc, #32]	@ (8002104 <MOTOR_Init+0x28>)
 80020e4:	f004 fff2 	bl	80070cc <HAL_TIM_PWM_Start_IT>
    HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_2); // Back Right motor
 80020e8:	2104      	movs	r1, #4
 80020ea:	4806      	ldr	r0, [pc, #24]	@ (8002104 <MOTOR_Init+0x28>)
 80020ec:	f004 ffee 	bl	80070cc <HAL_TIM_PWM_Start_IT>
    HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_3); // Front Right motor
 80020f0:	2108      	movs	r1, #8
 80020f2:	4804      	ldr	r0, [pc, #16]	@ (8002104 <MOTOR_Init+0x28>)
 80020f4:	f004 ffea 	bl	80070cc <HAL_TIM_PWM_Start_IT>
    HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_4); // Front Left motor
 80020f8:	210c      	movs	r1, #12
 80020fa:	4802      	ldr	r0, [pc, #8]	@ (8002104 <MOTOR_Init+0x28>)
 80020fc:	f004 ffe6 	bl	80070cc <HAL_TIM_PWM_Start_IT>
}
 8002100:	bf00      	nop
 8002102:	bd80      	pop	{r7, pc}
 8002104:	200001d0 	.word	0x200001d0

08002108 <MOTOR_SetSpeed>:

// Sets the speed for each motor based on the provided MotorSpeed structure
// Uses PWM compare values to control motor speeds
void MOTOR_SetSpeed(MotorSpeed speed)
{
 8002108:	b490      	push	{r4, r7}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	463c      	mov	r4, r7
 8002110:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, speed.bl); // Set Back Left motor speed
 8002114:	68ba      	ldr	r2, [r7, #8]
 8002116:	4b0a      	ldr	r3, [pc, #40]	@ (8002140 <MOTOR_SetSpeed+0x38>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, speed.br); // Set Back Right motor speed
 800211c:	68fa      	ldr	r2, [r7, #12]
 800211e:	4b08      	ldr	r3, [pc, #32]	@ (8002140 <MOTOR_SetSpeed+0x38>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, speed.fr); // Set Front Right motor speed
 8002124:	687a      	ldr	r2, [r7, #4]
 8002126:	4b06      	ldr	r3, [pc, #24]	@ (8002140 <MOTOR_SetSpeed+0x38>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, speed.fl); // Set Front Left motor speed
 800212c:	683a      	ldr	r2, [r7, #0]
 800212e:	4b04      	ldr	r3, [pc, #16]	@ (8002140 <MOTOR_SetSpeed+0x38>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8002134:	bf00      	nop
 8002136:	3710      	adds	r7, #16
 8002138:	46bd      	mov	sp, r7
 800213a:	bc90      	pop	{r4, r7}
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	200001d0 	.word	0x200001d0

08002144 <HAL_I2C_MemRxCpltCallback>:
double scaleFactor_ang = 0;


// I2C Callback -----------------------------------------------------------------------------------------
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
	if(hi2c != &hi2c1) return;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	4a03      	ldr	r2, [pc, #12]	@ (800215c <HAL_I2C_MemRxCpltCallback+0x18>)
 8002150:	4293      	cmp	r3, r2
//	QMI8658_HandleInertiaData(inertiaData, &acceleration, &angularVelocity);
}
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	bc80      	pop	{r7}
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	20000100 	.word	0x20000100

08002160 <QMI8658_ReadRegisters>:

// Read/Write Registers ---------------------------------------------------------------------------------

// Polling
HAL_I2C_StateTypeDef QMI8658_ReadRegisters(uint8_t memAddress, uint8_t* data, int size)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b088      	sub	sp, #32
 8002164:	af04      	add	r7, sp, #16
 8002166:	4603      	mov	r3, r0
 8002168:	60b9      	str	r1, [r7, #8]
 800216a:	607a      	str	r2, [r7, #4]
 800216c:	73fb      	strb	r3, [r7, #15]
	return HAL_I2C_Mem_Read(
 800216e:	7bfb      	ldrb	r3, [r7, #15]
 8002170:	b29a      	uxth	r2, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	b29b      	uxth	r3, r3
 8002176:	f04f 31ff 	mov.w	r1, #4294967295
 800217a:	9102      	str	r1, [sp, #8]
 800217c:	9301      	str	r3, [sp, #4]
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	9300      	str	r3, [sp, #0]
 8002182:	2301      	movs	r3, #1
 8002184:	21d4      	movs	r1, #212	@ 0xd4
 8002186:	4804      	ldr	r0, [pc, #16]	@ (8002198 <QMI8658_ReadRegisters+0x38>)
 8002188:	f001 ff98 	bl	80040bc <HAL_I2C_Mem_Read>
 800218c:	4603      	mov	r3, r0
			&hi2c1, QMI8658_ADDRESS, memAddress, I2C_MEMADD_SIZE_8BIT, data, size, HAL_MAX_DELAY);
}
 800218e:	4618      	mov	r0, r3
 8002190:	3710      	adds	r7, #16
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	20000100 	.word	0x20000100

0800219c <QMI8658_WriteRegisters>:
HAL_I2C_StateTypeDef QMI8658_WriteRegisters(uint8_t memAddress, uint8_t data)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b088      	sub	sp, #32
 80021a0:	af04      	add	r7, sp, #16
 80021a2:	4603      	mov	r3, r0
 80021a4:	460a      	mov	r2, r1
 80021a6:	71fb      	strb	r3, [r7, #7]
 80021a8:	4613      	mov	r3, r2
 80021aa:	71bb      	strb	r3, [r7, #6]
	uint8_t size = 1;
 80021ac:	2301      	movs	r3, #1
 80021ae:	73fb      	strb	r3, [r7, #15]
	return HAL_I2C_Mem_Write(
 80021b0:	79fb      	ldrb	r3, [r7, #7]
 80021b2:	b29a      	uxth	r2, r3
 80021b4:	7bfb      	ldrb	r3, [r7, #15]
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	f04f 31ff 	mov.w	r1, #4294967295
 80021bc:	9102      	str	r1, [sp, #8]
 80021be:	9301      	str	r3, [sp, #4]
 80021c0:	1dbb      	adds	r3, r7, #6
 80021c2:	9300      	str	r3, [sp, #0]
 80021c4:	2301      	movs	r3, #1
 80021c6:	21d4      	movs	r1, #212	@ 0xd4
 80021c8:	4803      	ldr	r0, [pc, #12]	@ (80021d8 <QMI8658_WriteRegisters+0x3c>)
 80021ca:	f001 fe7d 	bl	8003ec8 <HAL_I2C_Mem_Write>
 80021ce:	4603      	mov	r3, r0
			&hi2c1, QMI8658_ADDRESS, memAddress, I2C_MEMADD_SIZE_8BIT, &data, size, HAL_MAX_DELAY);
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	3710      	adds	r7, #16
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	20000100 	.word	0x20000100
 80021dc:	00000000 	.word	0x00000000

080021e0 <QMI8658_Init>:
			&hi2c1, QMI8658_ADDRESS, memAddress, I2C_MEMADD_SIZE_8BIT, &data, size);
}

// QMI8658_Init -----------------------------------------------------------------------------------------
void QMI8658_Init()
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
	 * 4	: 0 - INT2 pin is high-Z mode
	 * 3	: 0 - INT1 pin is high-Z mode
	 * 2	: 0 - FIFO interrupt is mapped to INT2 pin
	 * 1	: 0 - Reserved
	 * 0	: 0 - Enable internal high-speed oscillator */
	QMI8658_WriteRegisters(CTRL1, 0b01000000);
 80021e4:	2140      	movs	r1, #64	@ 0x40
 80021e6:	2002      	movs	r0, #2
 80021e8:	f7ff ffd8 	bl	800219c <QMI8658_WriteRegisters>
	HAL_Delay(10);
 80021ec:	200a      	movs	r0, #10
 80021ee:	f000 fd6d 	bl	8002ccc <HAL_Delay>

	/* CTRL2 :
	 * 7	: 0 - Disable Accelerometer Self-Test
	 * 6:4	: 000 - Accelerometer Full-scale = ±2 g
	 * 3:0	: 0100 - Accelerometer Output Data Rate = 500 Hz */
	QMI8658_WriteRegisters(CTRL2, 0b00000100);
 80021f2:	2104      	movs	r1, #4
 80021f4:	2003      	movs	r0, #3
 80021f6:	f7ff ffd1 	bl	800219c <QMI8658_WriteRegisters>
	scaleFactor_acc = (2*9.81)/32768.0;
 80021fa:	4919      	ldr	r1, [pc, #100]	@ (8002260 <QMI8658_Init+0x80>)
 80021fc:	a316      	add	r3, pc, #88	@ (adr r3, 8002258 <QMI8658_Init+0x78>)
 80021fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002202:	e9c1 2300 	strd	r2, r3, [r1]
	HAL_Delay(10);
 8002206:	200a      	movs	r0, #10
 8002208:	f000 fd60 	bl	8002ccc <HAL_Delay>

	/* CTRL3 :
	 * 7	: 0 -  Disable Gyro self-Test
	 * 6:4	: 010 -  Gyroscope Full-scale = ±64 dps
	 * 3:0	: 0011 - Gyroscope Output Data Rate = 896.8 Hz */
	QMI8658_WriteRegisters(CTRL3, 0b00100011);
 800220c:	2123      	movs	r1, #35	@ 0x23
 800220e:	2004      	movs	r0, #4
 8002210:	f7ff ffc4 	bl	800219c <QMI8658_WriteRegisters>
	scaleFactor_ang = 64.0/32768.0;
 8002214:	4913      	ldr	r1, [pc, #76]	@ (8002264 <QMI8658_Init+0x84>)
 8002216:	f04f 0200 	mov.w	r2, #0
 800221a:	4b13      	ldr	r3, [pc, #76]	@ (8002268 <QMI8658_Init+0x88>)
 800221c:	e9c1 2300 	strd	r2, r3, [r1]
	HAL_Delay(10);
 8002220:	200a      	movs	r0, #10
 8002222:	f000 fd53 	bl	8002ccc <HAL_Delay>


	QMI8658_WriteRegisters(CTRL5, 0x11);
 8002226:	2111      	movs	r1, #17
 8002228:	2006      	movs	r0, #6
 800222a:	f7ff ffb7 	bl	800219c <QMI8658_WriteRegisters>
	HAL_Delay(10);
 800222e:	200a      	movs	r0, #10
 8002230:	f000 fd4c 	bl	8002ccc <HAL_Delay>
	 * 5	: 1 - DRDY(Data Ready) is disabled, is blocked from the INT2 pin
	 * 4	: 0 - Gyroscope in Full Mode (Drive and Sense are enabled).
	 * 3:2	: 0 - Reserved
	 * 1	: 1 - Enable Gyroscope.
	 * 0	: 1 - Enable Accelerometer */
	QMI8658_WriteRegisters(CTRL7, 0b00100011);
 8002234:	2123      	movs	r1, #35	@ 0x23
 8002236:	2008      	movs	r0, #8
 8002238:	f7ff ffb0 	bl	800219c <QMI8658_WriteRegisters>
	HAL_Delay(10);
 800223c:	200a      	movs	r0, #10
 800223e:	f000 fd45 	bl	8002ccc <HAL_Delay>

//	QMI8658_WriteRegisters(CTRL8, 0x00);
//	QMI8658_WriteRegisters(CTRL9, 0x00);


	HAL_Delay(30);
 8002242:	201e      	movs	r0, #30
 8002244:	f000 fd42 	bl	8002ccc <HAL_Delay>
	QMI8658_Calibration(AVERAGE_TIME);
 8002248:	2014      	movs	r0, #20
 800224a:	f000 f811 	bl	8002270 <QMI8658_Calibration>
}
 800224e:	bf00      	nop
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	f3af 8000 	nop.w
 8002258:	51eb851f 	.word	0x51eb851f
 800225c:	3f439eb8 	.word	0x3f439eb8
 8002260:	200001c0 	.word	0x200001c0
 8002264:	200001c8 	.word	0x200001c8
 8002268:	3f600000 	.word	0x3f600000
 800226c:	00000000 	.word	0x00000000

08002270 <QMI8658_Calibration>:


// QMI8658_Calibration ----------------------------------------------------------------------------------
void QMI8658_Calibration(int avgTime)
{
 8002270:	b5b0      	push	{r4, r5, r7, lr}
 8002272:	b090      	sub	sp, #64	@ 0x40
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
	AngularVelocity angTemp;

	Acceleration accSum;
	AngularVelocity angSum;

	for(int i=0; i<AVERAGE_TIME; i++)
 8002278:	2300      	movs	r3, #0
 800227a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800227c:	e052      	b.n	8002324 <QMI8658_Calibration+0xb4>
	{
		QMI8658_GetInertiaData_NoCalibration(&accTemp, &angTemp);
 800227e:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8002282:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002286:	4611      	mov	r1, r2
 8002288:	4618      	mov	r0, r3
 800228a:	f000 f96d 	bl	8002568 <QMI8658_GetInertiaData_NoCalibration>


		accSum.x += accTemp.x;
 800228e:	69bb      	ldr	r3, [r7, #24]
 8002290:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002292:	4611      	mov	r1, r2
 8002294:	4618      	mov	r0, r3
 8002296:	f7fe fc1d 	bl	8000ad4 <__addsf3>
 800229a:	4603      	mov	r3, r0
 800229c:	61bb      	str	r3, [r7, #24]
		accSum.y += accTemp.y;
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80022a2:	4611      	mov	r1, r2
 80022a4:	4618      	mov	r0, r3
 80022a6:	f7fe fc15 	bl	8000ad4 <__addsf3>
 80022aa:	4603      	mov	r3, r0
 80022ac:	61fb      	str	r3, [r7, #28]
		accSum.z += (accTemp.z-9.81);
 80022ae:	6a3b      	ldr	r3, [r7, #32]
 80022b0:	4618      	mov	r0, r3
 80022b2:	f7fe f8b1 	bl	8000418 <__aeabi_f2d>
 80022b6:	4604      	mov	r4, r0
 80022b8:	460d      	mov	r5, r1
 80022ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022bc:	4618      	mov	r0, r3
 80022be:	f7fe f8ab 	bl	8000418 <__aeabi_f2d>
 80022c2:	a329      	add	r3, pc, #164	@ (adr r3, 8002368 <QMI8658_Calibration+0xf8>)
 80022c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022c8:	f7fd ff46 	bl	8000158 <__aeabi_dsub>
 80022cc:	4602      	mov	r2, r0
 80022ce:	460b      	mov	r3, r1
 80022d0:	4620      	mov	r0, r4
 80022d2:	4629      	mov	r1, r5
 80022d4:	f7fd ff42 	bl	800015c <__adddf3>
 80022d8:	4602      	mov	r2, r0
 80022da:	460b      	mov	r3, r1
 80022dc:	4610      	mov	r0, r2
 80022de:	4619      	mov	r1, r3
 80022e0:	f7fe fba2 	bl	8000a28 <__aeabi_d2f>
 80022e4:	4603      	mov	r3, r0
 80022e6:	623b      	str	r3, [r7, #32]

		angSum.x += angTemp.x;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022ec:	4611      	mov	r1, r2
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7fe fbf0 	bl	8000ad4 <__addsf3>
 80022f4:	4603      	mov	r3, r0
 80022f6:	60fb      	str	r3, [r7, #12]
		angSum.y += angTemp.y;
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80022fc:	4611      	mov	r1, r2
 80022fe:	4618      	mov	r0, r3
 8002300:	f7fe fbe8 	bl	8000ad4 <__addsf3>
 8002304:	4603      	mov	r3, r0
 8002306:	613b      	str	r3, [r7, #16]
		angSum.z += angTemp.z;
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800230c:	4611      	mov	r1, r2
 800230e:	4618      	mov	r0, r3
 8002310:	f7fe fbe0 	bl	8000ad4 <__addsf3>
 8002314:	4603      	mov	r3, r0
 8002316:	617b      	str	r3, [r7, #20]

		HAL_Delay(10);
 8002318:	200a      	movs	r0, #10
 800231a:	f000 fcd7 	bl	8002ccc <HAL_Delay>
	for(int i=0; i<AVERAGE_TIME; i++)
 800231e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002320:	3301      	adds	r3, #1
 8002322:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002324:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002326:	2b13      	cmp	r3, #19
 8002328:	dda9      	ble.n	800227e <QMI8658_Calibration+0xe>
	}

	angCalibrationValue.x = angSum.x/AVERAGE_TIME;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	4910      	ldr	r1, [pc, #64]	@ (8002370 <QMI8658_Calibration+0x100>)
 800232e:	4618      	mov	r0, r3
 8002330:	f7fe fd8c 	bl	8000e4c <__aeabi_fdiv>
 8002334:	4603      	mov	r3, r0
 8002336:	461a      	mov	r2, r3
 8002338:	4b0e      	ldr	r3, [pc, #56]	@ (8002374 <QMI8658_Calibration+0x104>)
 800233a:	601a      	str	r2, [r3, #0]
	angCalibrationValue.y = angSum.y/AVERAGE_TIME;
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	490c      	ldr	r1, [pc, #48]	@ (8002370 <QMI8658_Calibration+0x100>)
 8002340:	4618      	mov	r0, r3
 8002342:	f7fe fd83 	bl	8000e4c <__aeabi_fdiv>
 8002346:	4603      	mov	r3, r0
 8002348:	461a      	mov	r2, r3
 800234a:	4b0a      	ldr	r3, [pc, #40]	@ (8002374 <QMI8658_Calibration+0x104>)
 800234c:	605a      	str	r2, [r3, #4]
	angCalibrationValue.z = angSum.z/AVERAGE_TIME;
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	4907      	ldr	r1, [pc, #28]	@ (8002370 <QMI8658_Calibration+0x100>)
 8002352:	4618      	mov	r0, r3
 8002354:	f7fe fd7a 	bl	8000e4c <__aeabi_fdiv>
 8002358:	4603      	mov	r3, r0
 800235a:	461a      	mov	r2, r3
 800235c:	4b05      	ldr	r3, [pc, #20]	@ (8002374 <QMI8658_Calibration+0x104>)
 800235e:	609a      	str	r2, [r3, #8]

}
 8002360:	bf00      	nop
 8002362:	3740      	adds	r7, #64	@ 0x40
 8002364:	46bd      	mov	sp, r7
 8002366:	bdb0      	pop	{r4, r5, r7, pc}
 8002368:	51eb851f 	.word	0x51eb851f
 800236c:	40239eb8 	.word	0x40239eb8
 8002370:	41a00000 	.word	0x41a00000
 8002374:	200001b4 	.word	0x200001b4

08002378 <QMI8658_GetInertiaData>:


// QMI8658_HandleInertiaData --------------------------------------------------------------------------------
void QMI8658_GetInertiaData(Acceleration* acc, AngularVelocity* ang)
{
 8002378:	b5b0      	push	{r4, r5, r7, lr}
 800237a:	b088      	sub	sp, #32
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	6039      	str	r1, [r7, #0]
	uint8_t data[12];
	QMI8658_ReadRegisters(AX_L, data, 12);
 8002382:	f107 0308 	add.w	r3, r7, #8
 8002386:	220c      	movs	r2, #12
 8002388:	4619      	mov	r1, r3
 800238a:	2035      	movs	r0, #53	@ 0x35
 800238c:	f7ff fee8 	bl	8002160 <QMI8658_ReadRegisters>

	// Merge lower 8 bits & upper 8 bits
	uint16_t ax = (( uint16_t) data[1]) << 8 | data[0];
 8002390:	7a7b      	ldrb	r3, [r7, #9]
 8002392:	021b      	lsls	r3, r3, #8
 8002394:	b21a      	sxth	r2, r3
 8002396:	7a3b      	ldrb	r3, [r7, #8]
 8002398:	b21b      	sxth	r3, r3
 800239a:	4313      	orrs	r3, r2
 800239c:	b21b      	sxth	r3, r3
 800239e:	83fb      	strh	r3, [r7, #30]
	uint16_t ay = (( uint16_t) data[3]) << 8 | data[2];
 80023a0:	7afb      	ldrb	r3, [r7, #11]
 80023a2:	021b      	lsls	r3, r3, #8
 80023a4:	b21a      	sxth	r2, r3
 80023a6:	7abb      	ldrb	r3, [r7, #10]
 80023a8:	b21b      	sxth	r3, r3
 80023aa:	4313      	orrs	r3, r2
 80023ac:	b21b      	sxth	r3, r3
 80023ae:	83bb      	strh	r3, [r7, #28]
	uint16_t az = (( uint16_t) data[5]) << 8 | data[4];
 80023b0:	7b7b      	ldrb	r3, [r7, #13]
 80023b2:	021b      	lsls	r3, r3, #8
 80023b4:	b21a      	sxth	r2, r3
 80023b6:	7b3b      	ldrb	r3, [r7, #12]
 80023b8:	b21b      	sxth	r3, r3
 80023ba:	4313      	orrs	r3, r2
 80023bc:	b21b      	sxth	r3, r3
 80023be:	837b      	strh	r3, [r7, #26]

	uint16_t gx = (( uint16_t) data[7] ) << 8 | data[6];
 80023c0:	7bfb      	ldrb	r3, [r7, #15]
 80023c2:	021b      	lsls	r3, r3, #8
 80023c4:	b21a      	sxth	r2, r3
 80023c6:	7bbb      	ldrb	r3, [r7, #14]
 80023c8:	b21b      	sxth	r3, r3
 80023ca:	4313      	orrs	r3, r2
 80023cc:	b21b      	sxth	r3, r3
 80023ce:	833b      	strh	r3, [r7, #24]
	uint16_t gy = (( uint16_t) data[9] ) << 8 | data[8];
 80023d0:	7c7b      	ldrb	r3, [r7, #17]
 80023d2:	021b      	lsls	r3, r3, #8
 80023d4:	b21a      	sxth	r2, r3
 80023d6:	7c3b      	ldrb	r3, [r7, #16]
 80023d8:	b21b      	sxth	r3, r3
 80023da:	4313      	orrs	r3, r2
 80023dc:	b21b      	sxth	r3, r3
 80023de:	82fb      	strh	r3, [r7, #22]
	uint16_t gz = (( uint16_t) data[11]) << 8 | data[10];
 80023e0:	7cfb      	ldrb	r3, [r7, #19]
 80023e2:	021b      	lsls	r3, r3, #8
 80023e4:	b21a      	sxth	r2, r3
 80023e6:	7cbb      	ldrb	r3, [r7, #18]
 80023e8:	b21b      	sxth	r3, r3
 80023ea:	4313      	orrs	r3, r2
 80023ec:	b21b      	sxth	r3, r3
 80023ee:	82bb      	strh	r3, [r7, #20]


	acc->x = uint2int_16bit(ax)*scaleFactor_acc;
 80023f0:	8bfb      	ldrh	r3, [r7, #30]
 80023f2:	4618      	mov	r0, r3
 80023f4:	f7fe ff02 	bl	80011fc <uint2int_16bit>
 80023f8:	4603      	mov	r3, r0
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7fd fffa 	bl	80003f4 <__aeabi_i2d>
 8002400:	4b56      	ldr	r3, [pc, #344]	@ (800255c <QMI8658_GetInertiaData+0x1e4>)
 8002402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002406:	f7fe f85f 	bl	80004c8 <__aeabi_dmul>
 800240a:	4602      	mov	r2, r0
 800240c:	460b      	mov	r3, r1
 800240e:	4610      	mov	r0, r2
 8002410:	4619      	mov	r1, r3
 8002412:	f7fe fb09 	bl	8000a28 <__aeabi_d2f>
 8002416:	4602      	mov	r2, r0
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	601a      	str	r2, [r3, #0]
	acc->y = uint2int_16bit(ay)*scaleFactor_acc;
 800241c:	8bbb      	ldrh	r3, [r7, #28]
 800241e:	4618      	mov	r0, r3
 8002420:	f7fe feec 	bl	80011fc <uint2int_16bit>
 8002424:	4603      	mov	r3, r0
 8002426:	4618      	mov	r0, r3
 8002428:	f7fd ffe4 	bl	80003f4 <__aeabi_i2d>
 800242c:	4b4b      	ldr	r3, [pc, #300]	@ (800255c <QMI8658_GetInertiaData+0x1e4>)
 800242e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002432:	f7fe f849 	bl	80004c8 <__aeabi_dmul>
 8002436:	4602      	mov	r2, r0
 8002438:	460b      	mov	r3, r1
 800243a:	4610      	mov	r0, r2
 800243c:	4619      	mov	r1, r3
 800243e:	f7fe faf3 	bl	8000a28 <__aeabi_d2f>
 8002442:	4602      	mov	r2, r0
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	605a      	str	r2, [r3, #4]
	acc->z = uint2int_16bit(az)*scaleFactor_acc;
 8002448:	8b7b      	ldrh	r3, [r7, #26]
 800244a:	4618      	mov	r0, r3
 800244c:	f7fe fed6 	bl	80011fc <uint2int_16bit>
 8002450:	4603      	mov	r3, r0
 8002452:	4618      	mov	r0, r3
 8002454:	f7fd ffce 	bl	80003f4 <__aeabi_i2d>
 8002458:	4b40      	ldr	r3, [pc, #256]	@ (800255c <QMI8658_GetInertiaData+0x1e4>)
 800245a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800245e:	f7fe f833 	bl	80004c8 <__aeabi_dmul>
 8002462:	4602      	mov	r2, r0
 8002464:	460b      	mov	r3, r1
 8002466:	4610      	mov	r0, r2
 8002468:	4619      	mov	r1, r3
 800246a:	f7fe fadd 	bl	8000a28 <__aeabi_d2f>
 800246e:	4602      	mov	r2, r0
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	609a      	str	r2, [r3, #8]

	ang->x = uint2int_16bit(gx)*scaleFactor_ang - angCalibrationValue.x;
 8002474:	8b3b      	ldrh	r3, [r7, #24]
 8002476:	4618      	mov	r0, r3
 8002478:	f7fe fec0 	bl	80011fc <uint2int_16bit>
 800247c:	4603      	mov	r3, r0
 800247e:	4618      	mov	r0, r3
 8002480:	f7fd ffb8 	bl	80003f4 <__aeabi_i2d>
 8002484:	4b36      	ldr	r3, [pc, #216]	@ (8002560 <QMI8658_GetInertiaData+0x1e8>)
 8002486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800248a:	f7fe f81d 	bl	80004c8 <__aeabi_dmul>
 800248e:	4602      	mov	r2, r0
 8002490:	460b      	mov	r3, r1
 8002492:	4614      	mov	r4, r2
 8002494:	461d      	mov	r5, r3
 8002496:	4b33      	ldr	r3, [pc, #204]	@ (8002564 <QMI8658_GetInertiaData+0x1ec>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4618      	mov	r0, r3
 800249c:	f7fd ffbc 	bl	8000418 <__aeabi_f2d>
 80024a0:	4602      	mov	r2, r0
 80024a2:	460b      	mov	r3, r1
 80024a4:	4620      	mov	r0, r4
 80024a6:	4629      	mov	r1, r5
 80024a8:	f7fd fe56 	bl	8000158 <__aeabi_dsub>
 80024ac:	4602      	mov	r2, r0
 80024ae:	460b      	mov	r3, r1
 80024b0:	4610      	mov	r0, r2
 80024b2:	4619      	mov	r1, r3
 80024b4:	f7fe fab8 	bl	8000a28 <__aeabi_d2f>
 80024b8:	4602      	mov	r2, r0
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	601a      	str	r2, [r3, #0]
	ang->y = uint2int_16bit(gy)*scaleFactor_ang - angCalibrationValue.y;
 80024be:	8afb      	ldrh	r3, [r7, #22]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7fe fe9b 	bl	80011fc <uint2int_16bit>
 80024c6:	4603      	mov	r3, r0
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7fd ff93 	bl	80003f4 <__aeabi_i2d>
 80024ce:	4b24      	ldr	r3, [pc, #144]	@ (8002560 <QMI8658_GetInertiaData+0x1e8>)
 80024d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024d4:	f7fd fff8 	bl	80004c8 <__aeabi_dmul>
 80024d8:	4602      	mov	r2, r0
 80024da:	460b      	mov	r3, r1
 80024dc:	4614      	mov	r4, r2
 80024de:	461d      	mov	r5, r3
 80024e0:	4b20      	ldr	r3, [pc, #128]	@ (8002564 <QMI8658_GetInertiaData+0x1ec>)
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7fd ff97 	bl	8000418 <__aeabi_f2d>
 80024ea:	4602      	mov	r2, r0
 80024ec:	460b      	mov	r3, r1
 80024ee:	4620      	mov	r0, r4
 80024f0:	4629      	mov	r1, r5
 80024f2:	f7fd fe31 	bl	8000158 <__aeabi_dsub>
 80024f6:	4602      	mov	r2, r0
 80024f8:	460b      	mov	r3, r1
 80024fa:	4610      	mov	r0, r2
 80024fc:	4619      	mov	r1, r3
 80024fe:	f7fe fa93 	bl	8000a28 <__aeabi_d2f>
 8002502:	4602      	mov	r2, r0
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	605a      	str	r2, [r3, #4]
	ang->z = uint2int_16bit(gz)*scaleFactor_ang - angCalibrationValue.z;
 8002508:	8abb      	ldrh	r3, [r7, #20]
 800250a:	4618      	mov	r0, r3
 800250c:	f7fe fe76 	bl	80011fc <uint2int_16bit>
 8002510:	4603      	mov	r3, r0
 8002512:	4618      	mov	r0, r3
 8002514:	f7fd ff6e 	bl	80003f4 <__aeabi_i2d>
 8002518:	4b11      	ldr	r3, [pc, #68]	@ (8002560 <QMI8658_GetInertiaData+0x1e8>)
 800251a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800251e:	f7fd ffd3 	bl	80004c8 <__aeabi_dmul>
 8002522:	4602      	mov	r2, r0
 8002524:	460b      	mov	r3, r1
 8002526:	4614      	mov	r4, r2
 8002528:	461d      	mov	r5, r3
 800252a:	4b0e      	ldr	r3, [pc, #56]	@ (8002564 <QMI8658_GetInertiaData+0x1ec>)
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	4618      	mov	r0, r3
 8002530:	f7fd ff72 	bl	8000418 <__aeabi_f2d>
 8002534:	4602      	mov	r2, r0
 8002536:	460b      	mov	r3, r1
 8002538:	4620      	mov	r0, r4
 800253a:	4629      	mov	r1, r5
 800253c:	f7fd fe0c 	bl	8000158 <__aeabi_dsub>
 8002540:	4602      	mov	r2, r0
 8002542:	460b      	mov	r3, r1
 8002544:	4610      	mov	r0, r2
 8002546:	4619      	mov	r1, r3
 8002548:	f7fe fa6e 	bl	8000a28 <__aeabi_d2f>
 800254c:	4602      	mov	r2, r0
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	609a      	str	r2, [r3, #8]

}
 8002552:	bf00      	nop
 8002554:	3720      	adds	r7, #32
 8002556:	46bd      	mov	sp, r7
 8002558:	bdb0      	pop	{r4, r5, r7, pc}
 800255a:	bf00      	nop
 800255c:	200001c0 	.word	0x200001c0
 8002560:	200001c8 	.word	0x200001c8
 8002564:	200001b4 	.word	0x200001b4

08002568 <QMI8658_GetInertiaData_NoCalibration>:


void QMI8658_GetInertiaData_NoCalibration(Acceleration* acc, AngularVelocity* ang)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b088      	sub	sp, #32
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	6039      	str	r1, [r7, #0]
	uint8_t data[12];
	QMI8658_ReadRegisters(AX_L, data, 12);
 8002572:	f107 0308 	add.w	r3, r7, #8
 8002576:	220c      	movs	r2, #12
 8002578:	4619      	mov	r1, r3
 800257a:	2035      	movs	r0, #53	@ 0x35
 800257c:	f7ff fdf0 	bl	8002160 <QMI8658_ReadRegisters>

	// Merge lower 8 bits & upper 8 bits
	uint16_t ax = (( uint16_t) data[1]) << 8 | data[0];
 8002580:	7a7b      	ldrb	r3, [r7, #9]
 8002582:	021b      	lsls	r3, r3, #8
 8002584:	b21a      	sxth	r2, r3
 8002586:	7a3b      	ldrb	r3, [r7, #8]
 8002588:	b21b      	sxth	r3, r3
 800258a:	4313      	orrs	r3, r2
 800258c:	b21b      	sxth	r3, r3
 800258e:	83fb      	strh	r3, [r7, #30]
	uint16_t ay = (( uint16_t) data[3]) << 8 | data[2];
 8002590:	7afb      	ldrb	r3, [r7, #11]
 8002592:	021b      	lsls	r3, r3, #8
 8002594:	b21a      	sxth	r2, r3
 8002596:	7abb      	ldrb	r3, [r7, #10]
 8002598:	b21b      	sxth	r3, r3
 800259a:	4313      	orrs	r3, r2
 800259c:	b21b      	sxth	r3, r3
 800259e:	83bb      	strh	r3, [r7, #28]
	uint16_t az = (( uint16_t) data[5]) << 8 | data[4];
 80025a0:	7b7b      	ldrb	r3, [r7, #13]
 80025a2:	021b      	lsls	r3, r3, #8
 80025a4:	b21a      	sxth	r2, r3
 80025a6:	7b3b      	ldrb	r3, [r7, #12]
 80025a8:	b21b      	sxth	r3, r3
 80025aa:	4313      	orrs	r3, r2
 80025ac:	b21b      	sxth	r3, r3
 80025ae:	837b      	strh	r3, [r7, #26]

	uint16_t gx = (( uint16_t) data[7] ) << 8 | data[6];
 80025b0:	7bfb      	ldrb	r3, [r7, #15]
 80025b2:	021b      	lsls	r3, r3, #8
 80025b4:	b21a      	sxth	r2, r3
 80025b6:	7bbb      	ldrb	r3, [r7, #14]
 80025b8:	b21b      	sxth	r3, r3
 80025ba:	4313      	orrs	r3, r2
 80025bc:	b21b      	sxth	r3, r3
 80025be:	833b      	strh	r3, [r7, #24]
	uint16_t gy = (( uint16_t) data[9] ) << 8 | data[8];
 80025c0:	7c7b      	ldrb	r3, [r7, #17]
 80025c2:	021b      	lsls	r3, r3, #8
 80025c4:	b21a      	sxth	r2, r3
 80025c6:	7c3b      	ldrb	r3, [r7, #16]
 80025c8:	b21b      	sxth	r3, r3
 80025ca:	4313      	orrs	r3, r2
 80025cc:	b21b      	sxth	r3, r3
 80025ce:	82fb      	strh	r3, [r7, #22]
	uint16_t gz = (( uint16_t) data[11]) << 8 | data[10];
 80025d0:	7cfb      	ldrb	r3, [r7, #19]
 80025d2:	021b      	lsls	r3, r3, #8
 80025d4:	b21a      	sxth	r2, r3
 80025d6:	7cbb      	ldrb	r3, [r7, #18]
 80025d8:	b21b      	sxth	r3, r3
 80025da:	4313      	orrs	r3, r2
 80025dc:	b21b      	sxth	r3, r3
 80025de:	82bb      	strh	r3, [r7, #20]

	acc->x = uint2int_16bit(ax)*scaleFactor_acc;
 80025e0:	8bfb      	ldrh	r3, [r7, #30]
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7fe fe0a 	bl	80011fc <uint2int_16bit>
 80025e8:	4603      	mov	r3, r0
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7fd ff02 	bl	80003f4 <__aeabi_i2d>
 80025f0:	4b3f      	ldr	r3, [pc, #252]	@ (80026f0 <QMI8658_GetInertiaData_NoCalibration+0x188>)
 80025f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025f6:	f7fd ff67 	bl	80004c8 <__aeabi_dmul>
 80025fa:	4602      	mov	r2, r0
 80025fc:	460b      	mov	r3, r1
 80025fe:	4610      	mov	r0, r2
 8002600:	4619      	mov	r1, r3
 8002602:	f7fe fa11 	bl	8000a28 <__aeabi_d2f>
 8002606:	4602      	mov	r2, r0
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	601a      	str	r2, [r3, #0]
	acc->y = uint2int_16bit(ay)*scaleFactor_acc;
 800260c:	8bbb      	ldrh	r3, [r7, #28]
 800260e:	4618      	mov	r0, r3
 8002610:	f7fe fdf4 	bl	80011fc <uint2int_16bit>
 8002614:	4603      	mov	r3, r0
 8002616:	4618      	mov	r0, r3
 8002618:	f7fd feec 	bl	80003f4 <__aeabi_i2d>
 800261c:	4b34      	ldr	r3, [pc, #208]	@ (80026f0 <QMI8658_GetInertiaData_NoCalibration+0x188>)
 800261e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002622:	f7fd ff51 	bl	80004c8 <__aeabi_dmul>
 8002626:	4602      	mov	r2, r0
 8002628:	460b      	mov	r3, r1
 800262a:	4610      	mov	r0, r2
 800262c:	4619      	mov	r1, r3
 800262e:	f7fe f9fb 	bl	8000a28 <__aeabi_d2f>
 8002632:	4602      	mov	r2, r0
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	605a      	str	r2, [r3, #4]
	acc->z = uint2int_16bit(az)*scaleFactor_acc;
 8002638:	8b7b      	ldrh	r3, [r7, #26]
 800263a:	4618      	mov	r0, r3
 800263c:	f7fe fdde 	bl	80011fc <uint2int_16bit>
 8002640:	4603      	mov	r3, r0
 8002642:	4618      	mov	r0, r3
 8002644:	f7fd fed6 	bl	80003f4 <__aeabi_i2d>
 8002648:	4b29      	ldr	r3, [pc, #164]	@ (80026f0 <QMI8658_GetInertiaData_NoCalibration+0x188>)
 800264a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800264e:	f7fd ff3b 	bl	80004c8 <__aeabi_dmul>
 8002652:	4602      	mov	r2, r0
 8002654:	460b      	mov	r3, r1
 8002656:	4610      	mov	r0, r2
 8002658:	4619      	mov	r1, r3
 800265a:	f7fe f9e5 	bl	8000a28 <__aeabi_d2f>
 800265e:	4602      	mov	r2, r0
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	609a      	str	r2, [r3, #8]

	ang->x = uint2int_16bit(gx)*scaleFactor_ang;
 8002664:	8b3b      	ldrh	r3, [r7, #24]
 8002666:	4618      	mov	r0, r3
 8002668:	f7fe fdc8 	bl	80011fc <uint2int_16bit>
 800266c:	4603      	mov	r3, r0
 800266e:	4618      	mov	r0, r3
 8002670:	f7fd fec0 	bl	80003f4 <__aeabi_i2d>
 8002674:	4b1f      	ldr	r3, [pc, #124]	@ (80026f4 <QMI8658_GetInertiaData_NoCalibration+0x18c>)
 8002676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800267a:	f7fd ff25 	bl	80004c8 <__aeabi_dmul>
 800267e:	4602      	mov	r2, r0
 8002680:	460b      	mov	r3, r1
 8002682:	4610      	mov	r0, r2
 8002684:	4619      	mov	r1, r3
 8002686:	f7fe f9cf 	bl	8000a28 <__aeabi_d2f>
 800268a:	4602      	mov	r2, r0
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	601a      	str	r2, [r3, #0]
	ang->y = uint2int_16bit(gy)*scaleFactor_ang;
 8002690:	8afb      	ldrh	r3, [r7, #22]
 8002692:	4618      	mov	r0, r3
 8002694:	f7fe fdb2 	bl	80011fc <uint2int_16bit>
 8002698:	4603      	mov	r3, r0
 800269a:	4618      	mov	r0, r3
 800269c:	f7fd feaa 	bl	80003f4 <__aeabi_i2d>
 80026a0:	4b14      	ldr	r3, [pc, #80]	@ (80026f4 <QMI8658_GetInertiaData_NoCalibration+0x18c>)
 80026a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a6:	f7fd ff0f 	bl	80004c8 <__aeabi_dmul>
 80026aa:	4602      	mov	r2, r0
 80026ac:	460b      	mov	r3, r1
 80026ae:	4610      	mov	r0, r2
 80026b0:	4619      	mov	r1, r3
 80026b2:	f7fe f9b9 	bl	8000a28 <__aeabi_d2f>
 80026b6:	4602      	mov	r2, r0
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	605a      	str	r2, [r3, #4]
	ang->z = uint2int_16bit(gz)*scaleFactor_ang;
 80026bc:	8abb      	ldrh	r3, [r7, #20]
 80026be:	4618      	mov	r0, r3
 80026c0:	f7fe fd9c 	bl	80011fc <uint2int_16bit>
 80026c4:	4603      	mov	r3, r0
 80026c6:	4618      	mov	r0, r3
 80026c8:	f7fd fe94 	bl	80003f4 <__aeabi_i2d>
 80026cc:	4b09      	ldr	r3, [pc, #36]	@ (80026f4 <QMI8658_GetInertiaData_NoCalibration+0x18c>)
 80026ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026d2:	f7fd fef9 	bl	80004c8 <__aeabi_dmul>
 80026d6:	4602      	mov	r2, r0
 80026d8:	460b      	mov	r3, r1
 80026da:	4610      	mov	r0, r2
 80026dc:	4619      	mov	r1, r3
 80026de:	f7fe f9a3 	bl	8000a28 <__aeabi_d2f>
 80026e2:	4602      	mov	r2, r0
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	609a      	str	r2, [r3, #8]
}
 80026e8:	bf00      	nop
 80026ea:	3720      	adds	r7, #32
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	200001c0 	.word	0x200001c0
 80026f4:	200001c8 	.word	0x200001c8

080026f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b085      	sub	sp, #20
 80026fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80026fe:	4b15      	ldr	r3, [pc, #84]	@ (8002754 <HAL_MspInit+0x5c>)
 8002700:	699b      	ldr	r3, [r3, #24]
 8002702:	4a14      	ldr	r2, [pc, #80]	@ (8002754 <HAL_MspInit+0x5c>)
 8002704:	f043 0301 	orr.w	r3, r3, #1
 8002708:	6193      	str	r3, [r2, #24]
 800270a:	4b12      	ldr	r3, [pc, #72]	@ (8002754 <HAL_MspInit+0x5c>)
 800270c:	699b      	ldr	r3, [r3, #24]
 800270e:	f003 0301 	and.w	r3, r3, #1
 8002712:	60bb      	str	r3, [r7, #8]
 8002714:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002716:	4b0f      	ldr	r3, [pc, #60]	@ (8002754 <HAL_MspInit+0x5c>)
 8002718:	69db      	ldr	r3, [r3, #28]
 800271a:	4a0e      	ldr	r2, [pc, #56]	@ (8002754 <HAL_MspInit+0x5c>)
 800271c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002720:	61d3      	str	r3, [r2, #28]
 8002722:	4b0c      	ldr	r3, [pc, #48]	@ (8002754 <HAL_MspInit+0x5c>)
 8002724:	69db      	ldr	r3, [r3, #28]
 8002726:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800272a:	607b      	str	r3, [r7, #4]
 800272c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800272e:	4b0a      	ldr	r3, [pc, #40]	@ (8002758 <HAL_MspInit+0x60>)
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	60fb      	str	r3, [r7, #12]
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800273a:	60fb      	str	r3, [r7, #12]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002742:	60fb      	str	r3, [r7, #12]
 8002744:	4a04      	ldr	r2, [pc, #16]	@ (8002758 <HAL_MspInit+0x60>)
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800274a:	bf00      	nop
 800274c:	3714      	adds	r7, #20
 800274e:	46bd      	mov	sp, r7
 8002750:	bc80      	pop	{r7}
 8002752:	4770      	bx	lr
 8002754:	40021000 	.word	0x40021000
 8002758:	40010000 	.word	0x40010000

0800275c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002760:	bf00      	nop
 8002762:	e7fd      	b.n	8002760 <NMI_Handler+0x4>

08002764 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002768:	bf00      	nop
 800276a:	e7fd      	b.n	8002768 <HardFault_Handler+0x4>

0800276c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002770:	bf00      	nop
 8002772:	e7fd      	b.n	8002770 <MemManage_Handler+0x4>

08002774 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002778:	bf00      	nop
 800277a:	e7fd      	b.n	8002778 <BusFault_Handler+0x4>

0800277c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002780:	bf00      	nop
 8002782:	e7fd      	b.n	8002780 <UsageFault_Handler+0x4>

08002784 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002788:	bf00      	nop
 800278a:	46bd      	mov	sp, r7
 800278c:	bc80      	pop	{r7}
 800278e:	4770      	bx	lr

08002790 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002794:	bf00      	nop
 8002796:	46bd      	mov	sp, r7
 8002798:	bc80      	pop	{r7}
 800279a:	4770      	bx	lr

0800279c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027a0:	bf00      	nop
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bc80      	pop	{r7}
 80027a6:	4770      	bx	lr

080027a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027ac:	f000 fa72 	bl	8002c94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027b0:	bf00      	nop
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80027b8:	4802      	ldr	r0, [pc, #8]	@ (80027c4 <DMA1_Channel6_IRQHandler+0x10>)
 80027ba:	f000 ff39 	bl	8003630 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80027be:	bf00      	nop
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	200002a4 	.word	0x200002a4

080027c8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80027cc:	4802      	ldr	r0, [pc, #8]	@ (80027d8 <DMA1_Channel7_IRQHandler+0x10>)
 80027ce:	f000 ff2f 	bl	8003630 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80027d2:	bf00      	nop
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	20000260 	.word	0x20000260

080027dc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80027e0:	4802      	ldr	r0, [pc, #8]	@ (80027ec <I2C1_EV_IRQHandler+0x10>)
 80027e2:	f001 fedf 	bl	80045a4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80027e6:	bf00      	nop
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	20000100 	.word	0x20000100

080027f0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80027f4:	4802      	ldr	r0, [pc, #8]	@ (8002800 <I2C1_ER_IRQHandler+0x10>)
 80027f6:	f002 f828 	bl	800484a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80027fa:	bf00      	nop
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	20000100 	.word	0x20000100

08002804 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002808:	4802      	ldr	r0, [pc, #8]	@ (8002814 <USART2_IRQHandler+0x10>)
 800280a:	f005 fa0f 	bl	8007c2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800280e:	bf00      	nop
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	20000218 	.word	0x20000218

08002818 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800281c:	bf00      	nop
 800281e:	46bd      	mov	sp, r7
 8002820:	bc80      	pop	{r7}
 8002822:	4770      	bx	lr

08002824 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b092      	sub	sp, #72	@ 0x48
 8002828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800282a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800282e:	2200      	movs	r2, #0
 8002830:	601a      	str	r2, [r3, #0]
 8002832:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002834:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002838:	2200      	movs	r2, #0
 800283a:	601a      	str	r2, [r3, #0]
 800283c:	605a      	str	r2, [r3, #4]
 800283e:	609a      	str	r2, [r3, #8]
 8002840:	60da      	str	r2, [r3, #12]
 8002842:	611a      	str	r2, [r3, #16]
 8002844:	615a      	str	r2, [r3, #20]
 8002846:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002848:	1d3b      	adds	r3, r7, #4
 800284a:	2220      	movs	r2, #32
 800284c:	2100      	movs	r1, #0
 800284e:	4618      	mov	r0, r3
 8002850:	f006 f8e4 	bl	8008a1c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002854:	4b45      	ldr	r3, [pc, #276]	@ (800296c <MX_TIM1_Init+0x148>)
 8002856:	4a46      	ldr	r2, [pc, #280]	@ (8002970 <MX_TIM1_Init+0x14c>)
 8002858:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8-1;
 800285a:	4b44      	ldr	r3, [pc, #272]	@ (800296c <MX_TIM1_Init+0x148>)
 800285c:	2207      	movs	r2, #7
 800285e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002860:	4b42      	ldr	r3, [pc, #264]	@ (800296c <MX_TIM1_Init+0x148>)
 8002862:	2200      	movs	r2, #0
 8002864:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024-1;
 8002866:	4b41      	ldr	r3, [pc, #260]	@ (800296c <MX_TIM1_Init+0x148>)
 8002868:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 800286c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800286e:	4b3f      	ldr	r3, [pc, #252]	@ (800296c <MX_TIM1_Init+0x148>)
 8002870:	2200      	movs	r2, #0
 8002872:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002874:	4b3d      	ldr	r3, [pc, #244]	@ (800296c <MX_TIM1_Init+0x148>)
 8002876:	2200      	movs	r2, #0
 8002878:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800287a:	4b3c      	ldr	r3, [pc, #240]	@ (800296c <MX_TIM1_Init+0x148>)
 800287c:	2200      	movs	r2, #0
 800287e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002880:	483a      	ldr	r0, [pc, #232]	@ (800296c <MX_TIM1_Init+0x148>)
 8002882:	f004 fbd3 	bl	800702c <HAL_TIM_PWM_Init>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 800288c:	f7ff fc1f 	bl	80020ce <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002890:	2300      	movs	r3, #0
 8002892:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002894:	2300      	movs	r3, #0
 8002896:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002898:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800289c:	4619      	mov	r1, r3
 800289e:	4833      	ldr	r0, [pc, #204]	@ (800296c <MX_TIM1_Init+0x148>)
 80028a0:	f004 ffe0 	bl	8007864 <HAL_TIMEx_MasterConfigSynchronization>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d001      	beq.n	80028ae <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80028aa:	f7ff fc10 	bl	80020ce <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028ae:	2360      	movs	r3, #96	@ 0x60
 80028b0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80028b2:	2300      	movs	r3, #0
 80028b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028b6:	2300      	movs	r3, #0
 80028b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80028ba:	2300      	movs	r3, #0
 80028bc:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028be:	2300      	movs	r3, #0
 80028c0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80028c2:	2300      	movs	r3, #0
 80028c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80028c6:	2300      	movs	r3, #0
 80028c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028ce:	2200      	movs	r2, #0
 80028d0:	4619      	mov	r1, r3
 80028d2:	4826      	ldr	r0, [pc, #152]	@ (800296c <MX_TIM1_Init+0x148>)
 80028d4:	f004 fcea 	bl	80072ac <HAL_TIM_PWM_ConfigChannel>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80028de:	f7ff fbf6 	bl	80020ce <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80028e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028e6:	2204      	movs	r2, #4
 80028e8:	4619      	mov	r1, r3
 80028ea:	4820      	ldr	r0, [pc, #128]	@ (800296c <MX_TIM1_Init+0x148>)
 80028ec:	f004 fcde 	bl	80072ac <HAL_TIM_PWM_ConfigChannel>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80028f6:	f7ff fbea 	bl	80020ce <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80028fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028fe:	2208      	movs	r2, #8
 8002900:	4619      	mov	r1, r3
 8002902:	481a      	ldr	r0, [pc, #104]	@ (800296c <MX_TIM1_Init+0x148>)
 8002904:	f004 fcd2 	bl	80072ac <HAL_TIM_PWM_ConfigChannel>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 800290e:	f7ff fbde 	bl	80020ce <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002912:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002916:	220c      	movs	r2, #12
 8002918:	4619      	mov	r1, r3
 800291a:	4814      	ldr	r0, [pc, #80]	@ (800296c <MX_TIM1_Init+0x148>)
 800291c:	f004 fcc6 	bl	80072ac <HAL_TIM_PWM_ConfigChannel>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d001      	beq.n	800292a <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8002926:	f7ff fbd2 	bl	80020ce <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800292a:	2300      	movs	r3, #0
 800292c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800292e:	2300      	movs	r3, #0
 8002930:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002932:	2300      	movs	r3, #0
 8002934:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002936:	2300      	movs	r3, #0
 8002938:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800293a:	2300      	movs	r3, #0
 800293c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800293e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002942:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002944:	2300      	movs	r3, #0
 8002946:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002948:	1d3b      	adds	r3, r7, #4
 800294a:	4619      	mov	r1, r3
 800294c:	4807      	ldr	r0, [pc, #28]	@ (800296c <MX_TIM1_Init+0x148>)
 800294e:	f004 ffe7 	bl	8007920 <HAL_TIMEx_ConfigBreakDeadTime>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d001      	beq.n	800295c <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8002958:	f7ff fbb9 	bl	80020ce <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800295c:	4803      	ldr	r0, [pc, #12]	@ (800296c <MX_TIM1_Init+0x148>)
 800295e:	f000 f827 	bl	80029b0 <HAL_TIM_MspPostInit>

}
 8002962:	bf00      	nop
 8002964:	3748      	adds	r7, #72	@ 0x48
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	200001d0 	.word	0x200001d0
 8002970:	40012c00 	.word	0x40012c00

08002974 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002974:	b480      	push	{r7}
 8002976:	b085      	sub	sp, #20
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a09      	ldr	r2, [pc, #36]	@ (80029a8 <HAL_TIM_PWM_MspInit+0x34>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d10b      	bne.n	800299e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002986:	4b09      	ldr	r3, [pc, #36]	@ (80029ac <HAL_TIM_PWM_MspInit+0x38>)
 8002988:	699b      	ldr	r3, [r3, #24]
 800298a:	4a08      	ldr	r2, [pc, #32]	@ (80029ac <HAL_TIM_PWM_MspInit+0x38>)
 800298c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002990:	6193      	str	r3, [r2, #24]
 8002992:	4b06      	ldr	r3, [pc, #24]	@ (80029ac <HAL_TIM_PWM_MspInit+0x38>)
 8002994:	699b      	ldr	r3, [r3, #24]
 8002996:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800299a:	60fb      	str	r3, [r7, #12]
 800299c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800299e:	bf00      	nop
 80029a0:	3714      	adds	r7, #20
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bc80      	pop	{r7}
 80029a6:	4770      	bx	lr
 80029a8:	40012c00 	.word	0x40012c00
 80029ac:	40021000 	.word	0x40021000

080029b0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b088      	sub	sp, #32
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b8:	f107 0310 	add.w	r3, r7, #16
 80029bc:	2200      	movs	r2, #0
 80029be:	601a      	str	r2, [r3, #0]
 80029c0:	605a      	str	r2, [r3, #4]
 80029c2:	609a      	str	r2, [r3, #8]
 80029c4:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a10      	ldr	r2, [pc, #64]	@ (8002a0c <HAL_TIM_MspPostInit+0x5c>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d118      	bne.n	8002a02 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002a10 <HAL_TIM_MspPostInit+0x60>)
 80029d2:	699b      	ldr	r3, [r3, #24]
 80029d4:	4a0e      	ldr	r2, [pc, #56]	@ (8002a10 <HAL_TIM_MspPostInit+0x60>)
 80029d6:	f043 0304 	orr.w	r3, r3, #4
 80029da:	6193      	str	r3, [r2, #24]
 80029dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002a10 <HAL_TIM_MspPostInit+0x60>)
 80029de:	699b      	ldr	r3, [r3, #24]
 80029e0:	f003 0304 	and.w	r3, r3, #4
 80029e4:	60fb      	str	r3, [r7, #12]
 80029e6:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80029e8:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80029ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ee:	2302      	movs	r3, #2
 80029f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f2:	2302      	movs	r3, #2
 80029f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029f6:	f107 0310 	add.w	r3, r7, #16
 80029fa:	4619      	mov	r1, r3
 80029fc:	4805      	ldr	r0, [pc, #20]	@ (8002a14 <HAL_TIM_MspPostInit+0x64>)
 80029fe:	f000 ff57 	bl	80038b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002a02:	bf00      	nop
 8002a04:	3720      	adds	r7, #32
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	40012c00 	.word	0x40012c00
 8002a10:	40021000 	.word	0x40021000
 8002a14:	40010800 	.word	0x40010800

08002a18 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a1c:	4b11      	ldr	r3, [pc, #68]	@ (8002a64 <MX_USART2_UART_Init+0x4c>)
 8002a1e:	4a12      	ldr	r2, [pc, #72]	@ (8002a68 <MX_USART2_UART_Init+0x50>)
 8002a20:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002a22:	4b10      	ldr	r3, [pc, #64]	@ (8002a64 <MX_USART2_UART_Init+0x4c>)
 8002a24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002a28:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a2a:	4b0e      	ldr	r3, [pc, #56]	@ (8002a64 <MX_USART2_UART_Init+0x4c>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a30:	4b0c      	ldr	r3, [pc, #48]	@ (8002a64 <MX_USART2_UART_Init+0x4c>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a36:	4b0b      	ldr	r3, [pc, #44]	@ (8002a64 <MX_USART2_UART_Init+0x4c>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a3c:	4b09      	ldr	r3, [pc, #36]	@ (8002a64 <MX_USART2_UART_Init+0x4c>)
 8002a3e:	220c      	movs	r2, #12
 8002a40:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a42:	4b08      	ldr	r3, [pc, #32]	@ (8002a64 <MX_USART2_UART_Init+0x4c>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a48:	4b06      	ldr	r3, [pc, #24]	@ (8002a64 <MX_USART2_UART_Init+0x4c>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a4e:	4805      	ldr	r0, [pc, #20]	@ (8002a64 <MX_USART2_UART_Init+0x4c>)
 8002a50:	f004 ffb7 	bl	80079c2 <HAL_UART_Init>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002a5a:	f7ff fb38 	bl	80020ce <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a5e:	bf00      	nop
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	20000218 	.word	0x20000218
 8002a68:	40004400 	.word	0x40004400

08002a6c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b088      	sub	sp, #32
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a74:	f107 0310 	add.w	r3, r7, #16
 8002a78:	2200      	movs	r2, #0
 8002a7a:	601a      	str	r2, [r3, #0]
 8002a7c:	605a      	str	r2, [r3, #4]
 8002a7e:	609a      	str	r2, [r3, #8]
 8002a80:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a46      	ldr	r2, [pc, #280]	@ (8002ba0 <HAL_UART_MspInit+0x134>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	f040 8084 	bne.w	8002b96 <HAL_UART_MspInit+0x12a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a8e:	4b45      	ldr	r3, [pc, #276]	@ (8002ba4 <HAL_UART_MspInit+0x138>)
 8002a90:	69db      	ldr	r3, [r3, #28]
 8002a92:	4a44      	ldr	r2, [pc, #272]	@ (8002ba4 <HAL_UART_MspInit+0x138>)
 8002a94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a98:	61d3      	str	r3, [r2, #28]
 8002a9a:	4b42      	ldr	r3, [pc, #264]	@ (8002ba4 <HAL_UART_MspInit+0x138>)
 8002a9c:	69db      	ldr	r3, [r3, #28]
 8002a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aa2:	60fb      	str	r3, [r7, #12]
 8002aa4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aa6:	4b3f      	ldr	r3, [pc, #252]	@ (8002ba4 <HAL_UART_MspInit+0x138>)
 8002aa8:	699b      	ldr	r3, [r3, #24]
 8002aaa:	4a3e      	ldr	r2, [pc, #248]	@ (8002ba4 <HAL_UART_MspInit+0x138>)
 8002aac:	f043 0304 	orr.w	r3, r3, #4
 8002ab0:	6193      	str	r3, [r2, #24]
 8002ab2:	4b3c      	ldr	r3, [pc, #240]	@ (8002ba4 <HAL_UART_MspInit+0x138>)
 8002ab4:	699b      	ldr	r3, [r3, #24]
 8002ab6:	f003 0304 	and.w	r3, r3, #4
 8002aba:	60bb      	str	r3, [r7, #8]
 8002abc:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002abe:	2304      	movs	r3, #4
 8002ac0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aca:	f107 0310 	add.w	r3, r7, #16
 8002ace:	4619      	mov	r1, r3
 8002ad0:	4835      	ldr	r0, [pc, #212]	@ (8002ba8 <HAL_UART_MspInit+0x13c>)
 8002ad2:	f000 feed 	bl	80038b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002ad6:	2308      	movs	r3, #8
 8002ad8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ada:	2300      	movs	r3, #0
 8002adc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ae2:	f107 0310 	add.w	r3, r7, #16
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	482f      	ldr	r0, [pc, #188]	@ (8002ba8 <HAL_UART_MspInit+0x13c>)
 8002aea:	f000 fee1 	bl	80038b0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8002aee:	4b2f      	ldr	r3, [pc, #188]	@ (8002bac <HAL_UART_MspInit+0x140>)
 8002af0:	4a2f      	ldr	r2, [pc, #188]	@ (8002bb0 <HAL_UART_MspInit+0x144>)
 8002af2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002af4:	4b2d      	ldr	r3, [pc, #180]	@ (8002bac <HAL_UART_MspInit+0x140>)
 8002af6:	2210      	movs	r2, #16
 8002af8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002afa:	4b2c      	ldr	r3, [pc, #176]	@ (8002bac <HAL_UART_MspInit+0x140>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b00:	4b2a      	ldr	r3, [pc, #168]	@ (8002bac <HAL_UART_MspInit+0x140>)
 8002b02:	2280      	movs	r2, #128	@ 0x80
 8002b04:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b06:	4b29      	ldr	r3, [pc, #164]	@ (8002bac <HAL_UART_MspInit+0x140>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b0c:	4b27      	ldr	r3, [pc, #156]	@ (8002bac <HAL_UART_MspInit+0x140>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002b12:	4b26      	ldr	r3, [pc, #152]	@ (8002bac <HAL_UART_MspInit+0x140>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002b18:	4b24      	ldr	r3, [pc, #144]	@ (8002bac <HAL_UART_MspInit+0x140>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002b1e:	4823      	ldr	r0, [pc, #140]	@ (8002bac <HAL_UART_MspInit+0x140>)
 8002b20:	f000 fc18 	bl	8003354 <HAL_DMA_Init>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d001      	beq.n	8002b2e <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8002b2a:	f7ff fad0 	bl	80020ce <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	4a1e      	ldr	r2, [pc, #120]	@ (8002bac <HAL_UART_MspInit+0x140>)
 8002b32:	639a      	str	r2, [r3, #56]	@ 0x38
 8002b34:	4a1d      	ldr	r2, [pc, #116]	@ (8002bac <HAL_UART_MspInit+0x140>)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8002b3a:	4b1e      	ldr	r3, [pc, #120]	@ (8002bb4 <HAL_UART_MspInit+0x148>)
 8002b3c:	4a1e      	ldr	r2, [pc, #120]	@ (8002bb8 <HAL_UART_MspInit+0x14c>)
 8002b3e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b40:	4b1c      	ldr	r3, [pc, #112]	@ (8002bb4 <HAL_UART_MspInit+0x148>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b46:	4b1b      	ldr	r3, [pc, #108]	@ (8002bb4 <HAL_UART_MspInit+0x148>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b4c:	4b19      	ldr	r3, [pc, #100]	@ (8002bb4 <HAL_UART_MspInit+0x148>)
 8002b4e:	2280      	movs	r2, #128	@ 0x80
 8002b50:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b52:	4b18      	ldr	r3, [pc, #96]	@ (8002bb4 <HAL_UART_MspInit+0x148>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b58:	4b16      	ldr	r3, [pc, #88]	@ (8002bb4 <HAL_UART_MspInit+0x148>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002b5e:	4b15      	ldr	r3, [pc, #84]	@ (8002bb4 <HAL_UART_MspInit+0x148>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002b64:	4b13      	ldr	r3, [pc, #76]	@ (8002bb4 <HAL_UART_MspInit+0x148>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002b6a:	4812      	ldr	r0, [pc, #72]	@ (8002bb4 <HAL_UART_MspInit+0x148>)
 8002b6c:	f000 fbf2 	bl	8003354 <HAL_DMA_Init>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 8002b76:	f7ff faaa 	bl	80020ce <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4a0d      	ldr	r2, [pc, #52]	@ (8002bb4 <HAL_UART_MspInit+0x148>)
 8002b7e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002b80:	4a0c      	ldr	r2, [pc, #48]	@ (8002bb4 <HAL_UART_MspInit+0x148>)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002b86:	2200      	movs	r2, #0
 8002b88:	2100      	movs	r1, #0
 8002b8a:	2026      	movs	r0, #38	@ 0x26
 8002b8c:	f000 fbab 	bl	80032e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002b90:	2026      	movs	r0, #38	@ 0x26
 8002b92:	f000 fbc4 	bl	800331e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002b96:	bf00      	nop
 8002b98:	3720      	adds	r7, #32
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	40004400 	.word	0x40004400
 8002ba4:	40021000 	.word	0x40021000
 8002ba8:	40010800 	.word	0x40010800
 8002bac:	20000260 	.word	0x20000260
 8002bb0:	40020080 	.word	0x40020080
 8002bb4:	200002a4 	.word	0x200002a4
 8002bb8:	4002006c 	.word	0x4002006c

08002bbc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002bbc:	f7ff fe2c 	bl	8002818 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bc0:	480b      	ldr	r0, [pc, #44]	@ (8002bf0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002bc2:	490c      	ldr	r1, [pc, #48]	@ (8002bf4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002bc4:	4a0c      	ldr	r2, [pc, #48]	@ (8002bf8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002bc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bc8:	e002      	b.n	8002bd0 <LoopCopyDataInit>

08002bca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bce:	3304      	adds	r3, #4

08002bd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bd4:	d3f9      	bcc.n	8002bca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bd6:	4a09      	ldr	r2, [pc, #36]	@ (8002bfc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002bd8:	4c09      	ldr	r4, [pc, #36]	@ (8002c00 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002bda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bdc:	e001      	b.n	8002be2 <LoopFillZerobss>

08002bde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002be0:	3204      	adds	r2, #4

08002be2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002be2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002be4:	d3fb      	bcc.n	8002bde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002be6:	f005 ff27 	bl	8008a38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002bea:	f7ff f94d 	bl	8001e88 <main>
  bx lr
 8002bee:	4770      	bx	lr
  ldr r0, =_sdata
 8002bf0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bf4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002bf8:	08009bb0 	.word	0x08009bb0
  ldr r2, =_sbss
 8002bfc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002c00:	20000424 	.word	0x20000424

08002c04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c04:	e7fe      	b.n	8002c04 <ADC1_2_IRQHandler>
	...

08002c08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c0c:	4b08      	ldr	r3, [pc, #32]	@ (8002c30 <HAL_Init+0x28>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a07      	ldr	r2, [pc, #28]	@ (8002c30 <HAL_Init+0x28>)
 8002c12:	f043 0310 	orr.w	r3, r3, #16
 8002c16:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c18:	2003      	movs	r0, #3
 8002c1a:	f000 fb59 	bl	80032d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c1e:	200f      	movs	r0, #15
 8002c20:	f000 f808 	bl	8002c34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c24:	f7ff fd68 	bl	80026f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c28:	2300      	movs	r3, #0
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	40022000 	.word	0x40022000

08002c34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c3c:	4b12      	ldr	r3, [pc, #72]	@ (8002c88 <HAL_InitTick+0x54>)
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	4b12      	ldr	r3, [pc, #72]	@ (8002c8c <HAL_InitTick+0x58>)
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	4619      	mov	r1, r3
 8002c46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c52:	4618      	mov	r0, r3
 8002c54:	f000 fb71 	bl	800333a <HAL_SYSTICK_Config>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e00e      	b.n	8002c80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2b0f      	cmp	r3, #15
 8002c66:	d80a      	bhi.n	8002c7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c68:	2200      	movs	r2, #0
 8002c6a:	6879      	ldr	r1, [r7, #4]
 8002c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c70:	f000 fb39 	bl	80032e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c74:	4a06      	ldr	r2, [pc, #24]	@ (8002c90 <HAL_InitTick+0x5c>)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	e000      	b.n	8002c80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3708      	adds	r7, #8
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	20000004 	.word	0x20000004
 8002c8c:	2000000c 	.word	0x2000000c
 8002c90:	20000008 	.word	0x20000008

08002c94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c98:	4b05      	ldr	r3, [pc, #20]	@ (8002cb0 <HAL_IncTick+0x1c>)
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	4b05      	ldr	r3, [pc, #20]	@ (8002cb4 <HAL_IncTick+0x20>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4413      	add	r3, r2
 8002ca4:	4a03      	ldr	r2, [pc, #12]	@ (8002cb4 <HAL_IncTick+0x20>)
 8002ca6:	6013      	str	r3, [r2, #0]
}
 8002ca8:	bf00      	nop
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bc80      	pop	{r7}
 8002cae:	4770      	bx	lr
 8002cb0:	2000000c 	.word	0x2000000c
 8002cb4:	200002e8 	.word	0x200002e8

08002cb8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	af00      	add	r7, sp, #0
  return uwTick;
 8002cbc:	4b02      	ldr	r3, [pc, #8]	@ (8002cc8 <HAL_GetTick+0x10>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bc80      	pop	{r7}
 8002cc6:	4770      	bx	lr
 8002cc8:	200002e8 	.word	0x200002e8

08002ccc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b084      	sub	sp, #16
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cd4:	f7ff fff0 	bl	8002cb8 <HAL_GetTick>
 8002cd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce4:	d005      	beq.n	8002cf2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ce6:	4b0a      	ldr	r3, [pc, #40]	@ (8002d10 <HAL_Delay+0x44>)
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	461a      	mov	r2, r3
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	4413      	add	r3, r2
 8002cf0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002cf2:	bf00      	nop
 8002cf4:	f7ff ffe0 	bl	8002cb8 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	68fa      	ldr	r2, [r7, #12]
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d8f7      	bhi.n	8002cf4 <HAL_Delay+0x28>
  {
  }
}
 8002d04:	bf00      	nop
 8002d06:	bf00      	nop
 8002d08:	3710      	adds	r7, #16
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	2000000c 	.word	0x2000000c

08002d14 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b086      	sub	sp, #24
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002d20:	2300      	movs	r3, #0
 8002d22:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002d24:	2300      	movs	r3, #0
 8002d26:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d101      	bne.n	8002d36 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e0be      	b.n	8002eb4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d109      	bne.n	8002d58 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f7fe f9f0 	bl	8001138 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	f000 f9ab 	bl	80030b4 <ADC_ConversionStop_Disable>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d66:	f003 0310 	and.w	r3, r3, #16
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	f040 8099 	bne.w	8002ea2 <HAL_ADC_Init+0x18e>
 8002d70:	7dfb      	ldrb	r3, [r7, #23]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	f040 8095 	bne.w	8002ea2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d7c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002d80:	f023 0302 	bic.w	r3, r3, #2
 8002d84:	f043 0202 	orr.w	r2, r3, #2
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002d94:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	7b1b      	ldrb	r3, [r3, #12]
 8002d9a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002d9c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002d9e:	68ba      	ldr	r2, [r7, #8]
 8002da0:	4313      	orrs	r3, r2
 8002da2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002dac:	d003      	beq.n	8002db6 <HAL_ADC_Init+0xa2>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d102      	bne.n	8002dbc <HAL_ADC_Init+0xa8>
 8002db6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002dba:	e000      	b.n	8002dbe <HAL_ADC_Init+0xaa>
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	7d1b      	ldrb	r3, [r3, #20]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d119      	bne.n	8002e00 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	7b1b      	ldrb	r3, [r3, #12]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d109      	bne.n	8002de8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	699b      	ldr	r3, [r3, #24]
 8002dd8:	3b01      	subs	r3, #1
 8002dda:	035a      	lsls	r2, r3, #13
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002de4:	613b      	str	r3, [r7, #16]
 8002de6:	e00b      	b.n	8002e00 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dec:	f043 0220 	orr.w	r2, r3, #32
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002df8:	f043 0201 	orr.w	r2, r3, #1
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	693a      	ldr	r2, [r7, #16]
 8002e10:	430a      	orrs	r2, r1
 8002e12:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	689a      	ldr	r2, [r3, #8]
 8002e1a:	4b28      	ldr	r3, [pc, #160]	@ (8002ebc <HAL_ADC_Init+0x1a8>)
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	6812      	ldr	r2, [r2, #0]
 8002e22:	68b9      	ldr	r1, [r7, #8]
 8002e24:	430b      	orrs	r3, r1
 8002e26:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e30:	d003      	beq.n	8002e3a <HAL_ADC_Init+0x126>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d104      	bne.n	8002e44 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	691b      	ldr	r3, [r3, #16]
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	051b      	lsls	r3, r3, #20
 8002e42:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e4a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	68fa      	ldr	r2, [r7, #12]
 8002e54:	430a      	orrs	r2, r1
 8002e56:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	689a      	ldr	r2, [r3, #8]
 8002e5e:	4b18      	ldr	r3, [pc, #96]	@ (8002ec0 <HAL_ADC_Init+0x1ac>)
 8002e60:	4013      	ands	r3, r2
 8002e62:	68ba      	ldr	r2, [r7, #8]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d10b      	bne.n	8002e80 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e72:	f023 0303 	bic.w	r3, r3, #3
 8002e76:	f043 0201 	orr.w	r2, r3, #1
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002e7e:	e018      	b.n	8002eb2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e84:	f023 0312 	bic.w	r3, r3, #18
 8002e88:	f043 0210 	orr.w	r2, r3, #16
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e94:	f043 0201 	orr.w	r2, r3, #1
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002ea0:	e007      	b.n	8002eb2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea6:	f043 0210 	orr.w	r2, r3, #16
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002eb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3718      	adds	r7, #24
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	ffe1f7fd 	.word	0xffe1f7fd
 8002ec0:	ff1f0efe 	.word	0xff1f0efe

08002ec4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002ec4:	b480      	push	{r7}
 8002ec6:	b085      	sub	sp, #20
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d101      	bne.n	8002ee4 <HAL_ADC_ConfigChannel+0x20>
 8002ee0:	2302      	movs	r3, #2
 8002ee2:	e0dc      	b.n	800309e <HAL_ADC_ConfigChannel+0x1da>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	2b06      	cmp	r3, #6
 8002ef2:	d81c      	bhi.n	8002f2e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	685a      	ldr	r2, [r3, #4]
 8002efe:	4613      	mov	r3, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	4413      	add	r3, r2
 8002f04:	3b05      	subs	r3, #5
 8002f06:	221f      	movs	r2, #31
 8002f08:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0c:	43db      	mvns	r3, r3
 8002f0e:	4019      	ands	r1, r3
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	6818      	ldr	r0, [r3, #0]
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	685a      	ldr	r2, [r3, #4]
 8002f18:	4613      	mov	r3, r2
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	4413      	add	r3, r2
 8002f1e:	3b05      	subs	r3, #5
 8002f20:	fa00 f203 	lsl.w	r2, r0, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	635a      	str	r2, [r3, #52]	@ 0x34
 8002f2c:	e03c      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	2b0c      	cmp	r3, #12
 8002f34:	d81c      	bhi.n	8002f70 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	4613      	mov	r3, r2
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	4413      	add	r3, r2
 8002f46:	3b23      	subs	r3, #35	@ 0x23
 8002f48:	221f      	movs	r2, #31
 8002f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4e:	43db      	mvns	r3, r3
 8002f50:	4019      	ands	r1, r3
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	6818      	ldr	r0, [r3, #0]
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	685a      	ldr	r2, [r3, #4]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	4413      	add	r3, r2
 8002f60:	3b23      	subs	r3, #35	@ 0x23
 8002f62:	fa00 f203 	lsl.w	r2, r0, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	631a      	str	r2, [r3, #48]	@ 0x30
 8002f6e:	e01b      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	685a      	ldr	r2, [r3, #4]
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	4413      	add	r3, r2
 8002f80:	3b41      	subs	r3, #65	@ 0x41
 8002f82:	221f      	movs	r2, #31
 8002f84:	fa02 f303 	lsl.w	r3, r2, r3
 8002f88:	43db      	mvns	r3, r3
 8002f8a:	4019      	ands	r1, r3
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	6818      	ldr	r0, [r3, #0]
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	685a      	ldr	r2, [r3, #4]
 8002f94:	4613      	mov	r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	4413      	add	r3, r2
 8002f9a:	3b41      	subs	r3, #65	@ 0x41
 8002f9c:	fa00 f203 	lsl.w	r2, r0, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2b09      	cmp	r3, #9
 8002fae:	d91c      	bls.n	8002fea <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	68d9      	ldr	r1, [r3, #12]
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	4613      	mov	r3, r2
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	4413      	add	r3, r2
 8002fc0:	3b1e      	subs	r3, #30
 8002fc2:	2207      	movs	r2, #7
 8002fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc8:	43db      	mvns	r3, r3
 8002fca:	4019      	ands	r1, r3
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	6898      	ldr	r0, [r3, #8]
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	005b      	lsls	r3, r3, #1
 8002fd8:	4413      	add	r3, r2
 8002fda:	3b1e      	subs	r3, #30
 8002fdc:	fa00 f203 	lsl.w	r2, r0, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	430a      	orrs	r2, r1
 8002fe6:	60da      	str	r2, [r3, #12]
 8002fe8:	e019      	b.n	800301e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	6919      	ldr	r1, [r3, #16]
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	4413      	add	r3, r2
 8002ffa:	2207      	movs	r2, #7
 8002ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8003000:	43db      	mvns	r3, r3
 8003002:	4019      	ands	r1, r3
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	6898      	ldr	r0, [r3, #8]
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	4613      	mov	r3, r2
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	4413      	add	r3, r2
 8003012:	fa00 f203 	lsl.w	r2, r0, r3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	430a      	orrs	r2, r1
 800301c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	2b10      	cmp	r3, #16
 8003024:	d003      	beq.n	800302e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800302a:	2b11      	cmp	r3, #17
 800302c:	d132      	bne.n	8003094 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a1d      	ldr	r2, [pc, #116]	@ (80030a8 <HAL_ADC_ConfigChannel+0x1e4>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d125      	bne.n	8003084 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d126      	bne.n	8003094 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003054:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	2b10      	cmp	r3, #16
 800305c:	d11a      	bne.n	8003094 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800305e:	4b13      	ldr	r3, [pc, #76]	@ (80030ac <HAL_ADC_ConfigChannel+0x1e8>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a13      	ldr	r2, [pc, #76]	@ (80030b0 <HAL_ADC_ConfigChannel+0x1ec>)
 8003064:	fba2 2303 	umull	r2, r3, r2, r3
 8003068:	0c9a      	lsrs	r2, r3, #18
 800306a:	4613      	mov	r3, r2
 800306c:	009b      	lsls	r3, r3, #2
 800306e:	4413      	add	r3, r2
 8003070:	005b      	lsls	r3, r3, #1
 8003072:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003074:	e002      	b.n	800307c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	3b01      	subs	r3, #1
 800307a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1f9      	bne.n	8003076 <HAL_ADC_ConfigChannel+0x1b2>
 8003082:	e007      	b.n	8003094 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003088:	f043 0220 	orr.w	r2, r3, #32
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800309c:	7bfb      	ldrb	r3, [r7, #15]
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3714      	adds	r7, #20
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bc80      	pop	{r7}
 80030a6:	4770      	bx	lr
 80030a8:	40012400 	.word	0x40012400
 80030ac:	20000004 	.word	0x20000004
 80030b0:	431bde83 	.word	0x431bde83

080030b4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80030bc:	2300      	movs	r3, #0
 80030be:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	f003 0301 	and.w	r3, r3, #1
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d12e      	bne.n	800312c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	689a      	ldr	r2, [r3, #8]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f022 0201 	bic.w	r2, r2, #1
 80030dc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80030de:	f7ff fdeb 	bl	8002cb8 <HAL_GetTick>
 80030e2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80030e4:	e01b      	b.n	800311e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80030e6:	f7ff fde7 	bl	8002cb8 <HAL_GetTick>
 80030ea:	4602      	mov	r2, r0
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	1ad3      	subs	r3, r2, r3
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	d914      	bls.n	800311e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d10d      	bne.n	800311e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003106:	f043 0210 	orr.w	r2, r3, #16
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003112:	f043 0201 	orr.w	r2, r3, #1
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e007      	b.n	800312e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	f003 0301 	and.w	r3, r3, #1
 8003128:	2b01      	cmp	r3, #1
 800312a:	d0dc      	beq.n	80030e6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3710      	adds	r7, #16
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
	...

08003138 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003138:	b480      	push	{r7}
 800313a:	b085      	sub	sp, #20
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f003 0307 	and.w	r3, r3, #7
 8003146:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003148:	4b0c      	ldr	r3, [pc, #48]	@ (800317c <__NVIC_SetPriorityGrouping+0x44>)
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800314e:	68ba      	ldr	r2, [r7, #8]
 8003150:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003154:	4013      	ands	r3, r2
 8003156:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003160:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003164:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003168:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800316a:	4a04      	ldr	r2, [pc, #16]	@ (800317c <__NVIC_SetPriorityGrouping+0x44>)
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	60d3      	str	r3, [r2, #12]
}
 8003170:	bf00      	nop
 8003172:	3714      	adds	r7, #20
 8003174:	46bd      	mov	sp, r7
 8003176:	bc80      	pop	{r7}
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop
 800317c:	e000ed00 	.word	0xe000ed00

08003180 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003180:	b480      	push	{r7}
 8003182:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003184:	4b04      	ldr	r3, [pc, #16]	@ (8003198 <__NVIC_GetPriorityGrouping+0x18>)
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	0a1b      	lsrs	r3, r3, #8
 800318a:	f003 0307 	and.w	r3, r3, #7
}
 800318e:	4618      	mov	r0, r3
 8003190:	46bd      	mov	sp, r7
 8003192:	bc80      	pop	{r7}
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	e000ed00 	.word	0xe000ed00

0800319c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800319c:	b480      	push	{r7}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	4603      	mov	r3, r0
 80031a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	db0b      	blt.n	80031c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031ae:	79fb      	ldrb	r3, [r7, #7]
 80031b0:	f003 021f 	and.w	r2, r3, #31
 80031b4:	4906      	ldr	r1, [pc, #24]	@ (80031d0 <__NVIC_EnableIRQ+0x34>)
 80031b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ba:	095b      	lsrs	r3, r3, #5
 80031bc:	2001      	movs	r0, #1
 80031be:	fa00 f202 	lsl.w	r2, r0, r2
 80031c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80031c6:	bf00      	nop
 80031c8:	370c      	adds	r7, #12
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bc80      	pop	{r7}
 80031ce:	4770      	bx	lr
 80031d0:	e000e100 	.word	0xe000e100

080031d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	4603      	mov	r3, r0
 80031dc:	6039      	str	r1, [r7, #0]
 80031de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	db0a      	blt.n	80031fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	b2da      	uxtb	r2, r3
 80031ec:	490c      	ldr	r1, [pc, #48]	@ (8003220 <__NVIC_SetPriority+0x4c>)
 80031ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031f2:	0112      	lsls	r2, r2, #4
 80031f4:	b2d2      	uxtb	r2, r2
 80031f6:	440b      	add	r3, r1
 80031f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031fc:	e00a      	b.n	8003214 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	b2da      	uxtb	r2, r3
 8003202:	4908      	ldr	r1, [pc, #32]	@ (8003224 <__NVIC_SetPriority+0x50>)
 8003204:	79fb      	ldrb	r3, [r7, #7]
 8003206:	f003 030f 	and.w	r3, r3, #15
 800320a:	3b04      	subs	r3, #4
 800320c:	0112      	lsls	r2, r2, #4
 800320e:	b2d2      	uxtb	r2, r2
 8003210:	440b      	add	r3, r1
 8003212:	761a      	strb	r2, [r3, #24]
}
 8003214:	bf00      	nop
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	bc80      	pop	{r7}
 800321c:	4770      	bx	lr
 800321e:	bf00      	nop
 8003220:	e000e100 	.word	0xe000e100
 8003224:	e000ed00 	.word	0xe000ed00

08003228 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003228:	b480      	push	{r7}
 800322a:	b089      	sub	sp, #36	@ 0x24
 800322c:	af00      	add	r7, sp, #0
 800322e:	60f8      	str	r0, [r7, #12]
 8003230:	60b9      	str	r1, [r7, #8]
 8003232:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	f003 0307 	and.w	r3, r3, #7
 800323a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	f1c3 0307 	rsb	r3, r3, #7
 8003242:	2b04      	cmp	r3, #4
 8003244:	bf28      	it	cs
 8003246:	2304      	movcs	r3, #4
 8003248:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	3304      	adds	r3, #4
 800324e:	2b06      	cmp	r3, #6
 8003250:	d902      	bls.n	8003258 <NVIC_EncodePriority+0x30>
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	3b03      	subs	r3, #3
 8003256:	e000      	b.n	800325a <NVIC_EncodePriority+0x32>
 8003258:	2300      	movs	r3, #0
 800325a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800325c:	f04f 32ff 	mov.w	r2, #4294967295
 8003260:	69bb      	ldr	r3, [r7, #24]
 8003262:	fa02 f303 	lsl.w	r3, r2, r3
 8003266:	43da      	mvns	r2, r3
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	401a      	ands	r2, r3
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003270:	f04f 31ff 	mov.w	r1, #4294967295
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	fa01 f303 	lsl.w	r3, r1, r3
 800327a:	43d9      	mvns	r1, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003280:	4313      	orrs	r3, r2
         );
}
 8003282:	4618      	mov	r0, r3
 8003284:	3724      	adds	r7, #36	@ 0x24
 8003286:	46bd      	mov	sp, r7
 8003288:	bc80      	pop	{r7}
 800328a:	4770      	bx	lr

0800328c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b082      	sub	sp, #8
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	3b01      	subs	r3, #1
 8003298:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800329c:	d301      	bcc.n	80032a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800329e:	2301      	movs	r3, #1
 80032a0:	e00f      	b.n	80032c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032a2:	4a0a      	ldr	r2, [pc, #40]	@ (80032cc <SysTick_Config+0x40>)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	3b01      	subs	r3, #1
 80032a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032aa:	210f      	movs	r1, #15
 80032ac:	f04f 30ff 	mov.w	r0, #4294967295
 80032b0:	f7ff ff90 	bl	80031d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032b4:	4b05      	ldr	r3, [pc, #20]	@ (80032cc <SysTick_Config+0x40>)
 80032b6:	2200      	movs	r2, #0
 80032b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032ba:	4b04      	ldr	r3, [pc, #16]	@ (80032cc <SysTick_Config+0x40>)
 80032bc:	2207      	movs	r2, #7
 80032be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3708      	adds	r7, #8
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	e000e010 	.word	0xe000e010

080032d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	f7ff ff2d 	bl	8003138 <__NVIC_SetPriorityGrouping>
}
 80032de:	bf00      	nop
 80032e0:	3708      	adds	r7, #8
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032e6:	b580      	push	{r7, lr}
 80032e8:	b086      	sub	sp, #24
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	4603      	mov	r3, r0
 80032ee:	60b9      	str	r1, [r7, #8]
 80032f0:	607a      	str	r2, [r7, #4]
 80032f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032f4:	2300      	movs	r3, #0
 80032f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032f8:	f7ff ff42 	bl	8003180 <__NVIC_GetPriorityGrouping>
 80032fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	68b9      	ldr	r1, [r7, #8]
 8003302:	6978      	ldr	r0, [r7, #20]
 8003304:	f7ff ff90 	bl	8003228 <NVIC_EncodePriority>
 8003308:	4602      	mov	r2, r0
 800330a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800330e:	4611      	mov	r1, r2
 8003310:	4618      	mov	r0, r3
 8003312:	f7ff ff5f 	bl	80031d4 <__NVIC_SetPriority>
}
 8003316:	bf00      	nop
 8003318:	3718      	adds	r7, #24
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}

0800331e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800331e:	b580      	push	{r7, lr}
 8003320:	b082      	sub	sp, #8
 8003322:	af00      	add	r7, sp, #0
 8003324:	4603      	mov	r3, r0
 8003326:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003328:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800332c:	4618      	mov	r0, r3
 800332e:	f7ff ff35 	bl	800319c <__NVIC_EnableIRQ>
}
 8003332:	bf00      	nop
 8003334:	3708      	adds	r7, #8
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}

0800333a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800333a:	b580      	push	{r7, lr}
 800333c:	b082      	sub	sp, #8
 800333e:	af00      	add	r7, sp, #0
 8003340:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f7ff ffa2 	bl	800328c <SysTick_Config>
 8003348:	4603      	mov	r3, r0
}
 800334a:	4618      	mov	r0, r3
 800334c:	3708      	adds	r7, #8
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
	...

08003354 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003354:	b480      	push	{r7}
 8003356:	b085      	sub	sp, #20
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800335c:	2300      	movs	r3, #0
 800335e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d101      	bne.n	800336a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e043      	b.n	80033f2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	461a      	mov	r2, r3
 8003370:	4b22      	ldr	r3, [pc, #136]	@ (80033fc <HAL_DMA_Init+0xa8>)
 8003372:	4413      	add	r3, r2
 8003374:	4a22      	ldr	r2, [pc, #136]	@ (8003400 <HAL_DMA_Init+0xac>)
 8003376:	fba2 2303 	umull	r2, r3, r2, r3
 800337a:	091b      	lsrs	r3, r3, #4
 800337c:	009a      	lsls	r2, r3, #2
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a1f      	ldr	r2, [pc, #124]	@ (8003404 <HAL_DMA_Init+0xb0>)
 8003386:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2202      	movs	r2, #2
 800338c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800339e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80033a2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80033ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	695b      	ldr	r3, [r3, #20]
 80033be:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	69db      	ldr	r3, [r3, #28]
 80033ca:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80033cc:	68fa      	ldr	r2, [r7, #12]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	68fa      	ldr	r2, [r7, #12]
 80033d8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80033f0:	2300      	movs	r3, #0
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3714      	adds	r7, #20
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bc80      	pop	{r7}
 80033fa:	4770      	bx	lr
 80033fc:	bffdfff8 	.word	0xbffdfff8
 8003400:	cccccccd 	.word	0xcccccccd
 8003404:	40020000 	.word	0x40020000

08003408 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b086      	sub	sp, #24
 800340c:	af00      	add	r7, sp, #0
 800340e:	60f8      	str	r0, [r7, #12]
 8003410:	60b9      	str	r1, [r7, #8]
 8003412:	607a      	str	r2, [r7, #4]
 8003414:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003416:	2300      	movs	r3, #0
 8003418:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003420:	2b01      	cmp	r3, #1
 8003422:	d101      	bne.n	8003428 <HAL_DMA_Start_IT+0x20>
 8003424:	2302      	movs	r3, #2
 8003426:	e04b      	b.n	80034c0 <HAL_DMA_Start_IT+0xb8>
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003436:	b2db      	uxtb	r3, r3
 8003438:	2b01      	cmp	r3, #1
 800343a:	d13a      	bne.n	80034b2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2202      	movs	r2, #2
 8003440:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2200      	movs	r2, #0
 8003448:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f022 0201 	bic.w	r2, r2, #1
 8003458:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	687a      	ldr	r2, [r7, #4]
 800345e:	68b9      	ldr	r1, [r7, #8]
 8003460:	68f8      	ldr	r0, [r7, #12]
 8003462:	f000 f9f8 	bl	8003856 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800346a:	2b00      	cmp	r3, #0
 800346c:	d008      	beq.n	8003480 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f042 020e 	orr.w	r2, r2, #14
 800347c:	601a      	str	r2, [r3, #0]
 800347e:	e00f      	b.n	80034a0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f022 0204 	bic.w	r2, r2, #4
 800348e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f042 020a 	orr.w	r2, r2, #10
 800349e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f042 0201 	orr.w	r2, r2, #1
 80034ae:	601a      	str	r2, [r3, #0]
 80034b0:	e005      	b.n	80034be <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80034ba:	2302      	movs	r3, #2
 80034bc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80034be:	7dfb      	ldrb	r3, [r7, #23]
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3718      	adds	r7, #24
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}

080034c8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b085      	sub	sp, #20
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034d0:	2300      	movs	r3, #0
 80034d2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d008      	beq.n	80034f2 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2204      	movs	r2, #4
 80034e4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e020      	b.n	8003534 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 020e 	bic.w	r2, r2, #14
 8003500:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f022 0201 	bic.w	r2, r2, #1
 8003510:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800351a:	2101      	movs	r1, #1
 800351c:	fa01 f202 	lsl.w	r2, r1, r2
 8003520:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2201      	movs	r2, #1
 8003526:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2200      	movs	r2, #0
 800352e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003532:	7bfb      	ldrb	r3, [r7, #15]
}
 8003534:	4618      	mov	r0, r3
 8003536:	3714      	adds	r7, #20
 8003538:	46bd      	mov	sp, r7
 800353a:	bc80      	pop	{r7}
 800353c:	4770      	bx	lr
	...

08003540 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003548:	2300      	movs	r3, #0
 800354a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003552:	b2db      	uxtb	r3, r3
 8003554:	2b02      	cmp	r3, #2
 8003556:	d005      	beq.n	8003564 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2204      	movs	r2, #4
 800355c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	73fb      	strb	r3, [r7, #15]
 8003562:	e051      	b.n	8003608 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f022 020e 	bic.w	r2, r2, #14
 8003572:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f022 0201 	bic.w	r2, r2, #1
 8003582:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a22      	ldr	r2, [pc, #136]	@ (8003614 <HAL_DMA_Abort_IT+0xd4>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d029      	beq.n	80035e2 <HAL_DMA_Abort_IT+0xa2>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a21      	ldr	r2, [pc, #132]	@ (8003618 <HAL_DMA_Abort_IT+0xd8>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d022      	beq.n	80035de <HAL_DMA_Abort_IT+0x9e>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a1f      	ldr	r2, [pc, #124]	@ (800361c <HAL_DMA_Abort_IT+0xdc>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d01a      	beq.n	80035d8 <HAL_DMA_Abort_IT+0x98>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a1e      	ldr	r2, [pc, #120]	@ (8003620 <HAL_DMA_Abort_IT+0xe0>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d012      	beq.n	80035d2 <HAL_DMA_Abort_IT+0x92>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a1c      	ldr	r2, [pc, #112]	@ (8003624 <HAL_DMA_Abort_IT+0xe4>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d00a      	beq.n	80035cc <HAL_DMA_Abort_IT+0x8c>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a1b      	ldr	r2, [pc, #108]	@ (8003628 <HAL_DMA_Abort_IT+0xe8>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d102      	bne.n	80035c6 <HAL_DMA_Abort_IT+0x86>
 80035c0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80035c4:	e00e      	b.n	80035e4 <HAL_DMA_Abort_IT+0xa4>
 80035c6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80035ca:	e00b      	b.n	80035e4 <HAL_DMA_Abort_IT+0xa4>
 80035cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80035d0:	e008      	b.n	80035e4 <HAL_DMA_Abort_IT+0xa4>
 80035d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80035d6:	e005      	b.n	80035e4 <HAL_DMA_Abort_IT+0xa4>
 80035d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80035dc:	e002      	b.n	80035e4 <HAL_DMA_Abort_IT+0xa4>
 80035de:	2310      	movs	r3, #16
 80035e0:	e000      	b.n	80035e4 <HAL_DMA_Abort_IT+0xa4>
 80035e2:	2301      	movs	r3, #1
 80035e4:	4a11      	ldr	r2, [pc, #68]	@ (800362c <HAL_DMA_Abort_IT+0xec>)
 80035e6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d003      	beq.n	8003608 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003604:	6878      	ldr	r0, [r7, #4]
 8003606:	4798      	blx	r3
    } 
  }
  return status;
 8003608:	7bfb      	ldrb	r3, [r7, #15]
}
 800360a:	4618      	mov	r0, r3
 800360c:	3710      	adds	r7, #16
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	40020008 	.word	0x40020008
 8003618:	4002001c 	.word	0x4002001c
 800361c:	40020030 	.word	0x40020030
 8003620:	40020044 	.word	0x40020044
 8003624:	40020058 	.word	0x40020058
 8003628:	4002006c 	.word	0x4002006c
 800362c:	40020000 	.word	0x40020000

08003630 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b084      	sub	sp, #16
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800364c:	2204      	movs	r2, #4
 800364e:	409a      	lsls	r2, r3
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	4013      	ands	r3, r2
 8003654:	2b00      	cmp	r3, #0
 8003656:	d04f      	beq.n	80036f8 <HAL_DMA_IRQHandler+0xc8>
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	f003 0304 	and.w	r3, r3, #4
 800365e:	2b00      	cmp	r3, #0
 8003660:	d04a      	beq.n	80036f8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0320 	and.w	r3, r3, #32
 800366c:	2b00      	cmp	r3, #0
 800366e:	d107      	bne.n	8003680 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 0204 	bic.w	r2, r2, #4
 800367e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a66      	ldr	r2, [pc, #408]	@ (8003820 <HAL_DMA_IRQHandler+0x1f0>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d029      	beq.n	80036de <HAL_DMA_IRQHandler+0xae>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a65      	ldr	r2, [pc, #404]	@ (8003824 <HAL_DMA_IRQHandler+0x1f4>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d022      	beq.n	80036da <HAL_DMA_IRQHandler+0xaa>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a63      	ldr	r2, [pc, #396]	@ (8003828 <HAL_DMA_IRQHandler+0x1f8>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d01a      	beq.n	80036d4 <HAL_DMA_IRQHandler+0xa4>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a62      	ldr	r2, [pc, #392]	@ (800382c <HAL_DMA_IRQHandler+0x1fc>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d012      	beq.n	80036ce <HAL_DMA_IRQHandler+0x9e>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a60      	ldr	r2, [pc, #384]	@ (8003830 <HAL_DMA_IRQHandler+0x200>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d00a      	beq.n	80036c8 <HAL_DMA_IRQHandler+0x98>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a5f      	ldr	r2, [pc, #380]	@ (8003834 <HAL_DMA_IRQHandler+0x204>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d102      	bne.n	80036c2 <HAL_DMA_IRQHandler+0x92>
 80036bc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80036c0:	e00e      	b.n	80036e0 <HAL_DMA_IRQHandler+0xb0>
 80036c2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80036c6:	e00b      	b.n	80036e0 <HAL_DMA_IRQHandler+0xb0>
 80036c8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80036cc:	e008      	b.n	80036e0 <HAL_DMA_IRQHandler+0xb0>
 80036ce:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80036d2:	e005      	b.n	80036e0 <HAL_DMA_IRQHandler+0xb0>
 80036d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80036d8:	e002      	b.n	80036e0 <HAL_DMA_IRQHandler+0xb0>
 80036da:	2340      	movs	r3, #64	@ 0x40
 80036dc:	e000      	b.n	80036e0 <HAL_DMA_IRQHandler+0xb0>
 80036de:	2304      	movs	r3, #4
 80036e0:	4a55      	ldr	r2, [pc, #340]	@ (8003838 <HAL_DMA_IRQHandler+0x208>)
 80036e2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	f000 8094 	beq.w	8003816 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80036f6:	e08e      	b.n	8003816 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036fc:	2202      	movs	r2, #2
 80036fe:	409a      	lsls	r2, r3
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	4013      	ands	r3, r2
 8003704:	2b00      	cmp	r3, #0
 8003706:	d056      	beq.n	80037b6 <HAL_DMA_IRQHandler+0x186>
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	f003 0302 	and.w	r3, r3, #2
 800370e:	2b00      	cmp	r3, #0
 8003710:	d051      	beq.n	80037b6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0320 	and.w	r3, r3, #32
 800371c:	2b00      	cmp	r3, #0
 800371e:	d10b      	bne.n	8003738 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f022 020a 	bic.w	r2, r2, #10
 800372e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a38      	ldr	r2, [pc, #224]	@ (8003820 <HAL_DMA_IRQHandler+0x1f0>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d029      	beq.n	8003796 <HAL_DMA_IRQHandler+0x166>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a37      	ldr	r2, [pc, #220]	@ (8003824 <HAL_DMA_IRQHandler+0x1f4>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d022      	beq.n	8003792 <HAL_DMA_IRQHandler+0x162>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a35      	ldr	r2, [pc, #212]	@ (8003828 <HAL_DMA_IRQHandler+0x1f8>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d01a      	beq.n	800378c <HAL_DMA_IRQHandler+0x15c>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a34      	ldr	r2, [pc, #208]	@ (800382c <HAL_DMA_IRQHandler+0x1fc>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d012      	beq.n	8003786 <HAL_DMA_IRQHandler+0x156>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a32      	ldr	r2, [pc, #200]	@ (8003830 <HAL_DMA_IRQHandler+0x200>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d00a      	beq.n	8003780 <HAL_DMA_IRQHandler+0x150>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a31      	ldr	r2, [pc, #196]	@ (8003834 <HAL_DMA_IRQHandler+0x204>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d102      	bne.n	800377a <HAL_DMA_IRQHandler+0x14a>
 8003774:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003778:	e00e      	b.n	8003798 <HAL_DMA_IRQHandler+0x168>
 800377a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800377e:	e00b      	b.n	8003798 <HAL_DMA_IRQHandler+0x168>
 8003780:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003784:	e008      	b.n	8003798 <HAL_DMA_IRQHandler+0x168>
 8003786:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800378a:	e005      	b.n	8003798 <HAL_DMA_IRQHandler+0x168>
 800378c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003790:	e002      	b.n	8003798 <HAL_DMA_IRQHandler+0x168>
 8003792:	2320      	movs	r3, #32
 8003794:	e000      	b.n	8003798 <HAL_DMA_IRQHandler+0x168>
 8003796:	2302      	movs	r3, #2
 8003798:	4a27      	ldr	r2, [pc, #156]	@ (8003838 <HAL_DMA_IRQHandler+0x208>)
 800379a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d034      	beq.n	8003816 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b0:	6878      	ldr	r0, [r7, #4]
 80037b2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80037b4:	e02f      	b.n	8003816 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ba:	2208      	movs	r2, #8
 80037bc:	409a      	lsls	r2, r3
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	4013      	ands	r3, r2
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d028      	beq.n	8003818 <HAL_DMA_IRQHandler+0x1e8>
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	f003 0308 	and.w	r3, r3, #8
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d023      	beq.n	8003818 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f022 020e 	bic.w	r2, r2, #14
 80037de:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037e8:	2101      	movs	r1, #1
 80037ea:	fa01 f202 	lsl.w	r2, r1, r2
 80037ee:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2201      	movs	r2, #1
 80037fa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800380a:	2b00      	cmp	r3, #0
 800380c:	d004      	beq.n	8003818 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	4798      	blx	r3
    }
  }
  return;
 8003816:	bf00      	nop
 8003818:	bf00      	nop
}
 800381a:	3710      	adds	r7, #16
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}
 8003820:	40020008 	.word	0x40020008
 8003824:	4002001c 	.word	0x4002001c
 8003828:	40020030 	.word	0x40020030
 800382c:	40020044 	.word	0x40020044
 8003830:	40020058 	.word	0x40020058
 8003834:	4002006c 	.word	0x4002006c
 8003838:	40020000 	.word	0x40020000

0800383c <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800383c:	b480      	push	{r7}
 800383e:	b083      	sub	sp, #12
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800384a:	b2db      	uxtb	r3, r3
}
 800384c:	4618      	mov	r0, r3
 800384e:	370c      	adds	r7, #12
 8003850:	46bd      	mov	sp, r7
 8003852:	bc80      	pop	{r7}
 8003854:	4770      	bx	lr

08003856 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003856:	b480      	push	{r7}
 8003858:	b085      	sub	sp, #20
 800385a:	af00      	add	r7, sp, #0
 800385c:	60f8      	str	r0, [r7, #12]
 800385e:	60b9      	str	r1, [r7, #8]
 8003860:	607a      	str	r2, [r7, #4]
 8003862:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800386c:	2101      	movs	r1, #1
 800386e:	fa01 f202 	lsl.w	r2, r1, r2
 8003872:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	683a      	ldr	r2, [r7, #0]
 800387a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	2b10      	cmp	r3, #16
 8003882:	d108      	bne.n	8003896 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	68ba      	ldr	r2, [r7, #8]
 8003892:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003894:	e007      	b.n	80038a6 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	68ba      	ldr	r2, [r7, #8]
 800389c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	60da      	str	r2, [r3, #12]
}
 80038a6:	bf00      	nop
 80038a8:	3714      	adds	r7, #20
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bc80      	pop	{r7}
 80038ae:	4770      	bx	lr

080038b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b08b      	sub	sp, #44	@ 0x2c
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80038ba:	2300      	movs	r3, #0
 80038bc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80038be:	2300      	movs	r3, #0
 80038c0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038c2:	e169      	b.n	8003b98 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80038c4:	2201      	movs	r2, #1
 80038c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c8:	fa02 f303 	lsl.w	r3, r2, r3
 80038cc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	69fa      	ldr	r2, [r7, #28]
 80038d4:	4013      	ands	r3, r2
 80038d6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80038d8:	69ba      	ldr	r2, [r7, #24]
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	429a      	cmp	r2, r3
 80038de:	f040 8158 	bne.w	8003b92 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	4a9a      	ldr	r2, [pc, #616]	@ (8003b50 <HAL_GPIO_Init+0x2a0>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d05e      	beq.n	80039aa <HAL_GPIO_Init+0xfa>
 80038ec:	4a98      	ldr	r2, [pc, #608]	@ (8003b50 <HAL_GPIO_Init+0x2a0>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d875      	bhi.n	80039de <HAL_GPIO_Init+0x12e>
 80038f2:	4a98      	ldr	r2, [pc, #608]	@ (8003b54 <HAL_GPIO_Init+0x2a4>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d058      	beq.n	80039aa <HAL_GPIO_Init+0xfa>
 80038f8:	4a96      	ldr	r2, [pc, #600]	@ (8003b54 <HAL_GPIO_Init+0x2a4>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d86f      	bhi.n	80039de <HAL_GPIO_Init+0x12e>
 80038fe:	4a96      	ldr	r2, [pc, #600]	@ (8003b58 <HAL_GPIO_Init+0x2a8>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d052      	beq.n	80039aa <HAL_GPIO_Init+0xfa>
 8003904:	4a94      	ldr	r2, [pc, #592]	@ (8003b58 <HAL_GPIO_Init+0x2a8>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d869      	bhi.n	80039de <HAL_GPIO_Init+0x12e>
 800390a:	4a94      	ldr	r2, [pc, #592]	@ (8003b5c <HAL_GPIO_Init+0x2ac>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d04c      	beq.n	80039aa <HAL_GPIO_Init+0xfa>
 8003910:	4a92      	ldr	r2, [pc, #584]	@ (8003b5c <HAL_GPIO_Init+0x2ac>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d863      	bhi.n	80039de <HAL_GPIO_Init+0x12e>
 8003916:	4a92      	ldr	r2, [pc, #584]	@ (8003b60 <HAL_GPIO_Init+0x2b0>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d046      	beq.n	80039aa <HAL_GPIO_Init+0xfa>
 800391c:	4a90      	ldr	r2, [pc, #576]	@ (8003b60 <HAL_GPIO_Init+0x2b0>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d85d      	bhi.n	80039de <HAL_GPIO_Init+0x12e>
 8003922:	2b12      	cmp	r3, #18
 8003924:	d82a      	bhi.n	800397c <HAL_GPIO_Init+0xcc>
 8003926:	2b12      	cmp	r3, #18
 8003928:	d859      	bhi.n	80039de <HAL_GPIO_Init+0x12e>
 800392a:	a201      	add	r2, pc, #4	@ (adr r2, 8003930 <HAL_GPIO_Init+0x80>)
 800392c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003930:	080039ab 	.word	0x080039ab
 8003934:	08003985 	.word	0x08003985
 8003938:	08003997 	.word	0x08003997
 800393c:	080039d9 	.word	0x080039d9
 8003940:	080039df 	.word	0x080039df
 8003944:	080039df 	.word	0x080039df
 8003948:	080039df 	.word	0x080039df
 800394c:	080039df 	.word	0x080039df
 8003950:	080039df 	.word	0x080039df
 8003954:	080039df 	.word	0x080039df
 8003958:	080039df 	.word	0x080039df
 800395c:	080039df 	.word	0x080039df
 8003960:	080039df 	.word	0x080039df
 8003964:	080039df 	.word	0x080039df
 8003968:	080039df 	.word	0x080039df
 800396c:	080039df 	.word	0x080039df
 8003970:	080039df 	.word	0x080039df
 8003974:	0800398d 	.word	0x0800398d
 8003978:	080039a1 	.word	0x080039a1
 800397c:	4a79      	ldr	r2, [pc, #484]	@ (8003b64 <HAL_GPIO_Init+0x2b4>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d013      	beq.n	80039aa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003982:	e02c      	b.n	80039de <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	623b      	str	r3, [r7, #32]
          break;
 800398a:	e029      	b.n	80039e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	3304      	adds	r3, #4
 8003992:	623b      	str	r3, [r7, #32]
          break;
 8003994:	e024      	b.n	80039e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	3308      	adds	r3, #8
 800399c:	623b      	str	r3, [r7, #32]
          break;
 800399e:	e01f      	b.n	80039e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	68db      	ldr	r3, [r3, #12]
 80039a4:	330c      	adds	r3, #12
 80039a6:	623b      	str	r3, [r7, #32]
          break;
 80039a8:	e01a      	b.n	80039e0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d102      	bne.n	80039b8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80039b2:	2304      	movs	r3, #4
 80039b4:	623b      	str	r3, [r7, #32]
          break;
 80039b6:	e013      	b.n	80039e0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d105      	bne.n	80039cc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80039c0:	2308      	movs	r3, #8
 80039c2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	69fa      	ldr	r2, [r7, #28]
 80039c8:	611a      	str	r2, [r3, #16]
          break;
 80039ca:	e009      	b.n	80039e0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80039cc:	2308      	movs	r3, #8
 80039ce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	69fa      	ldr	r2, [r7, #28]
 80039d4:	615a      	str	r2, [r3, #20]
          break;
 80039d6:	e003      	b.n	80039e0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80039d8:	2300      	movs	r3, #0
 80039da:	623b      	str	r3, [r7, #32]
          break;
 80039dc:	e000      	b.n	80039e0 <HAL_GPIO_Init+0x130>
          break;
 80039de:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80039e0:	69bb      	ldr	r3, [r7, #24]
 80039e2:	2bff      	cmp	r3, #255	@ 0xff
 80039e4:	d801      	bhi.n	80039ea <HAL_GPIO_Init+0x13a>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	e001      	b.n	80039ee <HAL_GPIO_Init+0x13e>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	3304      	adds	r3, #4
 80039ee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80039f0:	69bb      	ldr	r3, [r7, #24]
 80039f2:	2bff      	cmp	r3, #255	@ 0xff
 80039f4:	d802      	bhi.n	80039fc <HAL_GPIO_Init+0x14c>
 80039f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	e002      	b.n	8003a02 <HAL_GPIO_Init+0x152>
 80039fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039fe:	3b08      	subs	r3, #8
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	210f      	movs	r1, #15
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a10:	43db      	mvns	r3, r3
 8003a12:	401a      	ands	r2, r3
 8003a14:	6a39      	ldr	r1, [r7, #32]
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	fa01 f303 	lsl.w	r3, r1, r3
 8003a1c:	431a      	orrs	r2, r3
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	f000 80b1 	beq.w	8003b92 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003a30:	4b4d      	ldr	r3, [pc, #308]	@ (8003b68 <HAL_GPIO_Init+0x2b8>)
 8003a32:	699b      	ldr	r3, [r3, #24]
 8003a34:	4a4c      	ldr	r2, [pc, #304]	@ (8003b68 <HAL_GPIO_Init+0x2b8>)
 8003a36:	f043 0301 	orr.w	r3, r3, #1
 8003a3a:	6193      	str	r3, [r2, #24]
 8003a3c:	4b4a      	ldr	r3, [pc, #296]	@ (8003b68 <HAL_GPIO_Init+0x2b8>)
 8003a3e:	699b      	ldr	r3, [r3, #24]
 8003a40:	f003 0301 	and.w	r3, r3, #1
 8003a44:	60bb      	str	r3, [r7, #8]
 8003a46:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003a48:	4a48      	ldr	r2, [pc, #288]	@ (8003b6c <HAL_GPIO_Init+0x2bc>)
 8003a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a4c:	089b      	lsrs	r3, r3, #2
 8003a4e:	3302      	adds	r3, #2
 8003a50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a54:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a58:	f003 0303 	and.w	r3, r3, #3
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	220f      	movs	r2, #15
 8003a60:	fa02 f303 	lsl.w	r3, r2, r3
 8003a64:	43db      	mvns	r3, r3
 8003a66:	68fa      	ldr	r2, [r7, #12]
 8003a68:	4013      	ands	r3, r2
 8003a6a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	4a40      	ldr	r2, [pc, #256]	@ (8003b70 <HAL_GPIO_Init+0x2c0>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d013      	beq.n	8003a9c <HAL_GPIO_Init+0x1ec>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a3f      	ldr	r2, [pc, #252]	@ (8003b74 <HAL_GPIO_Init+0x2c4>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d00d      	beq.n	8003a98 <HAL_GPIO_Init+0x1e8>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	4a3e      	ldr	r2, [pc, #248]	@ (8003b78 <HAL_GPIO_Init+0x2c8>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d007      	beq.n	8003a94 <HAL_GPIO_Init+0x1e4>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	4a3d      	ldr	r2, [pc, #244]	@ (8003b7c <HAL_GPIO_Init+0x2cc>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d101      	bne.n	8003a90 <HAL_GPIO_Init+0x1e0>
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e006      	b.n	8003a9e <HAL_GPIO_Init+0x1ee>
 8003a90:	2304      	movs	r3, #4
 8003a92:	e004      	b.n	8003a9e <HAL_GPIO_Init+0x1ee>
 8003a94:	2302      	movs	r3, #2
 8003a96:	e002      	b.n	8003a9e <HAL_GPIO_Init+0x1ee>
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e000      	b.n	8003a9e <HAL_GPIO_Init+0x1ee>
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aa0:	f002 0203 	and.w	r2, r2, #3
 8003aa4:	0092      	lsls	r2, r2, #2
 8003aa6:	4093      	lsls	r3, r2
 8003aa8:	68fa      	ldr	r2, [r7, #12]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003aae:	492f      	ldr	r1, [pc, #188]	@ (8003b6c <HAL_GPIO_Init+0x2bc>)
 8003ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab2:	089b      	lsrs	r3, r3, #2
 8003ab4:	3302      	adds	r3, #2
 8003ab6:	68fa      	ldr	r2, [r7, #12]
 8003ab8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d006      	beq.n	8003ad6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003ac8:	4b2d      	ldr	r3, [pc, #180]	@ (8003b80 <HAL_GPIO_Init+0x2d0>)
 8003aca:	689a      	ldr	r2, [r3, #8]
 8003acc:	492c      	ldr	r1, [pc, #176]	@ (8003b80 <HAL_GPIO_Init+0x2d0>)
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	608b      	str	r3, [r1, #8]
 8003ad4:	e006      	b.n	8003ae4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003ad6:	4b2a      	ldr	r3, [pc, #168]	@ (8003b80 <HAL_GPIO_Init+0x2d0>)
 8003ad8:	689a      	ldr	r2, [r3, #8]
 8003ada:	69bb      	ldr	r3, [r7, #24]
 8003adc:	43db      	mvns	r3, r3
 8003ade:	4928      	ldr	r1, [pc, #160]	@ (8003b80 <HAL_GPIO_Init+0x2d0>)
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d006      	beq.n	8003afe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003af0:	4b23      	ldr	r3, [pc, #140]	@ (8003b80 <HAL_GPIO_Init+0x2d0>)
 8003af2:	68da      	ldr	r2, [r3, #12]
 8003af4:	4922      	ldr	r1, [pc, #136]	@ (8003b80 <HAL_GPIO_Init+0x2d0>)
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	60cb      	str	r3, [r1, #12]
 8003afc:	e006      	b.n	8003b0c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003afe:	4b20      	ldr	r3, [pc, #128]	@ (8003b80 <HAL_GPIO_Init+0x2d0>)
 8003b00:	68da      	ldr	r2, [r3, #12]
 8003b02:	69bb      	ldr	r3, [r7, #24]
 8003b04:	43db      	mvns	r3, r3
 8003b06:	491e      	ldr	r1, [pc, #120]	@ (8003b80 <HAL_GPIO_Init+0x2d0>)
 8003b08:	4013      	ands	r3, r2
 8003b0a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d006      	beq.n	8003b26 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003b18:	4b19      	ldr	r3, [pc, #100]	@ (8003b80 <HAL_GPIO_Init+0x2d0>)
 8003b1a:	685a      	ldr	r2, [r3, #4]
 8003b1c:	4918      	ldr	r1, [pc, #96]	@ (8003b80 <HAL_GPIO_Init+0x2d0>)
 8003b1e:	69bb      	ldr	r3, [r7, #24]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	604b      	str	r3, [r1, #4]
 8003b24:	e006      	b.n	8003b34 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003b26:	4b16      	ldr	r3, [pc, #88]	@ (8003b80 <HAL_GPIO_Init+0x2d0>)
 8003b28:	685a      	ldr	r2, [r3, #4]
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	43db      	mvns	r3, r3
 8003b2e:	4914      	ldr	r1, [pc, #80]	@ (8003b80 <HAL_GPIO_Init+0x2d0>)
 8003b30:	4013      	ands	r3, r2
 8003b32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d021      	beq.n	8003b84 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003b40:	4b0f      	ldr	r3, [pc, #60]	@ (8003b80 <HAL_GPIO_Init+0x2d0>)
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	490e      	ldr	r1, [pc, #56]	@ (8003b80 <HAL_GPIO_Init+0x2d0>)
 8003b46:	69bb      	ldr	r3, [r7, #24]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	600b      	str	r3, [r1, #0]
 8003b4c:	e021      	b.n	8003b92 <HAL_GPIO_Init+0x2e2>
 8003b4e:	bf00      	nop
 8003b50:	10320000 	.word	0x10320000
 8003b54:	10310000 	.word	0x10310000
 8003b58:	10220000 	.word	0x10220000
 8003b5c:	10210000 	.word	0x10210000
 8003b60:	10120000 	.word	0x10120000
 8003b64:	10110000 	.word	0x10110000
 8003b68:	40021000 	.word	0x40021000
 8003b6c:	40010000 	.word	0x40010000
 8003b70:	40010800 	.word	0x40010800
 8003b74:	40010c00 	.word	0x40010c00
 8003b78:	40011000 	.word	0x40011000
 8003b7c:	40011400 	.word	0x40011400
 8003b80:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003b84:	4b0b      	ldr	r3, [pc, #44]	@ (8003bb4 <HAL_GPIO_Init+0x304>)
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	69bb      	ldr	r3, [r7, #24]
 8003b8a:	43db      	mvns	r3, r3
 8003b8c:	4909      	ldr	r1, [pc, #36]	@ (8003bb4 <HAL_GPIO_Init+0x304>)
 8003b8e:	4013      	ands	r3, r2
 8003b90:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b94:	3301      	adds	r3, #1
 8003b96:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b9e:	fa22 f303 	lsr.w	r3, r2, r3
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	f47f ae8e 	bne.w	80038c4 <HAL_GPIO_Init+0x14>
  }
}
 8003ba8:	bf00      	nop
 8003baa:	bf00      	nop
 8003bac:	372c      	adds	r7, #44	@ 0x2c
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bc80      	pop	{r7}
 8003bb2:	4770      	bx	lr
 8003bb4:	40010400 	.word	0x40010400

08003bb8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b085      	sub	sp, #20
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	460b      	mov	r3, r1
 8003bc2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	689a      	ldr	r2, [r3, #8]
 8003bc8:	887b      	ldrh	r3, [r7, #2]
 8003bca:	4013      	ands	r3, r2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d002      	beq.n	8003bd6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	73fb      	strb	r3, [r7, #15]
 8003bd4:	e001      	b.n	8003bda <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003bda:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3714      	adds	r7, #20
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bc80      	pop	{r7}
 8003be4:	4770      	bx	lr

08003be6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003be6:	b480      	push	{r7}
 8003be8:	b083      	sub	sp, #12
 8003bea:	af00      	add	r7, sp, #0
 8003bec:	6078      	str	r0, [r7, #4]
 8003bee:	460b      	mov	r3, r1
 8003bf0:	807b      	strh	r3, [r7, #2]
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003bf6:	787b      	ldrb	r3, [r7, #1]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d003      	beq.n	8003c04 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bfc:	887a      	ldrh	r2, [r7, #2]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003c02:	e003      	b.n	8003c0c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003c04:	887b      	ldrh	r3, [r7, #2]
 8003c06:	041a      	lsls	r2, r3, #16
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	611a      	str	r2, [r3, #16]
}
 8003c0c:	bf00      	nop
 8003c0e:	370c      	adds	r7, #12
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bc80      	pop	{r7}
 8003c14:	4770      	bx	lr
	...

08003c18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b084      	sub	sp, #16
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d101      	bne.n	8003c2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e12b      	b.n	8003e82 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d106      	bne.n	8003c44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f7fe f8a8 	bl	8001d94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2224      	movs	r2, #36	@ 0x24
 8003c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f022 0201 	bic.w	r2, r2, #1
 8003c5a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c6a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c7a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c7c:	f003 f8da 	bl	8006e34 <HAL_RCC_GetPCLK1Freq>
 8003c80:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	4a81      	ldr	r2, [pc, #516]	@ (8003e8c <HAL_I2C_Init+0x274>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d807      	bhi.n	8003c9c <HAL_I2C_Init+0x84>
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	4a80      	ldr	r2, [pc, #512]	@ (8003e90 <HAL_I2C_Init+0x278>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	bf94      	ite	ls
 8003c94:	2301      	movls	r3, #1
 8003c96:	2300      	movhi	r3, #0
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	e006      	b.n	8003caa <HAL_I2C_Init+0x92>
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	4a7d      	ldr	r2, [pc, #500]	@ (8003e94 <HAL_I2C_Init+0x27c>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	bf94      	ite	ls
 8003ca4:	2301      	movls	r3, #1
 8003ca6:	2300      	movhi	r3, #0
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d001      	beq.n	8003cb2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e0e7      	b.n	8003e82 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	4a78      	ldr	r2, [pc, #480]	@ (8003e98 <HAL_I2C_Init+0x280>)
 8003cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cba:	0c9b      	lsrs	r3, r3, #18
 8003cbc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	68ba      	ldr	r2, [r7, #8]
 8003cce:	430a      	orrs	r2, r1
 8003cd0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	6a1b      	ldr	r3, [r3, #32]
 8003cd8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	4a6a      	ldr	r2, [pc, #424]	@ (8003e8c <HAL_I2C_Init+0x274>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d802      	bhi.n	8003cec <HAL_I2C_Init+0xd4>
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	3301      	adds	r3, #1
 8003cea:	e009      	b.n	8003d00 <HAL_I2C_Init+0xe8>
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003cf2:	fb02 f303 	mul.w	r3, r2, r3
 8003cf6:	4a69      	ldr	r2, [pc, #420]	@ (8003e9c <HAL_I2C_Init+0x284>)
 8003cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8003cfc:	099b      	lsrs	r3, r3, #6
 8003cfe:	3301      	adds	r3, #1
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	6812      	ldr	r2, [r2, #0]
 8003d04:	430b      	orrs	r3, r1
 8003d06:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	69db      	ldr	r3, [r3, #28]
 8003d0e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003d12:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	495c      	ldr	r1, [pc, #368]	@ (8003e8c <HAL_I2C_Init+0x274>)
 8003d1c:	428b      	cmp	r3, r1
 8003d1e:	d819      	bhi.n	8003d54 <HAL_I2C_Init+0x13c>
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	1e59      	subs	r1, r3, #1
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	005b      	lsls	r3, r3, #1
 8003d2a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d2e:	1c59      	adds	r1, r3, #1
 8003d30:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003d34:	400b      	ands	r3, r1
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d00a      	beq.n	8003d50 <HAL_I2C_Init+0x138>
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	1e59      	subs	r1, r3, #1
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	005b      	lsls	r3, r3, #1
 8003d44:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d48:	3301      	adds	r3, #1
 8003d4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d4e:	e051      	b.n	8003df4 <HAL_I2C_Init+0x1dc>
 8003d50:	2304      	movs	r3, #4
 8003d52:	e04f      	b.n	8003df4 <HAL_I2C_Init+0x1dc>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d111      	bne.n	8003d80 <HAL_I2C_Init+0x168>
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	1e58      	subs	r0, r3, #1
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6859      	ldr	r1, [r3, #4]
 8003d64:	460b      	mov	r3, r1
 8003d66:	005b      	lsls	r3, r3, #1
 8003d68:	440b      	add	r3, r1
 8003d6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d6e:	3301      	adds	r3, #1
 8003d70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	bf0c      	ite	eq
 8003d78:	2301      	moveq	r3, #1
 8003d7a:	2300      	movne	r3, #0
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	e012      	b.n	8003da6 <HAL_I2C_Init+0x18e>
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	1e58      	subs	r0, r3, #1
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6859      	ldr	r1, [r3, #4]
 8003d88:	460b      	mov	r3, r1
 8003d8a:	009b      	lsls	r3, r3, #2
 8003d8c:	440b      	add	r3, r1
 8003d8e:	0099      	lsls	r1, r3, #2
 8003d90:	440b      	add	r3, r1
 8003d92:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d96:	3301      	adds	r3, #1
 8003d98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	bf0c      	ite	eq
 8003da0:	2301      	moveq	r3, #1
 8003da2:	2300      	movne	r3, #0
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d001      	beq.n	8003dae <HAL_I2C_Init+0x196>
 8003daa:	2301      	movs	r3, #1
 8003dac:	e022      	b.n	8003df4 <HAL_I2C_Init+0x1dc>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d10e      	bne.n	8003dd4 <HAL_I2C_Init+0x1bc>
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	1e58      	subs	r0, r3, #1
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6859      	ldr	r1, [r3, #4]
 8003dbe:	460b      	mov	r3, r1
 8003dc0:	005b      	lsls	r3, r3, #1
 8003dc2:	440b      	add	r3, r1
 8003dc4:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dc8:	3301      	adds	r3, #1
 8003dca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003dd2:	e00f      	b.n	8003df4 <HAL_I2C_Init+0x1dc>
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	1e58      	subs	r0, r3, #1
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6859      	ldr	r1, [r3, #4]
 8003ddc:	460b      	mov	r3, r1
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	440b      	add	r3, r1
 8003de2:	0099      	lsls	r1, r3, #2
 8003de4:	440b      	add	r3, r1
 8003de6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dea:	3301      	adds	r3, #1
 8003dec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003df0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003df4:	6879      	ldr	r1, [r7, #4]
 8003df6:	6809      	ldr	r1, [r1, #0]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	69da      	ldr	r2, [r3, #28]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6a1b      	ldr	r3, [r3, #32]
 8003e0e:	431a      	orrs	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	430a      	orrs	r2, r1
 8003e16:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003e22:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	6911      	ldr	r1, [r2, #16]
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	68d2      	ldr	r2, [r2, #12]
 8003e2e:	4311      	orrs	r1, r2
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	6812      	ldr	r2, [r2, #0]
 8003e34:	430b      	orrs	r3, r1
 8003e36:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	695a      	ldr	r2, [r3, #20]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	699b      	ldr	r3, [r3, #24]
 8003e4a:	431a      	orrs	r2, r3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	430a      	orrs	r2, r1
 8003e52:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f042 0201 	orr.w	r2, r2, #1
 8003e62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2220      	movs	r2, #32
 8003e6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2200      	movs	r2, #0
 8003e76:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3710      	adds	r7, #16
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	000186a0 	.word	0x000186a0
 8003e90:	001e847f 	.word	0x001e847f
 8003e94:	003d08ff 	.word	0x003d08ff
 8003e98:	431bde83 	.word	0x431bde83
 8003e9c:	10624dd3 	.word	0x10624dd3

08003ea0 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	695b      	ldr	r3, [r3, #20]
 8003eae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eb2:	2b80      	cmp	r3, #128	@ 0x80
 8003eb4:	d103      	bne.n	8003ebe <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	611a      	str	r2, [r3, #16]
  }
}
 8003ebe:	bf00      	nop
 8003ec0:	370c      	adds	r7, #12
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bc80      	pop	{r7}
 8003ec6:	4770      	bx	lr

08003ec8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b088      	sub	sp, #32
 8003ecc:	af02      	add	r7, sp, #8
 8003ece:	60f8      	str	r0, [r7, #12]
 8003ed0:	4608      	mov	r0, r1
 8003ed2:	4611      	mov	r1, r2
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	817b      	strh	r3, [r7, #10]
 8003eda:	460b      	mov	r3, r1
 8003edc:	813b      	strh	r3, [r7, #8]
 8003ede:	4613      	mov	r3, r2
 8003ee0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ee2:	f7fe fee9 	bl	8002cb8 <HAL_GetTick>
 8003ee6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	2b20      	cmp	r3, #32
 8003ef2:	f040 80d9 	bne.w	80040a8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	9300      	str	r3, [sp, #0]
 8003efa:	2319      	movs	r3, #25
 8003efc:	2201      	movs	r2, #1
 8003efe:	496d      	ldr	r1, [pc, #436]	@ (80040b4 <HAL_I2C_Mem_Write+0x1ec>)
 8003f00:	68f8      	ldr	r0, [r7, #12]
 8003f02:	f002 f94b 	bl	800619c <I2C_WaitOnFlagUntilTimeout>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d001      	beq.n	8003f10 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003f0c:	2302      	movs	r3, #2
 8003f0e:	e0cc      	b.n	80040aa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d101      	bne.n	8003f1e <HAL_I2C_Mem_Write+0x56>
 8003f1a:	2302      	movs	r3, #2
 8003f1c:	e0c5      	b.n	80040aa <HAL_I2C_Mem_Write+0x1e2>
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2201      	movs	r2, #1
 8003f22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 0301 	and.w	r3, r3, #1
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d007      	beq.n	8003f44 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f042 0201 	orr.w	r2, r2, #1
 8003f42:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f52:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2221      	movs	r2, #33	@ 0x21
 8003f58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2240      	movs	r2, #64	@ 0x40
 8003f60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2200      	movs	r2, #0
 8003f68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	6a3a      	ldr	r2, [r7, #32]
 8003f6e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003f74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f7a:	b29a      	uxth	r2, r3
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	4a4d      	ldr	r2, [pc, #308]	@ (80040b8 <HAL_I2C_Mem_Write+0x1f0>)
 8003f84:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f86:	88f8      	ldrh	r0, [r7, #6]
 8003f88:	893a      	ldrh	r2, [r7, #8]
 8003f8a:	8979      	ldrh	r1, [r7, #10]
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	9301      	str	r3, [sp, #4]
 8003f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f92:	9300      	str	r3, [sp, #0]
 8003f94:	4603      	mov	r3, r0
 8003f96:	68f8      	ldr	r0, [r7, #12]
 8003f98:	f001 feda 	bl	8005d50 <I2C_RequestMemoryWrite>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d052      	beq.n	8004048 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e081      	b.n	80040aa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fa6:	697a      	ldr	r2, [r7, #20]
 8003fa8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003faa:	68f8      	ldr	r0, [r7, #12]
 8003fac:	f002 fa10 	bl	80063d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00d      	beq.n	8003fd2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fba:	2b04      	cmp	r3, #4
 8003fbc:	d107      	bne.n	8003fce <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fcc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e06b      	b.n	80040aa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd6:	781a      	ldrb	r2, [r3, #0]
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe2:	1c5a      	adds	r2, r3, #1
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fec:	3b01      	subs	r3, #1
 8003fee:	b29a      	uxth	r2, r3
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	3b01      	subs	r3, #1
 8003ffc:	b29a      	uxth	r2, r3
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	695b      	ldr	r3, [r3, #20]
 8004008:	f003 0304 	and.w	r3, r3, #4
 800400c:	2b04      	cmp	r3, #4
 800400e:	d11b      	bne.n	8004048 <HAL_I2C_Mem_Write+0x180>
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004014:	2b00      	cmp	r3, #0
 8004016:	d017      	beq.n	8004048 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401c:	781a      	ldrb	r2, [r3, #0]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004028:	1c5a      	adds	r2, r3, #1
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004032:	3b01      	subs	r3, #1
 8004034:	b29a      	uxth	r2, r3
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800403e:	b29b      	uxth	r3, r3
 8004040:	3b01      	subs	r3, #1
 8004042:	b29a      	uxth	r2, r3
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800404c:	2b00      	cmp	r3, #0
 800404e:	d1aa      	bne.n	8003fa6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004050:	697a      	ldr	r2, [r7, #20]
 8004052:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004054:	68f8      	ldr	r0, [r7, #12]
 8004056:	f002 fa03 	bl	8006460 <I2C_WaitOnBTFFlagUntilTimeout>
 800405a:	4603      	mov	r3, r0
 800405c:	2b00      	cmp	r3, #0
 800405e:	d00d      	beq.n	800407c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004064:	2b04      	cmp	r3, #4
 8004066:	d107      	bne.n	8004078 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004076:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e016      	b.n	80040aa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800408a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2220      	movs	r2, #32
 8004090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2200      	movs	r2, #0
 8004098:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2200      	movs	r2, #0
 80040a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80040a4:	2300      	movs	r3, #0
 80040a6:	e000      	b.n	80040aa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80040a8:	2302      	movs	r3, #2
  }
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3718      	adds	r7, #24
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	00100002 	.word	0x00100002
 80040b8:	ffff0000 	.word	0xffff0000

080040bc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b08c      	sub	sp, #48	@ 0x30
 80040c0:	af02      	add	r7, sp, #8
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	4608      	mov	r0, r1
 80040c6:	4611      	mov	r1, r2
 80040c8:	461a      	mov	r2, r3
 80040ca:	4603      	mov	r3, r0
 80040cc:	817b      	strh	r3, [r7, #10]
 80040ce:	460b      	mov	r3, r1
 80040d0:	813b      	strh	r3, [r7, #8]
 80040d2:	4613      	mov	r3, r2
 80040d4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80040d6:	2300      	movs	r3, #0
 80040d8:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80040da:	f7fe fded 	bl	8002cb8 <HAL_GetTick>
 80040de:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	2b20      	cmp	r3, #32
 80040ea:	f040 8250 	bne.w	800458e <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80040ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f0:	9300      	str	r3, [sp, #0]
 80040f2:	2319      	movs	r3, #25
 80040f4:	2201      	movs	r2, #1
 80040f6:	4982      	ldr	r1, [pc, #520]	@ (8004300 <HAL_I2C_Mem_Read+0x244>)
 80040f8:	68f8      	ldr	r0, [r7, #12]
 80040fa:	f002 f84f 	bl	800619c <I2C_WaitOnFlagUntilTimeout>
 80040fe:	4603      	mov	r3, r0
 8004100:	2b00      	cmp	r3, #0
 8004102:	d001      	beq.n	8004108 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8004104:	2302      	movs	r3, #2
 8004106:	e243      	b.n	8004590 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800410e:	2b01      	cmp	r3, #1
 8004110:	d101      	bne.n	8004116 <HAL_I2C_Mem_Read+0x5a>
 8004112:	2302      	movs	r3, #2
 8004114:	e23c      	b.n	8004590 <HAL_I2C_Mem_Read+0x4d4>
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2201      	movs	r2, #1
 800411a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0301 	and.w	r3, r3, #1
 8004128:	2b01      	cmp	r3, #1
 800412a:	d007      	beq.n	800413c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f042 0201 	orr.w	r2, r2, #1
 800413a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800414a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2222      	movs	r2, #34	@ 0x22
 8004150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2240      	movs	r2, #64	@ 0x40
 8004158:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2200      	movs	r2, #0
 8004160:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004166:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800416c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004172:	b29a      	uxth	r2, r3
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	4a62      	ldr	r2, [pc, #392]	@ (8004304 <HAL_I2C_Mem_Read+0x248>)
 800417c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800417e:	88f8      	ldrh	r0, [r7, #6]
 8004180:	893a      	ldrh	r2, [r7, #8]
 8004182:	8979      	ldrh	r1, [r7, #10]
 8004184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004186:	9301      	str	r3, [sp, #4]
 8004188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800418a:	9300      	str	r3, [sp, #0]
 800418c:	4603      	mov	r3, r0
 800418e:	68f8      	ldr	r0, [r7, #12]
 8004190:	f001 fe74 	bl	8005e7c <I2C_RequestMemoryRead>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d001      	beq.n	800419e <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e1f8      	b.n	8004590 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d113      	bne.n	80041ce <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041a6:	2300      	movs	r3, #0
 80041a8:	61fb      	str	r3, [r7, #28]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	695b      	ldr	r3, [r3, #20]
 80041b0:	61fb      	str	r3, [r7, #28]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	699b      	ldr	r3, [r3, #24]
 80041b8:	61fb      	str	r3, [r7, #28]
 80041ba:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041ca:	601a      	str	r2, [r3, #0]
 80041cc:	e1cc      	b.n	8004568 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041d2:	2b01      	cmp	r3, #1
 80041d4:	d11e      	bne.n	8004214 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041e4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80041e6:	b672      	cpsid	i
}
 80041e8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041ea:	2300      	movs	r3, #0
 80041ec:	61bb      	str	r3, [r7, #24]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	695b      	ldr	r3, [r3, #20]
 80041f4:	61bb      	str	r3, [r7, #24]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	699b      	ldr	r3, [r3, #24]
 80041fc:	61bb      	str	r3, [r7, #24]
 80041fe:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800420e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004210:	b662      	cpsie	i
}
 8004212:	e035      	b.n	8004280 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004218:	2b02      	cmp	r3, #2
 800421a:	d11e      	bne.n	800425a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800422a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800422c:	b672      	cpsid	i
}
 800422e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004230:	2300      	movs	r3, #0
 8004232:	617b      	str	r3, [r7, #20]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	695b      	ldr	r3, [r3, #20]
 800423a:	617b      	str	r3, [r7, #20]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	699b      	ldr	r3, [r3, #24]
 8004242:	617b      	str	r3, [r7, #20]
 8004244:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004254:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004256:	b662      	cpsie	i
}
 8004258:	e012      	b.n	8004280 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004268:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800426a:	2300      	movs	r3, #0
 800426c:	613b      	str	r3, [r7, #16]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	695b      	ldr	r3, [r3, #20]
 8004274:	613b      	str	r3, [r7, #16]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	699b      	ldr	r3, [r3, #24]
 800427c:	613b      	str	r3, [r7, #16]
 800427e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004280:	e172      	b.n	8004568 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004286:	2b03      	cmp	r3, #3
 8004288:	f200 811f 	bhi.w	80044ca <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004290:	2b01      	cmp	r3, #1
 8004292:	d123      	bne.n	80042dc <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004294:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004296:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004298:	68f8      	ldr	r0, [r7, #12]
 800429a:	f002 f95b 	bl	8006554 <I2C_WaitOnRXNEFlagUntilTimeout>
 800429e:	4603      	mov	r3, r0
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d001      	beq.n	80042a8 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e173      	b.n	8004590 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	691a      	ldr	r2, [r3, #16]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b2:	b2d2      	uxtb	r2, r2
 80042b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ba:	1c5a      	adds	r2, r3, #1
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042c4:	3b01      	subs	r3, #1
 80042c6:	b29a      	uxth	r2, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	3b01      	subs	r3, #1
 80042d4:	b29a      	uxth	r2, r3
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80042da:	e145      	b.n	8004568 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d152      	bne.n	800438a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80042e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042e6:	9300      	str	r3, [sp, #0]
 80042e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ea:	2200      	movs	r2, #0
 80042ec:	4906      	ldr	r1, [pc, #24]	@ (8004308 <HAL_I2C_Mem_Read+0x24c>)
 80042ee:	68f8      	ldr	r0, [r7, #12]
 80042f0:	f001 ff54 	bl	800619c <I2C_WaitOnFlagUntilTimeout>
 80042f4:	4603      	mov	r3, r0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d008      	beq.n	800430c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e148      	b.n	8004590 <HAL_I2C_Mem_Read+0x4d4>
 80042fe:	bf00      	nop
 8004300:	00100002 	.word	0x00100002
 8004304:	ffff0000 	.word	0xffff0000
 8004308:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800430c:	b672      	cpsid	i
}
 800430e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800431e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	691a      	ldr	r2, [r3, #16]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432a:	b2d2      	uxtb	r2, r2
 800432c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004332:	1c5a      	adds	r2, r3, #1
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800433c:	3b01      	subs	r3, #1
 800433e:	b29a      	uxth	r2, r3
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004348:	b29b      	uxth	r3, r3
 800434a:	3b01      	subs	r3, #1
 800434c:	b29a      	uxth	r2, r3
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004352:	b662      	cpsie	i
}
 8004354:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	691a      	ldr	r2, [r3, #16]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004360:	b2d2      	uxtb	r2, r2
 8004362:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004368:	1c5a      	adds	r2, r3, #1
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004372:	3b01      	subs	r3, #1
 8004374:	b29a      	uxth	r2, r3
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800437e:	b29b      	uxth	r3, r3
 8004380:	3b01      	subs	r3, #1
 8004382:	b29a      	uxth	r2, r3
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004388:	e0ee      	b.n	8004568 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800438a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800438c:	9300      	str	r3, [sp, #0]
 800438e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004390:	2200      	movs	r2, #0
 8004392:	4981      	ldr	r1, [pc, #516]	@ (8004598 <HAL_I2C_Mem_Read+0x4dc>)
 8004394:	68f8      	ldr	r0, [r7, #12]
 8004396:	f001 ff01 	bl	800619c <I2C_WaitOnFlagUntilTimeout>
 800439a:	4603      	mov	r3, r0
 800439c:	2b00      	cmp	r3, #0
 800439e:	d001      	beq.n	80043a4 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e0f5      	b.n	8004590 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043b2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80043b4:	b672      	cpsid	i
}
 80043b6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	691a      	ldr	r2, [r3, #16]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c2:	b2d2      	uxtb	r2, r2
 80043c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ca:	1c5a      	adds	r2, r3, #1
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043d4:	3b01      	subs	r3, #1
 80043d6:	b29a      	uxth	r2, r3
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	3b01      	subs	r3, #1
 80043e4:	b29a      	uxth	r2, r3
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80043ea:	4b6c      	ldr	r3, [pc, #432]	@ (800459c <HAL_I2C_Mem_Read+0x4e0>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	08db      	lsrs	r3, r3, #3
 80043f0:	4a6b      	ldr	r2, [pc, #428]	@ (80045a0 <HAL_I2C_Mem_Read+0x4e4>)
 80043f2:	fba2 2303 	umull	r2, r3, r2, r3
 80043f6:	0a1a      	lsrs	r2, r3, #8
 80043f8:	4613      	mov	r3, r2
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	4413      	add	r3, r2
 80043fe:	00da      	lsls	r2, r3, #3
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004404:	6a3b      	ldr	r3, [r7, #32]
 8004406:	3b01      	subs	r3, #1
 8004408:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800440a:	6a3b      	ldr	r3, [r7, #32]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d118      	bne.n	8004442 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2200      	movs	r2, #0
 8004414:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2220      	movs	r2, #32
 800441a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2200      	movs	r2, #0
 8004422:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800442a:	f043 0220 	orr.w	r2, r3, #32
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004432:	b662      	cpsie	i
}
 8004434:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e0a6      	b.n	8004590 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	695b      	ldr	r3, [r3, #20]
 8004448:	f003 0304 	and.w	r3, r3, #4
 800444c:	2b04      	cmp	r3, #4
 800444e:	d1d9      	bne.n	8004404 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800445e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	691a      	ldr	r2, [r3, #16]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800446a:	b2d2      	uxtb	r2, r2
 800446c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004472:	1c5a      	adds	r2, r3, #1
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800447c:	3b01      	subs	r3, #1
 800447e:	b29a      	uxth	r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004488:	b29b      	uxth	r3, r3
 800448a:	3b01      	subs	r3, #1
 800448c:	b29a      	uxth	r2, r3
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004492:	b662      	cpsie	i
}
 8004494:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	691a      	ldr	r2, [r3, #16]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a0:	b2d2      	uxtb	r2, r2
 80044a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a8:	1c5a      	adds	r2, r3, #1
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044b2:	3b01      	subs	r3, #1
 80044b4:	b29a      	uxth	r2, r3
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044be:	b29b      	uxth	r3, r3
 80044c0:	3b01      	subs	r3, #1
 80044c2:	b29a      	uxth	r2, r3
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80044c8:	e04e      	b.n	8004568 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044cc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80044ce:	68f8      	ldr	r0, [r7, #12]
 80044d0:	f002 f840 	bl	8006554 <I2C_WaitOnRXNEFlagUntilTimeout>
 80044d4:	4603      	mov	r3, r0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d001      	beq.n	80044de <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e058      	b.n	8004590 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	691a      	ldr	r2, [r3, #16]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e8:	b2d2      	uxtb	r2, r2
 80044ea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f0:	1c5a      	adds	r2, r3, #1
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044fa:	3b01      	subs	r3, #1
 80044fc:	b29a      	uxth	r2, r3
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004506:	b29b      	uxth	r3, r3
 8004508:	3b01      	subs	r3, #1
 800450a:	b29a      	uxth	r2, r3
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	695b      	ldr	r3, [r3, #20]
 8004516:	f003 0304 	and.w	r3, r3, #4
 800451a:	2b04      	cmp	r3, #4
 800451c:	d124      	bne.n	8004568 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004522:	2b03      	cmp	r3, #3
 8004524:	d107      	bne.n	8004536 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004534:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	691a      	ldr	r2, [r3, #16]
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004540:	b2d2      	uxtb	r2, r2
 8004542:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004548:	1c5a      	adds	r2, r3, #1
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004552:	3b01      	subs	r3, #1
 8004554:	b29a      	uxth	r2, r3
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800455e:	b29b      	uxth	r3, r3
 8004560:	3b01      	subs	r3, #1
 8004562:	b29a      	uxth	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800456c:	2b00      	cmp	r3, #0
 800456e:	f47f ae88 	bne.w	8004282 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2220      	movs	r2, #32
 8004576:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2200      	movs	r2, #0
 800457e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800458a:	2300      	movs	r3, #0
 800458c:	e000      	b.n	8004590 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 800458e:	2302      	movs	r3, #2
  }
}
 8004590:	4618      	mov	r0, r3
 8004592:	3728      	adds	r7, #40	@ 0x28
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}
 8004598:	00010004 	.word	0x00010004
 800459c:	20000004 	.word	0x20000004
 80045a0:	14f8b589 	.word	0x14f8b589

080045a4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b088      	sub	sp, #32
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80045ac:	2300      	movs	r3, #0
 80045ae:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045bc:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80045c4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045cc:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80045ce:	7bfb      	ldrb	r3, [r7, #15]
 80045d0:	2b10      	cmp	r3, #16
 80045d2:	d003      	beq.n	80045dc <HAL_I2C_EV_IRQHandler+0x38>
 80045d4:	7bfb      	ldrb	r3, [r7, #15]
 80045d6:	2b40      	cmp	r3, #64	@ 0x40
 80045d8:	f040 80b1 	bne.w	800473e <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	699b      	ldr	r3, [r3, #24]
 80045e2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	695b      	ldr	r3, [r3, #20]
 80045ea:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80045ec:	69fb      	ldr	r3, [r7, #28]
 80045ee:	f003 0301 	and.w	r3, r3, #1
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d10d      	bne.n	8004612 <HAL_I2C_EV_IRQHandler+0x6e>
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80045fc:	d003      	beq.n	8004606 <HAL_I2C_EV_IRQHandler+0x62>
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004604:	d101      	bne.n	800460a <HAL_I2C_EV_IRQHandler+0x66>
 8004606:	2301      	movs	r3, #1
 8004608:	e000      	b.n	800460c <HAL_I2C_EV_IRQHandler+0x68>
 800460a:	2300      	movs	r3, #0
 800460c:	2b01      	cmp	r3, #1
 800460e:	f000 8114 	beq.w	800483a <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004612:	69fb      	ldr	r3, [r7, #28]
 8004614:	f003 0301 	and.w	r3, r3, #1
 8004618:	2b00      	cmp	r3, #0
 800461a:	d00b      	beq.n	8004634 <HAL_I2C_EV_IRQHandler+0x90>
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004622:	2b00      	cmp	r3, #0
 8004624:	d006      	beq.n	8004634 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f002 f81f 	bl	800666a <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f000 fd6b 	bl	8005108 <I2C_Master_SB>
 8004632:	e083      	b.n	800473c <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004634:	69fb      	ldr	r3, [r7, #28]
 8004636:	f003 0308 	and.w	r3, r3, #8
 800463a:	2b00      	cmp	r3, #0
 800463c:	d008      	beq.n	8004650 <HAL_I2C_EV_IRQHandler+0xac>
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004644:	2b00      	cmp	r3, #0
 8004646:	d003      	beq.n	8004650 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 fde2 	bl	8005212 <I2C_Master_ADD10>
 800464e:	e075      	b.n	800473c <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004650:	69fb      	ldr	r3, [r7, #28]
 8004652:	f003 0302 	and.w	r3, r3, #2
 8004656:	2b00      	cmp	r3, #0
 8004658:	d008      	beq.n	800466c <HAL_I2C_EV_IRQHandler+0xc8>
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004660:	2b00      	cmp	r3, #0
 8004662:	d003      	beq.n	800466c <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f000 fdfd 	bl	8005264 <I2C_Master_ADDR>
 800466a:	e067      	b.n	800473c <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800466c:	69bb      	ldr	r3, [r7, #24]
 800466e:	f003 0304 	and.w	r3, r3, #4
 8004672:	2b00      	cmp	r3, #0
 8004674:	d036      	beq.n	80046e4 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004680:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004684:	f000 80db 	beq.w	800483e <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800468e:	2b00      	cmp	r3, #0
 8004690:	d00d      	beq.n	80046ae <HAL_I2C_EV_IRQHandler+0x10a>
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004698:	2b00      	cmp	r3, #0
 800469a:	d008      	beq.n	80046ae <HAL_I2C_EV_IRQHandler+0x10a>
 800469c:	69fb      	ldr	r3, [r7, #28]
 800469e:	f003 0304 	and.w	r3, r3, #4
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d103      	bne.n	80046ae <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f000 f9cb 	bl	8004a42 <I2C_MasterTransmit_TXE>
 80046ac:	e046      	b.n	800473c <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80046ae:	69fb      	ldr	r3, [r7, #28]
 80046b0:	f003 0304 	and.w	r3, r3, #4
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	f000 80c2 	beq.w	800483e <HAL_I2C_EV_IRQHandler+0x29a>
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	f000 80bc 	beq.w	800483e <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80046c6:	7bbb      	ldrb	r3, [r7, #14]
 80046c8:	2b21      	cmp	r3, #33	@ 0x21
 80046ca:	d103      	bne.n	80046d4 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80046cc:	6878      	ldr	r0, [r7, #4]
 80046ce:	f000 fa54 	bl	8004b7a <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80046d2:	e0b4      	b.n	800483e <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80046d4:	7bfb      	ldrb	r3, [r7, #15]
 80046d6:	2b40      	cmp	r3, #64	@ 0x40
 80046d8:	f040 80b1 	bne.w	800483e <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f000 fac2 	bl	8004c66 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80046e2:	e0ac      	b.n	800483e <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046f2:	f000 80a4 	beq.w	800483e <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d00d      	beq.n	800471c <HAL_I2C_EV_IRQHandler+0x178>
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004706:	2b00      	cmp	r3, #0
 8004708:	d008      	beq.n	800471c <HAL_I2C_EV_IRQHandler+0x178>
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	f003 0304 	and.w	r3, r3, #4
 8004710:	2b00      	cmp	r3, #0
 8004712:	d103      	bne.n	800471c <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f000 fb3e 	bl	8004d96 <I2C_MasterReceive_RXNE>
 800471a:	e00f      	b.n	800473c <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800471c:	69fb      	ldr	r3, [r7, #28]
 800471e:	f003 0304 	and.w	r3, r3, #4
 8004722:	2b00      	cmp	r3, #0
 8004724:	f000 808b 	beq.w	800483e <HAL_I2C_EV_IRQHandler+0x29a>
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800472e:	2b00      	cmp	r3, #0
 8004730:	f000 8085 	beq.w	800483e <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004734:	6878      	ldr	r0, [r7, #4]
 8004736:	f000 fbf6 	bl	8004f26 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800473a:	e080      	b.n	800483e <HAL_I2C_EV_IRQHandler+0x29a>
 800473c:	e07f      	b.n	800483e <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004742:	2b00      	cmp	r3, #0
 8004744:	d004      	beq.n	8004750 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	695b      	ldr	r3, [r3, #20]
 800474c:	61fb      	str	r3, [r7, #28]
 800474e:	e007      	b.n	8004760 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	699b      	ldr	r3, [r3, #24]
 8004756:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	695b      	ldr	r3, [r3, #20]
 800475e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	f003 0302 	and.w	r3, r3, #2
 8004766:	2b00      	cmp	r3, #0
 8004768:	d011      	beq.n	800478e <HAL_I2C_EV_IRQHandler+0x1ea>
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004770:	2b00      	cmp	r3, #0
 8004772:	d00c      	beq.n	800478e <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004778:	2b00      	cmp	r3, #0
 800477a:	d003      	beq.n	8004784 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	699b      	ldr	r3, [r3, #24]
 8004782:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004784:	69b9      	ldr	r1, [r7, #24]
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f000 ffc3 	bl	8005712 <I2C_Slave_ADDR>
 800478c:	e05a      	b.n	8004844 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800478e:	69fb      	ldr	r3, [r7, #28]
 8004790:	f003 0310 	and.w	r3, r3, #16
 8004794:	2b00      	cmp	r3, #0
 8004796:	d008      	beq.n	80047aa <HAL_I2C_EV_IRQHandler+0x206>
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d003      	beq.n	80047aa <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 80047a2:	6878      	ldr	r0, [r7, #4]
 80047a4:	f000 fffe 	bl	80057a4 <I2C_Slave_STOPF>
 80047a8:	e04c      	b.n	8004844 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80047aa:	7bbb      	ldrb	r3, [r7, #14]
 80047ac:	2b21      	cmp	r3, #33	@ 0x21
 80047ae:	d002      	beq.n	80047b6 <HAL_I2C_EV_IRQHandler+0x212>
 80047b0:	7bbb      	ldrb	r3, [r7, #14]
 80047b2:	2b29      	cmp	r3, #41	@ 0x29
 80047b4:	d120      	bne.n	80047f8 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80047b6:	69fb      	ldr	r3, [r7, #28]
 80047b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d00d      	beq.n	80047dc <HAL_I2C_EV_IRQHandler+0x238>
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d008      	beq.n	80047dc <HAL_I2C_EV_IRQHandler+0x238>
 80047ca:	69fb      	ldr	r3, [r7, #28]
 80047cc:	f003 0304 	and.w	r3, r3, #4
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d103      	bne.n	80047dc <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80047d4:	6878      	ldr	r0, [r7, #4]
 80047d6:	f000 fee0 	bl	800559a <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80047da:	e032      	b.n	8004842 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80047dc:	69fb      	ldr	r3, [r7, #28]
 80047de:	f003 0304 	and.w	r3, r3, #4
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d02d      	beq.n	8004842 <HAL_I2C_EV_IRQHandler+0x29e>
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d028      	beq.n	8004842 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	f000 ff0f 	bl	8005614 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80047f6:	e024      	b.n	8004842 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80047f8:	69fb      	ldr	r3, [r7, #28]
 80047fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d00d      	beq.n	800481e <HAL_I2C_EV_IRQHandler+0x27a>
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004808:	2b00      	cmp	r3, #0
 800480a:	d008      	beq.n	800481e <HAL_I2C_EV_IRQHandler+0x27a>
 800480c:	69fb      	ldr	r3, [r7, #28]
 800480e:	f003 0304 	and.w	r3, r3, #4
 8004812:	2b00      	cmp	r3, #0
 8004814:	d103      	bne.n	800481e <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f000 ff1c 	bl	8005654 <I2C_SlaveReceive_RXNE>
 800481c:	e012      	b.n	8004844 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	f003 0304 	and.w	r3, r3, #4
 8004824:	2b00      	cmp	r3, #0
 8004826:	d00d      	beq.n	8004844 <HAL_I2C_EV_IRQHandler+0x2a0>
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800482e:	2b00      	cmp	r3, #0
 8004830:	d008      	beq.n	8004844 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 ff4c 	bl	80056d0 <I2C_SlaveReceive_BTF>
 8004838:	e004      	b.n	8004844 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 800483a:	bf00      	nop
 800483c:	e002      	b.n	8004844 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800483e:	bf00      	nop
 8004840:	e000      	b.n	8004844 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004842:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004844:	3720      	adds	r7, #32
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}

0800484a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800484a:	b580      	push	{r7, lr}
 800484c:	b08a      	sub	sp, #40	@ 0x28
 800484e:	af00      	add	r7, sp, #0
 8004850:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	695b      	ldr	r3, [r3, #20]
 8004858:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004862:	2300      	movs	r3, #0
 8004864:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800486c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800486e:	6a3b      	ldr	r3, [r7, #32]
 8004870:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004874:	2b00      	cmp	r3, #0
 8004876:	d015      	beq.n	80048a4 <HAL_I2C_ER_IRQHandler+0x5a>
 8004878:	69fb      	ldr	r3, [r7, #28]
 800487a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800487e:	2b00      	cmp	r3, #0
 8004880:	d010      	beq.n	80048a4 <HAL_I2C_ER_IRQHandler+0x5a>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004884:	f043 0301 	orr.w	r3, r3, #1
 8004888:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004892:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80048a2:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80048a4:	6a3b      	ldr	r3, [r7, #32]
 80048a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d00d      	beq.n	80048ca <HAL_I2C_ER_IRQHandler+0x80>
 80048ae:	69fb      	ldr	r3, [r7, #28]
 80048b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d008      	beq.n	80048ca <HAL_I2C_ER_IRQHandler+0x80>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80048b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ba:	f043 0302 	orr.w	r3, r3, #2
 80048be:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80048c8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80048ca:	6a3b      	ldr	r3, [r7, #32]
 80048cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d03e      	beq.n	8004952 <HAL_I2C_ER_IRQHandler+0x108>
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d039      	beq.n	8004952 <HAL_I2C_ER_IRQHandler+0x108>
  {
    tmp1 = CurrentMode;
 80048de:	7efb      	ldrb	r3, [r7, #27]
 80048e0:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048f0:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048f6:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80048f8:	7ebb      	ldrb	r3, [r7, #26]
 80048fa:	2b20      	cmp	r3, #32
 80048fc:	d112      	bne.n	8004924 <HAL_I2C_ER_IRQHandler+0xda>
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d10f      	bne.n	8004924 <HAL_I2C_ER_IRQHandler+0xda>
 8004904:	7cfb      	ldrb	r3, [r7, #19]
 8004906:	2b21      	cmp	r3, #33	@ 0x21
 8004908:	d008      	beq.n	800491c <HAL_I2C_ER_IRQHandler+0xd2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800490a:	7cfb      	ldrb	r3, [r7, #19]
 800490c:	2b29      	cmp	r3, #41	@ 0x29
 800490e:	d005      	beq.n	800491c <HAL_I2C_ER_IRQHandler+0xd2>
 8004910:	7cfb      	ldrb	r3, [r7, #19]
 8004912:	2b28      	cmp	r3, #40	@ 0x28
 8004914:	d106      	bne.n	8004924 <HAL_I2C_ER_IRQHandler+0xda>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2b21      	cmp	r3, #33	@ 0x21
 800491a:	d103      	bne.n	8004924 <HAL_I2C_ER_IRQHandler+0xda>
    {
      I2C_Slave_AF(hi2c);
 800491c:	6878      	ldr	r0, [r7, #4]
 800491e:	f001 f871 	bl	8005a04 <I2C_Slave_AF>
 8004922:	e016      	b.n	8004952 <HAL_I2C_ER_IRQHandler+0x108>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800492c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800492e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004930:	f043 0304 	orr.w	r3, r3, #4
 8004934:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004936:	7efb      	ldrb	r3, [r7, #27]
 8004938:	2b10      	cmp	r3, #16
 800493a:	d002      	beq.n	8004942 <HAL_I2C_ER_IRQHandler+0xf8>
 800493c:	7efb      	ldrb	r3, [r7, #27]
 800493e:	2b40      	cmp	r3, #64	@ 0x40
 8004940:	d107      	bne.n	8004952 <HAL_I2C_ER_IRQHandler+0x108>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004950:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004952:	6a3b      	ldr	r3, [r7, #32]
 8004954:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004958:	2b00      	cmp	r3, #0
 800495a:	d00d      	beq.n	8004978 <HAL_I2C_ER_IRQHandler+0x12e>
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004962:	2b00      	cmp	r3, #0
 8004964:	d008      	beq.n	8004978 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004968:	f043 0308 	orr.w	r3, r3, #8
 800496c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8004976:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800497a:	2b00      	cmp	r3, #0
 800497c:	d008      	beq.n	8004990 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004984:	431a      	orrs	r2, r3
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f001 f8ae 	bl	8005aec <I2C_ITError>
  }
}
 8004990:	bf00      	nop
 8004992:	3728      	adds	r7, #40	@ 0x28
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}

08004998 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004998:	b480      	push	{r7}
 800499a:	b083      	sub	sp, #12
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80049a0:	bf00      	nop
 80049a2:	370c      	adds	r7, #12
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bc80      	pop	{r7}
 80049a8:	4770      	bx	lr

080049aa <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80049aa:	b480      	push	{r7}
 80049ac:	b083      	sub	sp, #12
 80049ae:	af00      	add	r7, sp, #0
 80049b0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80049b2:	bf00      	nop
 80049b4:	370c      	adds	r7, #12
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bc80      	pop	{r7}
 80049ba:	4770      	bx	lr

080049bc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80049c4:	bf00      	nop
 80049c6:	370c      	adds	r7, #12
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bc80      	pop	{r7}
 80049cc:	4770      	bx	lr

080049ce <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80049ce:	b480      	push	{r7}
 80049d0:	b083      	sub	sp, #12
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80049d6:	bf00      	nop
 80049d8:	370c      	adds	r7, #12
 80049da:	46bd      	mov	sp, r7
 80049dc:	bc80      	pop	{r7}
 80049de:	4770      	bx	lr

080049e0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	460b      	mov	r3, r1
 80049ea:	70fb      	strb	r3, [r7, #3]
 80049ec:	4613      	mov	r3, r2
 80049ee:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80049f0:	bf00      	nop
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bc80      	pop	{r7}
 80049f8:	4770      	bx	lr

080049fa <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80049fa:	b480      	push	{r7}
 80049fc:	b083      	sub	sp, #12
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004a02:	bf00      	nop
 8004a04:	370c      	adds	r7, #12
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bc80      	pop	{r7}
 8004a0a:	4770      	bx	lr

08004a0c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b083      	sub	sp, #12
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004a14:	bf00      	nop
 8004a16:	370c      	adds	r7, #12
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bc80      	pop	{r7}
 8004a1c:	4770      	bx	lr

08004a1e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004a1e:	b480      	push	{r7}
 8004a20:	b083      	sub	sp, #12
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004a26:	bf00      	nop
 8004a28:	370c      	adds	r7, #12
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bc80      	pop	{r7}
 8004a2e:	4770      	bx	lr

08004a30 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004a38:	bf00      	nop
 8004a3a:	370c      	adds	r7, #12
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bc80      	pop	{r7}
 8004a40:	4770      	bx	lr

08004a42 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004a42:	b580      	push	{r7, lr}
 8004a44:	b084      	sub	sp, #16
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a50:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a58:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a5e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d150      	bne.n	8004b0a <I2C_MasterTransmit_TXE+0xc8>
 8004a68:	7bfb      	ldrb	r3, [r7, #15]
 8004a6a:	2b21      	cmp	r3, #33	@ 0x21
 8004a6c:	d14d      	bne.n	8004b0a <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	2b08      	cmp	r3, #8
 8004a72:	d01d      	beq.n	8004ab0 <I2C_MasterTransmit_TXE+0x6e>
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	2b20      	cmp	r3, #32
 8004a78:	d01a      	beq.n	8004ab0 <I2C_MasterTransmit_TXE+0x6e>
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004a80:	d016      	beq.n	8004ab0 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	685a      	ldr	r2, [r3, #4]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004a90:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2211      	movs	r2, #17
 8004a96:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2220      	movs	r2, #32
 8004aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004aa8:	6878      	ldr	r0, [r7, #4]
 8004aaa:	f7ff ff75 	bl	8004998 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004aae:	e060      	b.n	8004b72 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	685a      	ldr	r2, [r3, #4]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004abe:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ace:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2220      	movs	r2, #32
 8004ada:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	2b40      	cmp	r3, #64	@ 0x40
 8004ae8:	d107      	bne.n	8004afa <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2200      	movs	r2, #0
 8004aee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f7ff ff8a 	bl	8004a0c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004af8:	e03b      	b.n	8004b72 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f7ff ff48 	bl	8004998 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004b08:	e033      	b.n	8004b72 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004b0a:	7bfb      	ldrb	r3, [r7, #15]
 8004b0c:	2b21      	cmp	r3, #33	@ 0x21
 8004b0e:	d005      	beq.n	8004b1c <I2C_MasterTransmit_TXE+0xda>
 8004b10:	7bbb      	ldrb	r3, [r7, #14]
 8004b12:	2b40      	cmp	r3, #64	@ 0x40
 8004b14:	d12d      	bne.n	8004b72 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004b16:	7bfb      	ldrb	r3, [r7, #15]
 8004b18:	2b22      	cmp	r3, #34	@ 0x22
 8004b1a:	d12a      	bne.n	8004b72 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d108      	bne.n	8004b38 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	685a      	ldr	r2, [r3, #4]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b34:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004b36:	e01c      	b.n	8004b72 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b3e:	b2db      	uxtb	r3, r3
 8004b40:	2b40      	cmp	r3, #64	@ 0x40
 8004b42:	d103      	bne.n	8004b4c <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	f000 f88e 	bl	8004c66 <I2C_MemoryTransmit_TXE_BTF>
}
 8004b4a:	e012      	b.n	8004b72 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b50:	781a      	ldrb	r2, [r3, #0]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b5c:	1c5a      	adds	r2, r3, #1
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b66:	b29b      	uxth	r3, r3
 8004b68:	3b01      	subs	r3, #1
 8004b6a:	b29a      	uxth	r2, r3
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004b70:	e7ff      	b.n	8004b72 <I2C_MasterTransmit_TXE+0x130>
 8004b72:	bf00      	nop
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}

08004b7a <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004b7a:	b580      	push	{r7, lr}
 8004b7c:	b084      	sub	sp, #16
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b86:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	2b21      	cmp	r3, #33	@ 0x21
 8004b92:	d164      	bne.n	8004c5e <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b98:	b29b      	uxth	r3, r3
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d012      	beq.n	8004bc4 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ba2:	781a      	ldrb	r2, [r3, #0]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bae:	1c5a      	adds	r2, r3, #1
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bb8:	b29b      	uxth	r3, r3
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	b29a      	uxth	r2, r3
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004bc2:	e04c      	b.n	8004c5e <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2b08      	cmp	r3, #8
 8004bc8:	d01d      	beq.n	8004c06 <I2C_MasterTransmit_BTF+0x8c>
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2b20      	cmp	r3, #32
 8004bce:	d01a      	beq.n	8004c06 <I2C_MasterTransmit_BTF+0x8c>
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004bd6:	d016      	beq.n	8004c06 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	685a      	ldr	r2, [r3, #4]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004be6:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2211      	movs	r2, #17
 8004bec:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2220      	movs	r2, #32
 8004bfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f7ff feca 	bl	8004998 <HAL_I2C_MasterTxCpltCallback>
}
 8004c04:	e02b      	b.n	8004c5e <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	685a      	ldr	r2, [r3, #4]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004c14:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c24:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2220      	movs	r2, #32
 8004c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	2b40      	cmp	r3, #64	@ 0x40
 8004c3e:	d107      	bne.n	8004c50 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f7ff fedf 	bl	8004a0c <HAL_I2C_MemTxCpltCallback>
}
 8004c4e:	e006      	b.n	8004c5e <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f7ff fe9d 	bl	8004998 <HAL_I2C_MasterTxCpltCallback>
}
 8004c5e:	bf00      	nop
 8004c60:	3710      	adds	r7, #16
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}

08004c66 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004c66:	b580      	push	{r7, lr}
 8004c68:	b084      	sub	sp, #16
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c74:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d11d      	bne.n	8004cba <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d10b      	bne.n	8004c9e <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c8a:	b2da      	uxtb	r2, r3
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c96:	1c9a      	adds	r2, r3, #2
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8004c9c:	e077      	b.n	8004d8e <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ca2:	b29b      	uxth	r3, r3
 8004ca4:	121b      	asrs	r3, r3, #8
 8004ca6:	b2da      	uxtb	r2, r3
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cb2:	1c5a      	adds	r2, r3, #1
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004cb8:	e069      	b.n	8004d8e <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	d10b      	bne.n	8004cda <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cc6:	b2da      	uxtb	r2, r3
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cd2:	1c5a      	adds	r2, r3, #1
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004cd8:	e059      	b.n	8004d8e <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cde:	2b02      	cmp	r3, #2
 8004ce0:	d152      	bne.n	8004d88 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004ce2:	7bfb      	ldrb	r3, [r7, #15]
 8004ce4:	2b22      	cmp	r3, #34	@ 0x22
 8004ce6:	d10d      	bne.n	8004d04 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004cf6:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cfc:	1c5a      	adds	r2, r3, #1
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004d02:	e044      	b.n	8004d8e <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d015      	beq.n	8004d3a <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004d0e:	7bfb      	ldrb	r3, [r7, #15]
 8004d10:	2b21      	cmp	r3, #33	@ 0x21
 8004d12:	d112      	bne.n	8004d3a <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d18:	781a      	ldrb	r2, [r3, #0]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d24:	1c5a      	adds	r2, r3, #1
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	3b01      	subs	r3, #1
 8004d32:	b29a      	uxth	r2, r3
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004d38:	e029      	b.n	8004d8e <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d3e:	b29b      	uxth	r3, r3
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d124      	bne.n	8004d8e <I2C_MemoryTransmit_TXE_BTF+0x128>
 8004d44:	7bfb      	ldrb	r3, [r7, #15]
 8004d46:	2b21      	cmp	r3, #33	@ 0x21
 8004d48:	d121      	bne.n	8004d8e <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	685a      	ldr	r2, [r3, #4]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004d58:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d68:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2220      	movs	r2, #32
 8004d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f7ff fe43 	bl	8004a0c <HAL_I2C_MemTxCpltCallback>
}
 8004d86:	e002      	b.n	8004d8e <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f7ff f889 	bl	8003ea0 <I2C_Flush_DR>
}
 8004d8e:	bf00      	nop
 8004d90:	3710      	adds	r7, #16
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}

08004d96 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004d96:	b580      	push	{r7, lr}
 8004d98:	b084      	sub	sp, #16
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	2b22      	cmp	r3, #34	@ 0x22
 8004da8:	f040 80b9 	bne.w	8004f1e <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004db0:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004db6:	b29b      	uxth	r3, r3
 8004db8:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	2b03      	cmp	r3, #3
 8004dbe:	d921      	bls.n	8004e04 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	691a      	ldr	r2, [r3, #16]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dca:	b2d2      	uxtb	r2, r2
 8004dcc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd2:	1c5a      	adds	r2, r3, #1
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ddc:	b29b      	uxth	r3, r3
 8004dde:	3b01      	subs	r3, #1
 8004de0:	b29a      	uxth	r2, r3
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dea:	b29b      	uxth	r3, r3
 8004dec:	2b03      	cmp	r3, #3
 8004dee:	f040 8096 	bne.w	8004f1e <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	685a      	ldr	r2, [r3, #4]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e00:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004e02:	e08c      	b.n	8004f1e <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e08:	2b02      	cmp	r3, #2
 8004e0a:	d07f      	beq.n	8004f0c <I2C_MasterReceive_RXNE+0x176>
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d002      	beq.n	8004e18 <I2C_MasterReceive_RXNE+0x82>
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d179      	bne.n	8004f0c <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f001 fb69 	bl	80064f0 <I2C_WaitOnSTOPRequestThroughIT>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d14c      	bne.n	8004ebe <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e32:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	685a      	ldr	r2, [r3, #4]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004e42:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	691a      	ldr	r2, [r3, #16]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e4e:	b2d2      	uxtb	r2, r2
 8004e50:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e56:	1c5a      	adds	r2, r3, #1
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e60:	b29b      	uxth	r3, r3
 8004e62:	3b01      	subs	r3, #1
 8004e64:	b29a      	uxth	r2, r3
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2220      	movs	r2, #32
 8004e6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004e78:	b2db      	uxtb	r3, r3
 8004e7a:	2b40      	cmp	r3, #64	@ 0x40
 8004e7c:	d10a      	bne.n	8004e94 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004e8c:	6878      	ldr	r0, [r7, #4]
 8004e8e:	f7fd f959 	bl	8002144 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004e92:	e044      	b.n	8004f1e <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2b08      	cmp	r3, #8
 8004ea0:	d002      	beq.n	8004ea8 <I2C_MasterReceive_RXNE+0x112>
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2b20      	cmp	r3, #32
 8004ea6:	d103      	bne.n	8004eb0 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	631a      	str	r2, [r3, #48]	@ 0x30
 8004eae:	e002      	b.n	8004eb6 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2212      	movs	r2, #18
 8004eb4:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f7ff fd77 	bl	80049aa <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004ebc:	e02f      	b.n	8004f1e <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	685a      	ldr	r2, [r3, #4]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004ecc:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	691a      	ldr	r2, [r3, #16]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed8:	b2d2      	uxtb	r2, r2
 8004eda:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee0:	1c5a      	adds	r2, r3, #1
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	3b01      	subs	r3, #1
 8004eee:	b29a      	uxth	r2, r3
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2220      	movs	r2, #32
 8004ef8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	f7ff fd8a 	bl	8004a1e <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004f0a:	e008      	b.n	8004f1e <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	685a      	ldr	r2, [r3, #4]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f1a:	605a      	str	r2, [r3, #4]
}
 8004f1c:	e7ff      	b.n	8004f1e <I2C_MasterReceive_RXNE+0x188>
 8004f1e:	bf00      	nop
 8004f20:	3710      	adds	r7, #16
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}

08004f26 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004f26:	b580      	push	{r7, lr}
 8004f28:	b084      	sub	sp, #16
 8004f2a:	af00      	add	r7, sp, #0
 8004f2c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f32:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f38:	b29b      	uxth	r3, r3
 8004f3a:	2b04      	cmp	r3, #4
 8004f3c:	d11b      	bne.n	8004f76 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	685a      	ldr	r2, [r3, #4]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f4c:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	691a      	ldr	r2, [r3, #16]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f58:	b2d2      	uxtb	r2, r2
 8004f5a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f60:	1c5a      	adds	r2, r3, #1
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	3b01      	subs	r3, #1
 8004f6e:	b29a      	uxth	r2, r3
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004f74:	e0c4      	b.n	8005100 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f7a:	b29b      	uxth	r3, r3
 8004f7c:	2b03      	cmp	r3, #3
 8004f7e:	d129      	bne.n	8004fd4 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	685a      	ldr	r2, [r3, #4]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f8e:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2b04      	cmp	r3, #4
 8004f94:	d00a      	beq.n	8004fac <I2C_MasterReceive_BTF+0x86>
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2b02      	cmp	r3, #2
 8004f9a:	d007      	beq.n	8004fac <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004faa:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	691a      	ldr	r2, [r3, #16]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb6:	b2d2      	uxtb	r2, r2
 8004fb8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fbe:	1c5a      	adds	r2, r3, #1
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	3b01      	subs	r3, #1
 8004fcc:	b29a      	uxth	r2, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004fd2:	e095      	b.n	8005100 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	2b02      	cmp	r3, #2
 8004fdc:	d17d      	bne.n	80050da <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d002      	beq.n	8004fea <I2C_MasterReceive_BTF+0xc4>
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2b10      	cmp	r3, #16
 8004fe8:	d108      	bne.n	8004ffc <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ff8:	601a      	str	r2, [r3, #0]
 8004ffa:	e016      	b.n	800502a <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2b04      	cmp	r3, #4
 8005000:	d002      	beq.n	8005008 <I2C_MasterReceive_BTF+0xe2>
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2b02      	cmp	r3, #2
 8005006:	d108      	bne.n	800501a <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005016:	601a      	str	r2, [r3, #0]
 8005018:	e007      	b.n	800502a <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005028:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	691a      	ldr	r2, [r3, #16]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005034:	b2d2      	uxtb	r2, r2
 8005036:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800503c:	1c5a      	adds	r2, r3, #1
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005046:	b29b      	uxth	r3, r3
 8005048:	3b01      	subs	r3, #1
 800504a:	b29a      	uxth	r2, r3
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	691a      	ldr	r2, [r3, #16]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800505a:	b2d2      	uxtb	r2, r2
 800505c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005062:	1c5a      	adds	r2, r3, #1
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800506c:	b29b      	uxth	r3, r3
 800506e:	3b01      	subs	r3, #1
 8005070:	b29a      	uxth	r2, r3
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	685a      	ldr	r2, [r3, #4]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005084:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2220      	movs	r2, #32
 800508a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005094:	b2db      	uxtb	r3, r3
 8005096:	2b40      	cmp	r3, #64	@ 0x40
 8005098:	d10a      	bne.n	80050b0 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2200      	movs	r2, #0
 800509e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	f7fd f84b 	bl	8002144 <HAL_I2C_MemRxCpltCallback>
}
 80050ae:	e027      	b.n	8005100 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2b08      	cmp	r3, #8
 80050bc:	d002      	beq.n	80050c4 <I2C_MasterReceive_BTF+0x19e>
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2b20      	cmp	r3, #32
 80050c2:	d103      	bne.n	80050cc <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2200      	movs	r2, #0
 80050c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80050ca:	e002      	b.n	80050d2 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2212      	movs	r2, #18
 80050d0:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f7ff fc69 	bl	80049aa <HAL_I2C_MasterRxCpltCallback>
}
 80050d8:	e012      	b.n	8005100 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	691a      	ldr	r2, [r3, #16]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e4:	b2d2      	uxtb	r2, r2
 80050e6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ec:	1c5a      	adds	r2, r3, #1
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050f6:	b29b      	uxth	r3, r3
 80050f8:	3b01      	subs	r3, #1
 80050fa:	b29a      	uxth	r2, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005100:	bf00      	nop
 8005102:	3710      	adds	r7, #16
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}

08005108 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005108:	b480      	push	{r7}
 800510a:	b083      	sub	sp, #12
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005116:	b2db      	uxtb	r3, r3
 8005118:	2b40      	cmp	r3, #64	@ 0x40
 800511a:	d117      	bne.n	800514c <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005120:	2b00      	cmp	r3, #0
 8005122:	d109      	bne.n	8005138 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005128:	b2db      	uxtb	r3, r3
 800512a:	461a      	mov	r2, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005134:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005136:	e067      	b.n	8005208 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800513c:	b2db      	uxtb	r3, r3
 800513e:	f043 0301 	orr.w	r3, r3, #1
 8005142:	b2da      	uxtb	r2, r3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	611a      	str	r2, [r3, #16]
}
 800514a:	e05d      	b.n	8005208 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	691b      	ldr	r3, [r3, #16]
 8005150:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005154:	d133      	bne.n	80051be <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800515c:	b2db      	uxtb	r3, r3
 800515e:	2b21      	cmp	r3, #33	@ 0x21
 8005160:	d109      	bne.n	8005176 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005166:	b2db      	uxtb	r3, r3
 8005168:	461a      	mov	r2, r3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005172:	611a      	str	r2, [r3, #16]
 8005174:	e008      	b.n	8005188 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800517a:	b2db      	uxtb	r3, r3
 800517c:	f043 0301 	orr.w	r3, r3, #1
 8005180:	b2da      	uxtb	r2, r3
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800518c:	2b00      	cmp	r3, #0
 800518e:	d004      	beq.n	800519a <I2C_Master_SB+0x92>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005196:	2b00      	cmp	r3, #0
 8005198:	d108      	bne.n	80051ac <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d032      	beq.n	8005208 <I2C_Master_SB+0x100>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d02d      	beq.n	8005208 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	685a      	ldr	r2, [r3, #4]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051ba:	605a      	str	r2, [r3, #4]
}
 80051bc:	e024      	b.n	8005208 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d10e      	bne.n	80051e4 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051ca:	b29b      	uxth	r3, r3
 80051cc:	11db      	asrs	r3, r3, #7
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	f003 0306 	and.w	r3, r3, #6
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	f063 030f 	orn	r3, r3, #15
 80051da:	b2da      	uxtb	r2, r3
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	611a      	str	r2, [r3, #16]
}
 80051e2:	e011      	b.n	8005208 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051e8:	2b01      	cmp	r3, #1
 80051ea:	d10d      	bne.n	8005208 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	11db      	asrs	r3, r3, #7
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	f003 0306 	and.w	r3, r3, #6
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	f063 030e 	orn	r3, r3, #14
 8005200:	b2da      	uxtb	r2, r3
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	611a      	str	r2, [r3, #16]
}
 8005208:	bf00      	nop
 800520a:	370c      	adds	r7, #12
 800520c:	46bd      	mov	sp, r7
 800520e:	bc80      	pop	{r7}
 8005210:	4770      	bx	lr

08005212 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005212:	b480      	push	{r7}
 8005214:	b083      	sub	sp, #12
 8005216:	af00      	add	r7, sp, #0
 8005218:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800521e:	b2da      	uxtb	r2, r3
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800522a:	2b00      	cmp	r3, #0
 800522c:	d004      	beq.n	8005238 <I2C_Master_ADD10+0x26>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005234:	2b00      	cmp	r3, #0
 8005236:	d108      	bne.n	800524a <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800523c:	2b00      	cmp	r3, #0
 800523e:	d00c      	beq.n	800525a <I2C_Master_ADD10+0x48>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005246:	2b00      	cmp	r3, #0
 8005248:	d007      	beq.n	800525a <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	685a      	ldr	r2, [r3, #4]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005258:	605a      	str	r2, [r3, #4]
  }
}
 800525a:	bf00      	nop
 800525c:	370c      	adds	r7, #12
 800525e:	46bd      	mov	sp, r7
 8005260:	bc80      	pop	{r7}
 8005262:	4770      	bx	lr

08005264 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005264:	b480      	push	{r7}
 8005266:	b091      	sub	sp, #68	@ 0x44
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005272:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800527a:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005280:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005288:	b2db      	uxtb	r3, r3
 800528a:	2b22      	cmp	r3, #34	@ 0x22
 800528c:	f040 8174 	bne.w	8005578 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005294:	2b00      	cmp	r3, #0
 8005296:	d10f      	bne.n	80052b8 <I2C_Master_ADDR+0x54>
 8005298:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800529c:	2b40      	cmp	r3, #64	@ 0x40
 800529e:	d10b      	bne.n	80052b8 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052a0:	2300      	movs	r3, #0
 80052a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	695b      	ldr	r3, [r3, #20]
 80052aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	699b      	ldr	r3, [r3, #24]
 80052b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80052b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b6:	e16b      	b.n	8005590 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d11d      	bne.n	80052fc <I2C_Master_ADDR+0x98>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	691b      	ldr	r3, [r3, #16]
 80052c4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80052c8:	d118      	bne.n	80052fc <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052ca:	2300      	movs	r3, #0
 80052cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	695b      	ldr	r3, [r3, #20]
 80052d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	699b      	ldr	r3, [r3, #24]
 80052dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052ee:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052f4:	1c5a      	adds	r2, r3, #1
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	651a      	str	r2, [r3, #80]	@ 0x50
 80052fa:	e149      	b.n	8005590 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005300:	b29b      	uxth	r3, r3
 8005302:	2b00      	cmp	r3, #0
 8005304:	d113      	bne.n	800532e <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005306:	2300      	movs	r3, #0
 8005308:	62bb      	str	r3, [r7, #40]	@ 0x28
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	695b      	ldr	r3, [r3, #20]
 8005310:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	699b      	ldr	r3, [r3, #24]
 8005318:	62bb      	str	r3, [r7, #40]	@ 0x28
 800531a:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800532a:	601a      	str	r2, [r3, #0]
 800532c:	e120      	b.n	8005570 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005332:	b29b      	uxth	r3, r3
 8005334:	2b01      	cmp	r3, #1
 8005336:	f040 808a 	bne.w	800544e <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800533a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800533c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005340:	d137      	bne.n	80053b2 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005350:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800535c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005360:	d113      	bne.n	800538a <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005370:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005372:	2300      	movs	r3, #0
 8005374:	627b      	str	r3, [r7, #36]	@ 0x24
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	695b      	ldr	r3, [r3, #20]
 800537c:	627b      	str	r3, [r7, #36]	@ 0x24
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	699b      	ldr	r3, [r3, #24]
 8005384:	627b      	str	r3, [r7, #36]	@ 0x24
 8005386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005388:	e0f2      	b.n	8005570 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800538a:	2300      	movs	r3, #0
 800538c:	623b      	str	r3, [r7, #32]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	695b      	ldr	r3, [r3, #20]
 8005394:	623b      	str	r3, [r7, #32]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	699b      	ldr	r3, [r3, #24]
 800539c:	623b      	str	r3, [r7, #32]
 800539e:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053ae:	601a      	str	r2, [r3, #0]
 80053b0:	e0de      	b.n	8005570 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80053b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053b4:	2b08      	cmp	r3, #8
 80053b6:	d02e      	beq.n	8005416 <I2C_Master_ADDR+0x1b2>
 80053b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053ba:	2b20      	cmp	r3, #32
 80053bc:	d02b      	beq.n	8005416 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80053be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053c0:	2b12      	cmp	r3, #18
 80053c2:	d102      	bne.n	80053ca <I2C_Master_ADDR+0x166>
 80053c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053c6:	2b01      	cmp	r3, #1
 80053c8:	d125      	bne.n	8005416 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80053ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053cc:	2b04      	cmp	r3, #4
 80053ce:	d00e      	beq.n	80053ee <I2C_Master_ADDR+0x18a>
 80053d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	d00b      	beq.n	80053ee <I2C_Master_ADDR+0x18a>
 80053d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053d8:	2b10      	cmp	r3, #16
 80053da:	d008      	beq.n	80053ee <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053ea:	601a      	str	r2, [r3, #0]
 80053ec:	e007      	b.n	80053fe <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80053fc:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053fe:	2300      	movs	r3, #0
 8005400:	61fb      	str	r3, [r7, #28]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	695b      	ldr	r3, [r3, #20]
 8005408:	61fb      	str	r3, [r7, #28]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	699b      	ldr	r3, [r3, #24]
 8005410:	61fb      	str	r3, [r7, #28]
 8005412:	69fb      	ldr	r3, [r7, #28]
 8005414:	e0ac      	b.n	8005570 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005424:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005426:	2300      	movs	r3, #0
 8005428:	61bb      	str	r3, [r7, #24]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	695b      	ldr	r3, [r3, #20]
 8005430:	61bb      	str	r3, [r7, #24]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	699b      	ldr	r3, [r3, #24]
 8005438:	61bb      	str	r3, [r7, #24]
 800543a:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800544a:	601a      	str	r2, [r3, #0]
 800544c:	e090      	b.n	8005570 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005452:	b29b      	uxth	r3, r3
 8005454:	2b02      	cmp	r3, #2
 8005456:	d158      	bne.n	800550a <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800545a:	2b04      	cmp	r3, #4
 800545c:	d021      	beq.n	80054a2 <I2C_Master_ADDR+0x23e>
 800545e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005460:	2b02      	cmp	r3, #2
 8005462:	d01e      	beq.n	80054a2 <I2C_Master_ADDR+0x23e>
 8005464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005466:	2b10      	cmp	r3, #16
 8005468:	d01b      	beq.n	80054a2 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005478:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800547a:	2300      	movs	r3, #0
 800547c:	617b      	str	r3, [r7, #20]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	695b      	ldr	r3, [r3, #20]
 8005484:	617b      	str	r3, [r7, #20]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	699b      	ldr	r3, [r3, #24]
 800548c:	617b      	str	r3, [r7, #20]
 800548e:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800549e:	601a      	str	r2, [r3, #0]
 80054a0:	e012      	b.n	80054c8 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80054b0:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054b2:	2300      	movs	r3, #0
 80054b4:	613b      	str	r3, [r7, #16]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	695b      	ldr	r3, [r3, #20]
 80054bc:	613b      	str	r3, [r7, #16]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	699b      	ldr	r3, [r3, #24]
 80054c4:	613b      	str	r3, [r7, #16]
 80054c6:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80054d6:	d14b      	bne.n	8005570 <I2C_Master_ADDR+0x30c>
 80054d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054da:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80054de:	d00b      	beq.n	80054f8 <I2C_Master_ADDR+0x294>
 80054e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d008      	beq.n	80054f8 <I2C_Master_ADDR+0x294>
 80054e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054e8:	2b08      	cmp	r3, #8
 80054ea:	d005      	beq.n	80054f8 <I2C_Master_ADDR+0x294>
 80054ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054ee:	2b10      	cmp	r3, #16
 80054f0:	d002      	beq.n	80054f8 <I2C_Master_ADDR+0x294>
 80054f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054f4:	2b20      	cmp	r3, #32
 80054f6:	d13b      	bne.n	8005570 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	685a      	ldr	r2, [r3, #4]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005506:	605a      	str	r2, [r3, #4]
 8005508:	e032      	b.n	8005570 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005518:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005524:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005528:	d117      	bne.n	800555a <I2C_Master_ADDR+0x2f6>
 800552a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800552c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005530:	d00b      	beq.n	800554a <I2C_Master_ADDR+0x2e6>
 8005532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005534:	2b01      	cmp	r3, #1
 8005536:	d008      	beq.n	800554a <I2C_Master_ADDR+0x2e6>
 8005538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800553a:	2b08      	cmp	r3, #8
 800553c:	d005      	beq.n	800554a <I2C_Master_ADDR+0x2e6>
 800553e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005540:	2b10      	cmp	r3, #16
 8005542:	d002      	beq.n	800554a <I2C_Master_ADDR+0x2e6>
 8005544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005546:	2b20      	cmp	r3, #32
 8005548:	d107      	bne.n	800555a <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	685a      	ldr	r2, [r3, #4]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005558:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800555a:	2300      	movs	r3, #0
 800555c:	60fb      	str	r3, [r7, #12]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	695b      	ldr	r3, [r3, #20]
 8005564:	60fb      	str	r3, [r7, #12]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	699b      	ldr	r3, [r3, #24]
 800556c:	60fb      	str	r3, [r7, #12]
 800556e:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2200      	movs	r2, #0
 8005574:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005576:	e00b      	b.n	8005590 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005578:	2300      	movs	r3, #0
 800557a:	60bb      	str	r3, [r7, #8]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	695b      	ldr	r3, [r3, #20]
 8005582:	60bb      	str	r3, [r7, #8]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	699b      	ldr	r3, [r3, #24]
 800558a:	60bb      	str	r3, [r7, #8]
 800558c:	68bb      	ldr	r3, [r7, #8]
}
 800558e:	e7ff      	b.n	8005590 <I2C_Master_ADDR+0x32c>
 8005590:	bf00      	nop
 8005592:	3744      	adds	r7, #68	@ 0x44
 8005594:	46bd      	mov	sp, r7
 8005596:	bc80      	pop	{r7}
 8005598:	4770      	bx	lr

0800559a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800559a:	b580      	push	{r7, lr}
 800559c:	b084      	sub	sp, #16
 800559e:	af00      	add	r7, sp, #0
 80055a0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055a8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055ae:	b29b      	uxth	r3, r3
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d02b      	beq.n	800560c <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b8:	781a      	ldrb	r2, [r3, #0]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c4:	1c5a      	adds	r2, r3, #1
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	3b01      	subs	r3, #1
 80055d2:	b29a      	uxth	r2, r3
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055dc:	b29b      	uxth	r3, r3
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d114      	bne.n	800560c <I2C_SlaveTransmit_TXE+0x72>
 80055e2:	7bfb      	ldrb	r3, [r7, #15]
 80055e4:	2b29      	cmp	r3, #41	@ 0x29
 80055e6:	d111      	bne.n	800560c <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	685a      	ldr	r2, [r3, #4]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055f6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2221      	movs	r2, #33	@ 0x21
 80055fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2228      	movs	r2, #40	@ 0x28
 8005602:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f7ff f9d8 	bl	80049bc <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800560c:	bf00      	nop
 800560e:	3710      	adds	r7, #16
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}

08005614 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005620:	b29b      	uxth	r3, r3
 8005622:	2b00      	cmp	r3, #0
 8005624:	d011      	beq.n	800564a <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800562a:	781a      	ldrb	r2, [r3, #0]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005636:	1c5a      	adds	r2, r3, #1
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005640:	b29b      	uxth	r3, r3
 8005642:	3b01      	subs	r3, #1
 8005644:	b29a      	uxth	r2, r3
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800564a:	bf00      	nop
 800564c:	370c      	adds	r7, #12
 800564e:	46bd      	mov	sp, r7
 8005650:	bc80      	pop	{r7}
 8005652:	4770      	bx	lr

08005654 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b084      	sub	sp, #16
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005662:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005668:	b29b      	uxth	r3, r3
 800566a:	2b00      	cmp	r3, #0
 800566c:	d02c      	beq.n	80056c8 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	691a      	ldr	r2, [r3, #16]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005678:	b2d2      	uxtb	r2, r2
 800567a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005680:	1c5a      	adds	r2, r3, #1
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800568a:	b29b      	uxth	r3, r3
 800568c:	3b01      	subs	r3, #1
 800568e:	b29a      	uxth	r2, r3
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005698:	b29b      	uxth	r3, r3
 800569a:	2b00      	cmp	r3, #0
 800569c:	d114      	bne.n	80056c8 <I2C_SlaveReceive_RXNE+0x74>
 800569e:	7bfb      	ldrb	r3, [r7, #15]
 80056a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80056a2:	d111      	bne.n	80056c8 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	685a      	ldr	r2, [r3, #4]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056b2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2222      	movs	r2, #34	@ 0x22
 80056b8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2228      	movs	r2, #40	@ 0x28
 80056be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f7ff f983 	bl	80049ce <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80056c8:	bf00      	nop
 80056ca:	3710      	adds	r7, #16
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056dc:	b29b      	uxth	r3, r3
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d012      	beq.n	8005708 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	691a      	ldr	r2, [r3, #16]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ec:	b2d2      	uxtb	r2, r2
 80056ee:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056f4:	1c5a      	adds	r2, r3, #1
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056fe:	b29b      	uxth	r3, r3
 8005700:	3b01      	subs	r3, #1
 8005702:	b29a      	uxth	r2, r3
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8005708:	bf00      	nop
 800570a:	370c      	adds	r7, #12
 800570c:	46bd      	mov	sp, r7
 800570e:	bc80      	pop	{r7}
 8005710:	4770      	bx	lr

08005712 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005712:	b580      	push	{r7, lr}
 8005714:	b084      	sub	sp, #16
 8005716:	af00      	add	r7, sp, #0
 8005718:	6078      	str	r0, [r7, #4]
 800571a:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800571c:	2300      	movs	r3, #0
 800571e:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005726:	b2db      	uxtb	r3, r3
 8005728:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800572c:	2b28      	cmp	r3, #40	@ 0x28
 800572e:	d125      	bne.n	800577c <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	685a      	ldr	r2, [r3, #4]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800573e:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	f003 0304 	and.w	r3, r3, #4
 8005746:	2b00      	cmp	r3, #0
 8005748:	d101      	bne.n	800574e <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800574a:	2301      	movs	r3, #1
 800574c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005754:	2b00      	cmp	r3, #0
 8005756:	d103      	bne.n	8005760 <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	81bb      	strh	r3, [r7, #12]
 800575e:	e002      	b.n	8005766 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	699b      	ldr	r3, [r3, #24]
 8005764:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800576e:	89ba      	ldrh	r2, [r7, #12]
 8005770:	7bfb      	ldrb	r3, [r7, #15]
 8005772:	4619      	mov	r1, r3
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f7ff f933 	bl	80049e0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800577a:	e00e      	b.n	800579a <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800577c:	2300      	movs	r3, #0
 800577e:	60bb      	str	r3, [r7, #8]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	695b      	ldr	r3, [r3, #20]
 8005786:	60bb      	str	r3, [r7, #8]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	699b      	ldr	r3, [r3, #24]
 800578e:	60bb      	str	r3, [r7, #8]
 8005790:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800579a:	bf00      	nop
 800579c:	3710      	adds	r7, #16
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
	...

080057a4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b084      	sub	sp, #16
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057b2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	685a      	ldr	r2, [r3, #4]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80057c2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80057c4:	2300      	movs	r3, #0
 80057c6:	60bb      	str	r3, [r7, #8]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	695b      	ldr	r3, [r3, #20]
 80057ce:	60bb      	str	r3, [r7, #8]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f042 0201 	orr.w	r2, r2, #1
 80057de:	601a      	str	r2, [r3, #0]
 80057e0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057f0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80057fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005800:	d172      	bne.n	80058e8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005802:	7bfb      	ldrb	r3, [r7, #15]
 8005804:	2b22      	cmp	r3, #34	@ 0x22
 8005806:	d002      	beq.n	800580e <I2C_Slave_STOPF+0x6a>
 8005808:	7bfb      	ldrb	r3, [r7, #15]
 800580a:	2b2a      	cmp	r3, #42	@ 0x2a
 800580c:	d135      	bne.n	800587a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	b29a      	uxth	r2, r3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005820:	b29b      	uxth	r3, r3
 8005822:	2b00      	cmp	r3, #0
 8005824:	d005      	beq.n	8005832 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800582a:	f043 0204 	orr.w	r2, r3, #4
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	685a      	ldr	r2, [r3, #4]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005840:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005846:	4618      	mov	r0, r3
 8005848:	f7fd fff8 	bl	800383c <HAL_DMA_GetState>
 800584c:	4603      	mov	r3, r0
 800584e:	2b01      	cmp	r3, #1
 8005850:	d049      	beq.n	80058e6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005856:	4a69      	ldr	r2, [pc, #420]	@ (80059fc <I2C_Slave_STOPF+0x258>)
 8005858:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800585e:	4618      	mov	r0, r3
 8005860:	f7fd fe6e 	bl	8003540 <HAL_DMA_Abort_IT>
 8005864:	4603      	mov	r3, r0
 8005866:	2b00      	cmp	r3, #0
 8005868:	d03d      	beq.n	80058e6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800586e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005874:	4610      	mov	r0, r2
 8005876:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005878:	e035      	b.n	80058e6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	b29a      	uxth	r2, r3
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800588c:	b29b      	uxth	r3, r3
 800588e:	2b00      	cmp	r3, #0
 8005890:	d005      	beq.n	800589e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005896:	f043 0204 	orr.w	r2, r3, #4
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	685a      	ldr	r2, [r3, #4]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80058ac:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058b2:	4618      	mov	r0, r3
 80058b4:	f7fd ffc2 	bl	800383c <HAL_DMA_GetState>
 80058b8:	4603      	mov	r3, r0
 80058ba:	2b01      	cmp	r3, #1
 80058bc:	d014      	beq.n	80058e8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058c2:	4a4e      	ldr	r2, [pc, #312]	@ (80059fc <I2C_Slave_STOPF+0x258>)
 80058c4:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058ca:	4618      	mov	r0, r3
 80058cc:	f7fd fe38 	bl	8003540 <HAL_DMA_Abort_IT>
 80058d0:	4603      	mov	r3, r0
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d008      	beq.n	80058e8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058dc:	687a      	ldr	r2, [r7, #4]
 80058de:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80058e0:	4610      	mov	r0, r2
 80058e2:	4798      	blx	r3
 80058e4:	e000      	b.n	80058e8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80058e6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058ec:	b29b      	uxth	r3, r3
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d03e      	beq.n	8005970 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	695b      	ldr	r3, [r3, #20]
 80058f8:	f003 0304 	and.w	r3, r3, #4
 80058fc:	2b04      	cmp	r3, #4
 80058fe:	d112      	bne.n	8005926 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	691a      	ldr	r2, [r3, #16]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800590a:	b2d2      	uxtb	r2, r2
 800590c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005912:	1c5a      	adds	r2, r3, #1
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800591c:	b29b      	uxth	r3, r3
 800591e:	3b01      	subs	r3, #1
 8005920:	b29a      	uxth	r2, r3
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	695b      	ldr	r3, [r3, #20]
 800592c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005930:	2b40      	cmp	r3, #64	@ 0x40
 8005932:	d112      	bne.n	800595a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	691a      	ldr	r2, [r3, #16]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800593e:	b2d2      	uxtb	r2, r2
 8005940:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005946:	1c5a      	adds	r2, r3, #1
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005950:	b29b      	uxth	r3, r3
 8005952:	3b01      	subs	r3, #1
 8005954:	b29a      	uxth	r2, r3
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800595e:	b29b      	uxth	r3, r3
 8005960:	2b00      	cmp	r3, #0
 8005962:	d005      	beq.n	8005970 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005968:	f043 0204 	orr.w	r2, r3, #4
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005974:	2b00      	cmp	r3, #0
 8005976:	d003      	beq.n	8005980 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005978:	6878      	ldr	r0, [r7, #4]
 800597a:	f000 f8b7 	bl	8005aec <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800597e:	e039      	b.n	80059f4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005980:	7bfb      	ldrb	r3, [r7, #15]
 8005982:	2b2a      	cmp	r3, #42	@ 0x2a
 8005984:	d109      	bne.n	800599a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2200      	movs	r2, #0
 800598a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2228      	movs	r2, #40	@ 0x28
 8005990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005994:	6878      	ldr	r0, [r7, #4]
 8005996:	f7ff f81a 	bl	80049ce <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	2b28      	cmp	r3, #40	@ 0x28
 80059a4:	d111      	bne.n	80059ca <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	4a15      	ldr	r2, [pc, #84]	@ (8005a00 <I2C_Slave_STOPF+0x25c>)
 80059aa:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2220      	movs	r2, #32
 80059b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f7ff f819 	bl	80049fa <HAL_I2C_ListenCpltCallback>
}
 80059c8:	e014      	b.n	80059f4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ce:	2b22      	cmp	r3, #34	@ 0x22
 80059d0:	d002      	beq.n	80059d8 <I2C_Slave_STOPF+0x234>
 80059d2:	7bfb      	ldrb	r3, [r7, #15]
 80059d4:	2b22      	cmp	r3, #34	@ 0x22
 80059d6:	d10d      	bne.n	80059f4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2200      	movs	r2, #0
 80059dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2220      	movs	r2, #32
 80059e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f7fe ffed 	bl	80049ce <HAL_I2C_SlaveRxCpltCallback>
}
 80059f4:	bf00      	nop
 80059f6:	3710      	adds	r7, #16
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}
 80059fc:	0800604d 	.word	0x0800604d
 8005a00:	ffff0000 	.word	0xffff0000

08005a04 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a12:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a18:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	2b08      	cmp	r3, #8
 8005a1e:	d002      	beq.n	8005a26 <I2C_Slave_AF+0x22>
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	2b20      	cmp	r3, #32
 8005a24:	d129      	bne.n	8005a7a <I2C_Slave_AF+0x76>
 8005a26:	7bfb      	ldrb	r3, [r7, #15]
 8005a28:	2b28      	cmp	r3, #40	@ 0x28
 8005a2a:	d126      	bne.n	8005a7a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	4a2e      	ldr	r2, [pc, #184]	@ (8005ae8 <I2C_Slave_AF+0xe4>)
 8005a30:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	685a      	ldr	r2, [r3, #4]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005a40:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005a4a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a5a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2220      	movs	r2, #32
 8005a66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f7fe ffc1 	bl	80049fa <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005a78:	e031      	b.n	8005ade <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005a7a:	7bfb      	ldrb	r3, [r7, #15]
 8005a7c:	2b21      	cmp	r3, #33	@ 0x21
 8005a7e:	d129      	bne.n	8005ad4 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a19      	ldr	r2, [pc, #100]	@ (8005ae8 <I2C_Slave_AF+0xe4>)
 8005a84:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2221      	movs	r2, #33	@ 0x21
 8005a8a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2220      	movs	r2, #32
 8005a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	685a      	ldr	r2, [r3, #4]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005aaa:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005ab4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ac4:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f7fe f9ea 	bl	8003ea0 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f7fe ff75 	bl	80049bc <HAL_I2C_SlaveTxCpltCallback>
}
 8005ad2:	e004      	b.n	8005ade <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005adc:	615a      	str	r2, [r3, #20]
}
 8005ade:	bf00      	nop
 8005ae0:	3710      	adds	r7, #16
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}
 8005ae6:	bf00      	nop
 8005ae8:	ffff0000 	.word	0xffff0000

08005aec <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b084      	sub	sp, #16
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005afa:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b02:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005b04:	7bbb      	ldrb	r3, [r7, #14]
 8005b06:	2b10      	cmp	r3, #16
 8005b08:	d002      	beq.n	8005b10 <I2C_ITError+0x24>
 8005b0a:	7bbb      	ldrb	r3, [r7, #14]
 8005b0c:	2b40      	cmp	r3, #64	@ 0x40
 8005b0e:	d10a      	bne.n	8005b26 <I2C_ITError+0x3a>
 8005b10:	7bfb      	ldrb	r3, [r7, #15]
 8005b12:	2b22      	cmp	r3, #34	@ 0x22
 8005b14:	d107      	bne.n	8005b26 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b24:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005b26:	7bfb      	ldrb	r3, [r7, #15]
 8005b28:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005b2c:	2b28      	cmp	r3, #40	@ 0x28
 8005b2e:	d107      	bne.n	8005b40 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2200      	movs	r2, #0
 8005b34:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2228      	movs	r2, #40	@ 0x28
 8005b3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005b3e:	e015      	b.n	8005b6c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b4e:	d00a      	beq.n	8005b66 <I2C_ITError+0x7a>
 8005b50:	7bfb      	ldrb	r3, [r7, #15]
 8005b52:	2b60      	cmp	r3, #96	@ 0x60
 8005b54:	d007      	beq.n	8005b66 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2220      	movs	r2, #32
 8005b5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	685b      	ldr	r3, [r3, #4]
 8005b72:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b7a:	d162      	bne.n	8005c42 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	685a      	ldr	r2, [r3, #4]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b8a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b90:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005b94:	b2db      	uxtb	r3, r3
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d020      	beq.n	8005bdc <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b9e:	4a6a      	ldr	r2, [pc, #424]	@ (8005d48 <I2C_ITError+0x25c>)
 8005ba0:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f7fd fcca 	bl	8003540 <HAL_DMA_Abort_IT>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	f000 8089 	beq.w	8005cc6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	681a      	ldr	r2, [r3, #0]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f022 0201 	bic.w	r2, r2, #1
 8005bc2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2220      	movs	r2, #32
 8005bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bd2:	687a      	ldr	r2, [r7, #4]
 8005bd4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005bd6:	4610      	mov	r0, r2
 8005bd8:	4798      	blx	r3
 8005bda:	e074      	b.n	8005cc6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be0:	4a59      	ldr	r2, [pc, #356]	@ (8005d48 <I2C_ITError+0x25c>)
 8005be2:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be8:	4618      	mov	r0, r3
 8005bea:	f7fd fca9 	bl	8003540 <HAL_DMA_Abort_IT>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d068      	beq.n	8005cc6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	695b      	ldr	r3, [r3, #20]
 8005bfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bfe:	2b40      	cmp	r3, #64	@ 0x40
 8005c00:	d10b      	bne.n	8005c1a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	691a      	ldr	r2, [r3, #16]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c0c:	b2d2      	uxtb	r2, r2
 8005c0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c14:	1c5a      	adds	r2, r3, #1
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f022 0201 	bic.w	r2, r2, #1
 8005c28:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2220      	movs	r2, #32
 8005c2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c38:	687a      	ldr	r2, [r7, #4]
 8005c3a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005c3c:	4610      	mov	r0, r2
 8005c3e:	4798      	blx	r3
 8005c40:	e041      	b.n	8005cc6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	2b60      	cmp	r3, #96	@ 0x60
 8005c4c:	d125      	bne.n	8005c9a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2220      	movs	r2, #32
 8005c52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	695b      	ldr	r3, [r3, #20]
 8005c62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c66:	2b40      	cmp	r3, #64	@ 0x40
 8005c68:	d10b      	bne.n	8005c82 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	691a      	ldr	r2, [r3, #16]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c74:	b2d2      	uxtb	r2, r2
 8005c76:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c7c:	1c5a      	adds	r2, r3, #1
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f022 0201 	bic.w	r2, r2, #1
 8005c90:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	f7fe fecc 	bl	8004a30 <HAL_I2C_AbortCpltCallback>
 8005c98:	e015      	b.n	8005cc6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	695b      	ldr	r3, [r3, #20]
 8005ca0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ca4:	2b40      	cmp	r3, #64	@ 0x40
 8005ca6:	d10b      	bne.n	8005cc0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	691a      	ldr	r2, [r3, #16]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb2:	b2d2      	uxtb	r2, r2
 8005cb4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cba:	1c5a      	adds	r2, r3, #1
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005cc0:	6878      	ldr	r0, [r7, #4]
 8005cc2:	f7fe feac 	bl	8004a1e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cca:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	f003 0301 	and.w	r3, r3, #1
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d10e      	bne.n	8005cf4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d109      	bne.n	8005cf4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d104      	bne.n	8005cf4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d007      	beq.n	8005d04 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	685a      	ldr	r2, [r3, #4]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005d02:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d0a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d10:	f003 0304 	and.w	r3, r3, #4
 8005d14:	2b04      	cmp	r3, #4
 8005d16:	d113      	bne.n	8005d40 <I2C_ITError+0x254>
 8005d18:	7bfb      	ldrb	r3, [r7, #15]
 8005d1a:	2b28      	cmp	r3, #40	@ 0x28
 8005d1c:	d110      	bne.n	8005d40 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	4a0a      	ldr	r2, [pc, #40]	@ (8005d4c <I2C_ITError+0x260>)
 8005d22:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2200      	movs	r2, #0
 8005d28:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2220      	movs	r2, #32
 8005d2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f7fe fe5d 	bl	80049fa <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005d40:	bf00      	nop
 8005d42:	3710      	adds	r7, #16
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}
 8005d48:	0800604d 	.word	0x0800604d
 8005d4c:	ffff0000 	.word	0xffff0000

08005d50 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b088      	sub	sp, #32
 8005d54:	af02      	add	r7, sp, #8
 8005d56:	60f8      	str	r0, [r7, #12]
 8005d58:	4608      	mov	r0, r1
 8005d5a:	4611      	mov	r1, r2
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	4603      	mov	r3, r0
 8005d60:	817b      	strh	r3, [r7, #10]
 8005d62:	460b      	mov	r3, r1
 8005d64:	813b      	strh	r3, [r7, #8]
 8005d66:	4613      	mov	r3, r2
 8005d68:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	681a      	ldr	r2, [r3, #0]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d78:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d7c:	9300      	str	r3, [sp, #0]
 8005d7e:	6a3b      	ldr	r3, [r7, #32]
 8005d80:	2200      	movs	r2, #0
 8005d82:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005d86:	68f8      	ldr	r0, [r7, #12]
 8005d88:	f000 fa08 	bl	800619c <I2C_WaitOnFlagUntilTimeout>
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d00d      	beq.n	8005dae <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005da0:	d103      	bne.n	8005daa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005da8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005daa:	2303      	movs	r3, #3
 8005dac:	e05f      	b.n	8005e6e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005dae:	897b      	ldrh	r3, [r7, #10]
 8005db0:	b2db      	uxtb	r3, r3
 8005db2:	461a      	mov	r2, r3
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005dbc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dc0:	6a3a      	ldr	r2, [r7, #32]
 8005dc2:	492d      	ldr	r1, [pc, #180]	@ (8005e78 <I2C_RequestMemoryWrite+0x128>)
 8005dc4:	68f8      	ldr	r0, [r7, #12]
 8005dc6:	f000 fa63 	bl	8006290 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005dca:	4603      	mov	r3, r0
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d001      	beq.n	8005dd4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	e04c      	b.n	8005e6e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	617b      	str	r3, [r7, #20]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	695b      	ldr	r3, [r3, #20]
 8005dde:	617b      	str	r3, [r7, #20]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	699b      	ldr	r3, [r3, #24]
 8005de6:	617b      	str	r3, [r7, #20]
 8005de8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005dea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dec:	6a39      	ldr	r1, [r7, #32]
 8005dee:	68f8      	ldr	r0, [r7, #12]
 8005df0:	f000 faee 	bl	80063d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005df4:	4603      	mov	r3, r0
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d00d      	beq.n	8005e16 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dfe:	2b04      	cmp	r3, #4
 8005e00:	d107      	bne.n	8005e12 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e10:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	e02b      	b.n	8005e6e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e16:	88fb      	ldrh	r3, [r7, #6]
 8005e18:	2b01      	cmp	r3, #1
 8005e1a:	d105      	bne.n	8005e28 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e1c:	893b      	ldrh	r3, [r7, #8]
 8005e1e:	b2da      	uxtb	r2, r3
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	611a      	str	r2, [r3, #16]
 8005e26:	e021      	b.n	8005e6c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005e28:	893b      	ldrh	r3, [r7, #8]
 8005e2a:	0a1b      	lsrs	r3, r3, #8
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	b2da      	uxtb	r2, r3
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e38:	6a39      	ldr	r1, [r7, #32]
 8005e3a:	68f8      	ldr	r0, [r7, #12]
 8005e3c:	f000 fac8 	bl	80063d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e40:	4603      	mov	r3, r0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d00d      	beq.n	8005e62 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e4a:	2b04      	cmp	r3, #4
 8005e4c:	d107      	bne.n	8005e5e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e5c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e005      	b.n	8005e6e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e62:	893b      	ldrh	r3, [r7, #8]
 8005e64:	b2da      	uxtb	r2, r3
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005e6c:	2300      	movs	r3, #0
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3718      	adds	r7, #24
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}
 8005e76:	bf00      	nop
 8005e78:	00010002 	.word	0x00010002

08005e7c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b088      	sub	sp, #32
 8005e80:	af02      	add	r7, sp, #8
 8005e82:	60f8      	str	r0, [r7, #12]
 8005e84:	4608      	mov	r0, r1
 8005e86:	4611      	mov	r1, r2
 8005e88:	461a      	mov	r2, r3
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	817b      	strh	r3, [r7, #10]
 8005e8e:	460b      	mov	r3, r1
 8005e90:	813b      	strh	r3, [r7, #8]
 8005e92:	4613      	mov	r3, r2
 8005e94:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005ea4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005eb4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb8:	9300      	str	r3, [sp, #0]
 8005eba:	6a3b      	ldr	r3, [r7, #32]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005ec2:	68f8      	ldr	r0, [r7, #12]
 8005ec4:	f000 f96a 	bl	800619c <I2C_WaitOnFlagUntilTimeout>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d00d      	beq.n	8005eea <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ed8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005edc:	d103      	bne.n	8005ee6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ee4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e0aa      	b.n	8006040 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005eea:	897b      	ldrh	r3, [r7, #10]
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	461a      	mov	r2, r3
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005ef8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005efc:	6a3a      	ldr	r2, [r7, #32]
 8005efe:	4952      	ldr	r1, [pc, #328]	@ (8006048 <I2C_RequestMemoryRead+0x1cc>)
 8005f00:	68f8      	ldr	r0, [r7, #12]
 8005f02:	f000 f9c5 	bl	8006290 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f06:	4603      	mov	r3, r0
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d001      	beq.n	8005f10 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	e097      	b.n	8006040 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f10:	2300      	movs	r3, #0
 8005f12:	617b      	str	r3, [r7, #20]
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	695b      	ldr	r3, [r3, #20]
 8005f1a:	617b      	str	r3, [r7, #20]
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	699b      	ldr	r3, [r3, #24]
 8005f22:	617b      	str	r3, [r7, #20]
 8005f24:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f28:	6a39      	ldr	r1, [r7, #32]
 8005f2a:	68f8      	ldr	r0, [r7, #12]
 8005f2c:	f000 fa50 	bl	80063d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d00d      	beq.n	8005f52 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f3a:	2b04      	cmp	r3, #4
 8005f3c:	d107      	bne.n	8005f4e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f4c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e076      	b.n	8006040 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005f52:	88fb      	ldrh	r3, [r7, #6]
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d105      	bne.n	8005f64 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f58:	893b      	ldrh	r3, [r7, #8]
 8005f5a:	b2da      	uxtb	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	611a      	str	r2, [r3, #16]
 8005f62:	e021      	b.n	8005fa8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005f64:	893b      	ldrh	r3, [r7, #8]
 8005f66:	0a1b      	lsrs	r3, r3, #8
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	b2da      	uxtb	r2, r3
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f74:	6a39      	ldr	r1, [r7, #32]
 8005f76:	68f8      	ldr	r0, [r7, #12]
 8005f78:	f000 fa2a 	bl	80063d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d00d      	beq.n	8005f9e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f86:	2b04      	cmp	r3, #4
 8005f88:	d107      	bne.n	8005f9a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f98:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e050      	b.n	8006040 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f9e:	893b      	ldrh	r3, [r7, #8]
 8005fa0:	b2da      	uxtb	r2, r3
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fa8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005faa:	6a39      	ldr	r1, [r7, #32]
 8005fac:	68f8      	ldr	r0, [r7, #12]
 8005fae:	f000 fa0f 	bl	80063d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d00d      	beq.n	8005fd4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fbc:	2b04      	cmp	r3, #4
 8005fbe:	d107      	bne.n	8005fd0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fce:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	e035      	b.n	8006040 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005fe2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fe6:	9300      	str	r3, [sp, #0]
 8005fe8:	6a3b      	ldr	r3, [r7, #32]
 8005fea:	2200      	movs	r2, #0
 8005fec:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005ff0:	68f8      	ldr	r0, [r7, #12]
 8005ff2:	f000 f8d3 	bl	800619c <I2C_WaitOnFlagUntilTimeout>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d00d      	beq.n	8006018 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006006:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800600a:	d103      	bne.n	8006014 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006012:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006014:	2303      	movs	r3, #3
 8006016:	e013      	b.n	8006040 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006018:	897b      	ldrh	r3, [r7, #10]
 800601a:	b2db      	uxtb	r3, r3
 800601c:	f043 0301 	orr.w	r3, r3, #1
 8006020:	b2da      	uxtb	r2, r3
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800602a:	6a3a      	ldr	r2, [r7, #32]
 800602c:	4906      	ldr	r1, [pc, #24]	@ (8006048 <I2C_RequestMemoryRead+0x1cc>)
 800602e:	68f8      	ldr	r0, [r7, #12]
 8006030:	f000 f92e 	bl	8006290 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006034:	4603      	mov	r3, r0
 8006036:	2b00      	cmp	r3, #0
 8006038:	d001      	beq.n	800603e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	e000      	b.n	8006040 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800603e:	2300      	movs	r3, #0
}
 8006040:	4618      	mov	r0, r3
 8006042:	3718      	adds	r7, #24
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}
 8006048:	00010002 	.word	0x00010002

0800604c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b086      	sub	sp, #24
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006054:	2300      	movs	r3, #0
 8006056:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800605c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006064:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006066:	4b4b      	ldr	r3, [pc, #300]	@ (8006194 <I2C_DMAAbort+0x148>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	08db      	lsrs	r3, r3, #3
 800606c:	4a4a      	ldr	r2, [pc, #296]	@ (8006198 <I2C_DMAAbort+0x14c>)
 800606e:	fba2 2303 	umull	r2, r3, r2, r3
 8006072:	0a1a      	lsrs	r2, r3, #8
 8006074:	4613      	mov	r3, r2
 8006076:	009b      	lsls	r3, r3, #2
 8006078:	4413      	add	r3, r2
 800607a:	00da      	lsls	r2, r3, #3
 800607c:	1ad3      	subs	r3, r2, r3
 800607e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d106      	bne.n	8006094 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800608a:	f043 0220 	orr.w	r2, r3, #32
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8006092:	e00a      	b.n	80060aa <I2C_DMAAbort+0x5e>
    }
    count--;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	3b01      	subs	r3, #1
 8006098:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80060a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060a8:	d0ea      	beq.n	8006080 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d003      	beq.n	80060ba <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060b6:	2200      	movs	r2, #0
 80060b8:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d003      	beq.n	80060ca <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060c6:	2200      	movs	r2, #0
 80060c8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	681a      	ldr	r2, [r3, #0]
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060d8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	2200      	movs	r2, #0
 80060de:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d003      	beq.n	80060f0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060ec:	2200      	movs	r2, #0
 80060ee:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d003      	beq.n	8006100 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060fc:	2200      	movs	r2, #0
 80060fe:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f022 0201 	bic.w	r2, r2, #1
 800610e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006116:	b2db      	uxtb	r3, r3
 8006118:	2b60      	cmp	r3, #96	@ 0x60
 800611a:	d10e      	bne.n	800613a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	2220      	movs	r2, #32
 8006120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	2200      	movs	r2, #0
 8006128:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	2200      	movs	r2, #0
 8006130:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006132:	6978      	ldr	r0, [r7, #20]
 8006134:	f7fe fc7c 	bl	8004a30 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006138:	e027      	b.n	800618a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800613a:	7cfb      	ldrb	r3, [r7, #19]
 800613c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006140:	2b28      	cmp	r3, #40	@ 0x28
 8006142:	d117      	bne.n	8006174 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	681a      	ldr	r2, [r3, #0]
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f042 0201 	orr.w	r2, r2, #1
 8006152:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006162:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	2200      	movs	r2, #0
 8006168:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	2228      	movs	r2, #40	@ 0x28
 800616e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006172:	e007      	b.n	8006184 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	2220      	movs	r2, #32
 8006178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	2200      	movs	r2, #0
 8006180:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006184:	6978      	ldr	r0, [r7, #20]
 8006186:	f7fe fc4a 	bl	8004a1e <HAL_I2C_ErrorCallback>
}
 800618a:	bf00      	nop
 800618c:	3718      	adds	r7, #24
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
 8006192:	bf00      	nop
 8006194:	20000004 	.word	0x20000004
 8006198:	14f8b589 	.word	0x14f8b589

0800619c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	60f8      	str	r0, [r7, #12]
 80061a4:	60b9      	str	r1, [r7, #8]
 80061a6:	603b      	str	r3, [r7, #0]
 80061a8:	4613      	mov	r3, r2
 80061aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80061ac:	e048      	b.n	8006240 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061b4:	d044      	beq.n	8006240 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061b6:	f7fc fd7f 	bl	8002cb8 <HAL_GetTick>
 80061ba:	4602      	mov	r2, r0
 80061bc:	69bb      	ldr	r3, [r7, #24]
 80061be:	1ad3      	subs	r3, r2, r3
 80061c0:	683a      	ldr	r2, [r7, #0]
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d302      	bcc.n	80061cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d139      	bne.n	8006240 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	0c1b      	lsrs	r3, r3, #16
 80061d0:	b2db      	uxtb	r3, r3
 80061d2:	2b01      	cmp	r3, #1
 80061d4:	d10d      	bne.n	80061f2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	695b      	ldr	r3, [r3, #20]
 80061dc:	43da      	mvns	r2, r3
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	4013      	ands	r3, r2
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	bf0c      	ite	eq
 80061e8:	2301      	moveq	r3, #1
 80061ea:	2300      	movne	r3, #0
 80061ec:	b2db      	uxtb	r3, r3
 80061ee:	461a      	mov	r2, r3
 80061f0:	e00c      	b.n	800620c <I2C_WaitOnFlagUntilTimeout+0x70>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	699b      	ldr	r3, [r3, #24]
 80061f8:	43da      	mvns	r2, r3
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	4013      	ands	r3, r2
 80061fe:	b29b      	uxth	r3, r3
 8006200:	2b00      	cmp	r3, #0
 8006202:	bf0c      	ite	eq
 8006204:	2301      	moveq	r3, #1
 8006206:	2300      	movne	r3, #0
 8006208:	b2db      	uxtb	r3, r3
 800620a:	461a      	mov	r2, r3
 800620c:	79fb      	ldrb	r3, [r7, #7]
 800620e:	429a      	cmp	r2, r3
 8006210:	d116      	bne.n	8006240 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2200      	movs	r2, #0
 8006216:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2220      	movs	r2, #32
 800621c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2200      	movs	r2, #0
 8006224:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800622c:	f043 0220 	orr.w	r2, r3, #32
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2200      	movs	r2, #0
 8006238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800623c:	2301      	movs	r3, #1
 800623e:	e023      	b.n	8006288 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	0c1b      	lsrs	r3, r3, #16
 8006244:	b2db      	uxtb	r3, r3
 8006246:	2b01      	cmp	r3, #1
 8006248:	d10d      	bne.n	8006266 <I2C_WaitOnFlagUntilTimeout+0xca>
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	695b      	ldr	r3, [r3, #20]
 8006250:	43da      	mvns	r2, r3
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	4013      	ands	r3, r2
 8006256:	b29b      	uxth	r3, r3
 8006258:	2b00      	cmp	r3, #0
 800625a:	bf0c      	ite	eq
 800625c:	2301      	moveq	r3, #1
 800625e:	2300      	movne	r3, #0
 8006260:	b2db      	uxtb	r3, r3
 8006262:	461a      	mov	r2, r3
 8006264:	e00c      	b.n	8006280 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	699b      	ldr	r3, [r3, #24]
 800626c:	43da      	mvns	r2, r3
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	4013      	ands	r3, r2
 8006272:	b29b      	uxth	r3, r3
 8006274:	2b00      	cmp	r3, #0
 8006276:	bf0c      	ite	eq
 8006278:	2301      	moveq	r3, #1
 800627a:	2300      	movne	r3, #0
 800627c:	b2db      	uxtb	r3, r3
 800627e:	461a      	mov	r2, r3
 8006280:	79fb      	ldrb	r3, [r7, #7]
 8006282:	429a      	cmp	r2, r3
 8006284:	d093      	beq.n	80061ae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006286:	2300      	movs	r3, #0
}
 8006288:	4618      	mov	r0, r3
 800628a:	3710      	adds	r7, #16
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}

08006290 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b084      	sub	sp, #16
 8006294:	af00      	add	r7, sp, #0
 8006296:	60f8      	str	r0, [r7, #12]
 8006298:	60b9      	str	r1, [r7, #8]
 800629a:	607a      	str	r2, [r7, #4]
 800629c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800629e:	e071      	b.n	8006384 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	695b      	ldr	r3, [r3, #20]
 80062a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062ae:	d123      	bne.n	80062f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	681a      	ldr	r2, [r3, #0]
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062be:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80062c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2200      	movs	r2, #0
 80062ce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2220      	movs	r2, #32
 80062d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2200      	movs	r2, #0
 80062dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062e4:	f043 0204 	orr.w	r2, r3, #4
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2200      	movs	r2, #0
 80062f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	e067      	b.n	80063c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062fe:	d041      	beq.n	8006384 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006300:	f7fc fcda 	bl	8002cb8 <HAL_GetTick>
 8006304:	4602      	mov	r2, r0
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	1ad3      	subs	r3, r2, r3
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	429a      	cmp	r2, r3
 800630e:	d302      	bcc.n	8006316 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d136      	bne.n	8006384 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	0c1b      	lsrs	r3, r3, #16
 800631a:	b2db      	uxtb	r3, r3
 800631c:	2b01      	cmp	r3, #1
 800631e:	d10c      	bne.n	800633a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	695b      	ldr	r3, [r3, #20]
 8006326:	43da      	mvns	r2, r3
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	4013      	ands	r3, r2
 800632c:	b29b      	uxth	r3, r3
 800632e:	2b00      	cmp	r3, #0
 8006330:	bf14      	ite	ne
 8006332:	2301      	movne	r3, #1
 8006334:	2300      	moveq	r3, #0
 8006336:	b2db      	uxtb	r3, r3
 8006338:	e00b      	b.n	8006352 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	699b      	ldr	r3, [r3, #24]
 8006340:	43da      	mvns	r2, r3
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	4013      	ands	r3, r2
 8006346:	b29b      	uxth	r3, r3
 8006348:	2b00      	cmp	r3, #0
 800634a:	bf14      	ite	ne
 800634c:	2301      	movne	r3, #1
 800634e:	2300      	moveq	r3, #0
 8006350:	b2db      	uxtb	r3, r3
 8006352:	2b00      	cmp	r3, #0
 8006354:	d016      	beq.n	8006384 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2200      	movs	r2, #0
 800635a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2220      	movs	r2, #32
 8006360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2200      	movs	r2, #0
 8006368:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006370:	f043 0220 	orr.w	r2, r3, #32
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2200      	movs	r2, #0
 800637c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006380:	2301      	movs	r3, #1
 8006382:	e021      	b.n	80063c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	0c1b      	lsrs	r3, r3, #16
 8006388:	b2db      	uxtb	r3, r3
 800638a:	2b01      	cmp	r3, #1
 800638c:	d10c      	bne.n	80063a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	695b      	ldr	r3, [r3, #20]
 8006394:	43da      	mvns	r2, r3
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	4013      	ands	r3, r2
 800639a:	b29b      	uxth	r3, r3
 800639c:	2b00      	cmp	r3, #0
 800639e:	bf14      	ite	ne
 80063a0:	2301      	movne	r3, #1
 80063a2:	2300      	moveq	r3, #0
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	e00b      	b.n	80063c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	699b      	ldr	r3, [r3, #24]
 80063ae:	43da      	mvns	r2, r3
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	4013      	ands	r3, r2
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	bf14      	ite	ne
 80063ba:	2301      	movne	r3, #1
 80063bc:	2300      	moveq	r3, #0
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	f47f af6d 	bne.w	80062a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80063c6:	2300      	movs	r3, #0
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	3710      	adds	r7, #16
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}

080063d0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b084      	sub	sp, #16
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	60f8      	str	r0, [r7, #12]
 80063d8:	60b9      	str	r1, [r7, #8]
 80063da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80063dc:	e034      	b.n	8006448 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80063de:	68f8      	ldr	r0, [r7, #12]
 80063e0:	f000 f915 	bl	800660e <I2C_IsAcknowledgeFailed>
 80063e4:	4603      	mov	r3, r0
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d001      	beq.n	80063ee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	e034      	b.n	8006458 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063f4:	d028      	beq.n	8006448 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063f6:	f7fc fc5f 	bl	8002cb8 <HAL_GetTick>
 80063fa:	4602      	mov	r2, r0
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	1ad3      	subs	r3, r2, r3
 8006400:	68ba      	ldr	r2, [r7, #8]
 8006402:	429a      	cmp	r2, r3
 8006404:	d302      	bcc.n	800640c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d11d      	bne.n	8006448 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	695b      	ldr	r3, [r3, #20]
 8006412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006416:	2b80      	cmp	r3, #128	@ 0x80
 8006418:	d016      	beq.n	8006448 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2200      	movs	r2, #0
 800641e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2220      	movs	r2, #32
 8006424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2200      	movs	r2, #0
 800642c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006434:	f043 0220 	orr.w	r2, r3, #32
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2200      	movs	r2, #0
 8006440:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006444:	2301      	movs	r3, #1
 8006446:	e007      	b.n	8006458 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	695b      	ldr	r3, [r3, #20]
 800644e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006452:	2b80      	cmp	r3, #128	@ 0x80
 8006454:	d1c3      	bne.n	80063de <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006456:	2300      	movs	r3, #0
}
 8006458:	4618      	mov	r0, r3
 800645a:	3710      	adds	r7, #16
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}

08006460 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b084      	sub	sp, #16
 8006464:	af00      	add	r7, sp, #0
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800646c:	e034      	b.n	80064d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800646e:	68f8      	ldr	r0, [r7, #12]
 8006470:	f000 f8cd 	bl	800660e <I2C_IsAcknowledgeFailed>
 8006474:	4603      	mov	r3, r0
 8006476:	2b00      	cmp	r3, #0
 8006478:	d001      	beq.n	800647e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800647a:	2301      	movs	r3, #1
 800647c:	e034      	b.n	80064e8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006484:	d028      	beq.n	80064d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006486:	f7fc fc17 	bl	8002cb8 <HAL_GetTick>
 800648a:	4602      	mov	r2, r0
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	1ad3      	subs	r3, r2, r3
 8006490:	68ba      	ldr	r2, [r7, #8]
 8006492:	429a      	cmp	r2, r3
 8006494:	d302      	bcc.n	800649c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d11d      	bne.n	80064d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	695b      	ldr	r3, [r3, #20]
 80064a2:	f003 0304 	and.w	r3, r3, #4
 80064a6:	2b04      	cmp	r3, #4
 80064a8:	d016      	beq.n	80064d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	2200      	movs	r2, #0
 80064ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2220      	movs	r2, #32
 80064b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2200      	movs	r2, #0
 80064bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064c4:	f043 0220 	orr.w	r2, r3, #32
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2200      	movs	r2, #0
 80064d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	e007      	b.n	80064e8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	695b      	ldr	r3, [r3, #20]
 80064de:	f003 0304 	and.w	r3, r3, #4
 80064e2:	2b04      	cmp	r3, #4
 80064e4:	d1c3      	bne.n	800646e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80064e6:	2300      	movs	r3, #0
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	3710      	adds	r7, #16
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bd80      	pop	{r7, pc}

080064f0 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b085      	sub	sp, #20
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80064f8:	2300      	movs	r3, #0
 80064fa:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80064fc:	4b13      	ldr	r3, [pc, #76]	@ (800654c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	08db      	lsrs	r3, r3, #3
 8006502:	4a13      	ldr	r2, [pc, #76]	@ (8006550 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006504:	fba2 2303 	umull	r2, r3, r2, r3
 8006508:	0a1a      	lsrs	r2, r3, #8
 800650a:	4613      	mov	r3, r2
 800650c:	009b      	lsls	r3, r3, #2
 800650e:	4413      	add	r3, r2
 8006510:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	3b01      	subs	r3, #1
 8006516:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d107      	bne.n	800652e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006522:	f043 0220 	orr.w	r2, r3, #32
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800652a:	2301      	movs	r3, #1
 800652c:	e008      	b.n	8006540 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006538:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800653c:	d0e9      	beq.n	8006512 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800653e:	2300      	movs	r3, #0
}
 8006540:	4618      	mov	r0, r3
 8006542:	3714      	adds	r7, #20
 8006544:	46bd      	mov	sp, r7
 8006546:	bc80      	pop	{r7}
 8006548:	4770      	bx	lr
 800654a:	bf00      	nop
 800654c:	20000004 	.word	0x20000004
 8006550:	14f8b589 	.word	0x14f8b589

08006554 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b084      	sub	sp, #16
 8006558:	af00      	add	r7, sp, #0
 800655a:	60f8      	str	r0, [r7, #12]
 800655c:	60b9      	str	r1, [r7, #8]
 800655e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006560:	e049      	b.n	80065f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	695b      	ldr	r3, [r3, #20]
 8006568:	f003 0310 	and.w	r3, r3, #16
 800656c:	2b10      	cmp	r3, #16
 800656e:	d119      	bne.n	80065a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f06f 0210 	mvn.w	r2, #16
 8006578:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2200      	movs	r2, #0
 800657e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2220      	movs	r2, #32
 8006584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	2200      	movs	r2, #0
 800658c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2200      	movs	r2, #0
 800659c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80065a0:	2301      	movs	r3, #1
 80065a2:	e030      	b.n	8006606 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065a4:	f7fc fb88 	bl	8002cb8 <HAL_GetTick>
 80065a8:	4602      	mov	r2, r0
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	1ad3      	subs	r3, r2, r3
 80065ae:	68ba      	ldr	r2, [r7, #8]
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d302      	bcc.n	80065ba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d11d      	bne.n	80065f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	695b      	ldr	r3, [r3, #20]
 80065c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065c4:	2b40      	cmp	r3, #64	@ 0x40
 80065c6:	d016      	beq.n	80065f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2200      	movs	r2, #0
 80065cc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2220      	movs	r2, #32
 80065d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2200      	movs	r2, #0
 80065da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065e2:	f043 0220 	orr.w	r2, r3, #32
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2200      	movs	r2, #0
 80065ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	e007      	b.n	8006606 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	695b      	ldr	r3, [r3, #20]
 80065fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006600:	2b40      	cmp	r3, #64	@ 0x40
 8006602:	d1ae      	bne.n	8006562 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006604:	2300      	movs	r3, #0
}
 8006606:	4618      	mov	r0, r3
 8006608:	3710      	adds	r7, #16
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}

0800660e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800660e:	b480      	push	{r7}
 8006610:	b083      	sub	sp, #12
 8006612:	af00      	add	r7, sp, #0
 8006614:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	695b      	ldr	r3, [r3, #20]
 800661c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006620:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006624:	d11b      	bne.n	800665e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800662e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2200      	movs	r2, #0
 8006634:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2220      	movs	r2, #32
 800663a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2200      	movs	r2, #0
 8006642:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800664a:	f043 0204 	orr.w	r2, r3, #4
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2200      	movs	r2, #0
 8006656:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800665a:	2301      	movs	r3, #1
 800665c:	e000      	b.n	8006660 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800665e:	2300      	movs	r3, #0
}
 8006660:	4618      	mov	r0, r3
 8006662:	370c      	adds	r7, #12
 8006664:	46bd      	mov	sp, r7
 8006666:	bc80      	pop	{r7}
 8006668:	4770      	bx	lr

0800666a <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800666a:	b480      	push	{r7}
 800666c:	b083      	sub	sp, #12
 800666e:	af00      	add	r7, sp, #0
 8006670:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006676:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800667a:	d103      	bne.n	8006684 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2201      	movs	r2, #1
 8006680:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006682:	e007      	b.n	8006694 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006688:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800668c:	d102      	bne.n	8006694 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2208      	movs	r2, #8
 8006692:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8006694:	bf00      	nop
 8006696:	370c      	adds	r7, #12
 8006698:	46bd      	mov	sp, r7
 800669a:	bc80      	pop	{r7}
 800669c:	4770      	bx	lr
	...

080066a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b086      	sub	sp, #24
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d101      	bne.n	80066b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80066ae:	2301      	movs	r3, #1
 80066b0:	e272      	b.n	8006b98 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f003 0301 	and.w	r3, r3, #1
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	f000 8087 	beq.w	80067ce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80066c0:	4b92      	ldr	r3, [pc, #584]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	f003 030c 	and.w	r3, r3, #12
 80066c8:	2b04      	cmp	r3, #4
 80066ca:	d00c      	beq.n	80066e6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80066cc:	4b8f      	ldr	r3, [pc, #572]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	f003 030c 	and.w	r3, r3, #12
 80066d4:	2b08      	cmp	r3, #8
 80066d6:	d112      	bne.n	80066fe <HAL_RCC_OscConfig+0x5e>
 80066d8:	4b8c      	ldr	r3, [pc, #560]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066e4:	d10b      	bne.n	80066fe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066e6:	4b89      	ldr	r3, [pc, #548]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d06c      	beq.n	80067cc <HAL_RCC_OscConfig+0x12c>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d168      	bne.n	80067cc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	e24c      	b.n	8006b98 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006706:	d106      	bne.n	8006716 <HAL_RCC_OscConfig+0x76>
 8006708:	4b80      	ldr	r3, [pc, #512]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a7f      	ldr	r2, [pc, #508]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 800670e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006712:	6013      	str	r3, [r2, #0]
 8006714:	e02e      	b.n	8006774 <HAL_RCC_OscConfig+0xd4>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d10c      	bne.n	8006738 <HAL_RCC_OscConfig+0x98>
 800671e:	4b7b      	ldr	r3, [pc, #492]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a7a      	ldr	r2, [pc, #488]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 8006724:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006728:	6013      	str	r3, [r2, #0]
 800672a:	4b78      	ldr	r3, [pc, #480]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a77      	ldr	r2, [pc, #476]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 8006730:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006734:	6013      	str	r3, [r2, #0]
 8006736:	e01d      	b.n	8006774 <HAL_RCC_OscConfig+0xd4>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006740:	d10c      	bne.n	800675c <HAL_RCC_OscConfig+0xbc>
 8006742:	4b72      	ldr	r3, [pc, #456]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a71      	ldr	r2, [pc, #452]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 8006748:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800674c:	6013      	str	r3, [r2, #0]
 800674e:	4b6f      	ldr	r3, [pc, #444]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a6e      	ldr	r2, [pc, #440]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 8006754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006758:	6013      	str	r3, [r2, #0]
 800675a:	e00b      	b.n	8006774 <HAL_RCC_OscConfig+0xd4>
 800675c:	4b6b      	ldr	r3, [pc, #428]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a6a      	ldr	r2, [pc, #424]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 8006762:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006766:	6013      	str	r3, [r2, #0]
 8006768:	4b68      	ldr	r3, [pc, #416]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a67      	ldr	r2, [pc, #412]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 800676e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006772:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d013      	beq.n	80067a4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800677c:	f7fc fa9c 	bl	8002cb8 <HAL_GetTick>
 8006780:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006782:	e008      	b.n	8006796 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006784:	f7fc fa98 	bl	8002cb8 <HAL_GetTick>
 8006788:	4602      	mov	r2, r0
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	1ad3      	subs	r3, r2, r3
 800678e:	2b64      	cmp	r3, #100	@ 0x64
 8006790:	d901      	bls.n	8006796 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006792:	2303      	movs	r3, #3
 8006794:	e200      	b.n	8006b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006796:	4b5d      	ldr	r3, [pc, #372]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d0f0      	beq.n	8006784 <HAL_RCC_OscConfig+0xe4>
 80067a2:	e014      	b.n	80067ce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067a4:	f7fc fa88 	bl	8002cb8 <HAL_GetTick>
 80067a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067aa:	e008      	b.n	80067be <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80067ac:	f7fc fa84 	bl	8002cb8 <HAL_GetTick>
 80067b0:	4602      	mov	r2, r0
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	1ad3      	subs	r3, r2, r3
 80067b6:	2b64      	cmp	r3, #100	@ 0x64
 80067b8:	d901      	bls.n	80067be <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80067ba:	2303      	movs	r3, #3
 80067bc:	e1ec      	b.n	8006b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067be:	4b53      	ldr	r3, [pc, #332]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d1f0      	bne.n	80067ac <HAL_RCC_OscConfig+0x10c>
 80067ca:	e000      	b.n	80067ce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f003 0302 	and.w	r3, r3, #2
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d063      	beq.n	80068a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80067da:	4b4c      	ldr	r3, [pc, #304]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	f003 030c 	and.w	r3, r3, #12
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d00b      	beq.n	80067fe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80067e6:	4b49      	ldr	r3, [pc, #292]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	f003 030c 	and.w	r3, r3, #12
 80067ee:	2b08      	cmp	r3, #8
 80067f0:	d11c      	bne.n	800682c <HAL_RCC_OscConfig+0x18c>
 80067f2:	4b46      	ldr	r3, [pc, #280]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d116      	bne.n	800682c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80067fe:	4b43      	ldr	r3, [pc, #268]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f003 0302 	and.w	r3, r3, #2
 8006806:	2b00      	cmp	r3, #0
 8006808:	d005      	beq.n	8006816 <HAL_RCC_OscConfig+0x176>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	691b      	ldr	r3, [r3, #16]
 800680e:	2b01      	cmp	r3, #1
 8006810:	d001      	beq.n	8006816 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	e1c0      	b.n	8006b98 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006816:	4b3d      	ldr	r3, [pc, #244]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	695b      	ldr	r3, [r3, #20]
 8006822:	00db      	lsls	r3, r3, #3
 8006824:	4939      	ldr	r1, [pc, #228]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 8006826:	4313      	orrs	r3, r2
 8006828:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800682a:	e03a      	b.n	80068a2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	691b      	ldr	r3, [r3, #16]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d020      	beq.n	8006876 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006834:	4b36      	ldr	r3, [pc, #216]	@ (8006910 <HAL_RCC_OscConfig+0x270>)
 8006836:	2201      	movs	r2, #1
 8006838:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800683a:	f7fc fa3d 	bl	8002cb8 <HAL_GetTick>
 800683e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006840:	e008      	b.n	8006854 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006842:	f7fc fa39 	bl	8002cb8 <HAL_GetTick>
 8006846:	4602      	mov	r2, r0
 8006848:	693b      	ldr	r3, [r7, #16]
 800684a:	1ad3      	subs	r3, r2, r3
 800684c:	2b02      	cmp	r3, #2
 800684e:	d901      	bls.n	8006854 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006850:	2303      	movs	r3, #3
 8006852:	e1a1      	b.n	8006b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006854:	4b2d      	ldr	r3, [pc, #180]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f003 0302 	and.w	r3, r3, #2
 800685c:	2b00      	cmp	r3, #0
 800685e:	d0f0      	beq.n	8006842 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006860:	4b2a      	ldr	r3, [pc, #168]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	695b      	ldr	r3, [r3, #20]
 800686c:	00db      	lsls	r3, r3, #3
 800686e:	4927      	ldr	r1, [pc, #156]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 8006870:	4313      	orrs	r3, r2
 8006872:	600b      	str	r3, [r1, #0]
 8006874:	e015      	b.n	80068a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006876:	4b26      	ldr	r3, [pc, #152]	@ (8006910 <HAL_RCC_OscConfig+0x270>)
 8006878:	2200      	movs	r2, #0
 800687a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800687c:	f7fc fa1c 	bl	8002cb8 <HAL_GetTick>
 8006880:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006882:	e008      	b.n	8006896 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006884:	f7fc fa18 	bl	8002cb8 <HAL_GetTick>
 8006888:	4602      	mov	r2, r0
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	1ad3      	subs	r3, r2, r3
 800688e:	2b02      	cmp	r3, #2
 8006890:	d901      	bls.n	8006896 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006892:	2303      	movs	r3, #3
 8006894:	e180      	b.n	8006b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006896:	4b1d      	ldr	r3, [pc, #116]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f003 0302 	and.w	r3, r3, #2
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d1f0      	bne.n	8006884 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f003 0308 	and.w	r3, r3, #8
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d03a      	beq.n	8006924 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	699b      	ldr	r3, [r3, #24]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d019      	beq.n	80068ea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80068b6:	4b17      	ldr	r3, [pc, #92]	@ (8006914 <HAL_RCC_OscConfig+0x274>)
 80068b8:	2201      	movs	r2, #1
 80068ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068bc:	f7fc f9fc 	bl	8002cb8 <HAL_GetTick>
 80068c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068c2:	e008      	b.n	80068d6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80068c4:	f7fc f9f8 	bl	8002cb8 <HAL_GetTick>
 80068c8:	4602      	mov	r2, r0
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	1ad3      	subs	r3, r2, r3
 80068ce:	2b02      	cmp	r3, #2
 80068d0:	d901      	bls.n	80068d6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80068d2:	2303      	movs	r3, #3
 80068d4:	e160      	b.n	8006b98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068d6:	4b0d      	ldr	r3, [pc, #52]	@ (800690c <HAL_RCC_OscConfig+0x26c>)
 80068d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068da:	f003 0302 	and.w	r3, r3, #2
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d0f0      	beq.n	80068c4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80068e2:	2001      	movs	r0, #1
 80068e4:	f000 face 	bl	8006e84 <RCC_Delay>
 80068e8:	e01c      	b.n	8006924 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80068ea:	4b0a      	ldr	r3, [pc, #40]	@ (8006914 <HAL_RCC_OscConfig+0x274>)
 80068ec:	2200      	movs	r2, #0
 80068ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068f0:	f7fc f9e2 	bl	8002cb8 <HAL_GetTick>
 80068f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80068f6:	e00f      	b.n	8006918 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80068f8:	f7fc f9de 	bl	8002cb8 <HAL_GetTick>
 80068fc:	4602      	mov	r2, r0
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	1ad3      	subs	r3, r2, r3
 8006902:	2b02      	cmp	r3, #2
 8006904:	d908      	bls.n	8006918 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006906:	2303      	movs	r3, #3
 8006908:	e146      	b.n	8006b98 <HAL_RCC_OscConfig+0x4f8>
 800690a:	bf00      	nop
 800690c:	40021000 	.word	0x40021000
 8006910:	42420000 	.word	0x42420000
 8006914:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006918:	4b92      	ldr	r3, [pc, #584]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 800691a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800691c:	f003 0302 	and.w	r3, r3, #2
 8006920:	2b00      	cmp	r3, #0
 8006922:	d1e9      	bne.n	80068f8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f003 0304 	and.w	r3, r3, #4
 800692c:	2b00      	cmp	r3, #0
 800692e:	f000 80a6 	beq.w	8006a7e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006932:	2300      	movs	r3, #0
 8006934:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006936:	4b8b      	ldr	r3, [pc, #556]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 8006938:	69db      	ldr	r3, [r3, #28]
 800693a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800693e:	2b00      	cmp	r3, #0
 8006940:	d10d      	bne.n	800695e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006942:	4b88      	ldr	r3, [pc, #544]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 8006944:	69db      	ldr	r3, [r3, #28]
 8006946:	4a87      	ldr	r2, [pc, #540]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 8006948:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800694c:	61d3      	str	r3, [r2, #28]
 800694e:	4b85      	ldr	r3, [pc, #532]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 8006950:	69db      	ldr	r3, [r3, #28]
 8006952:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006956:	60bb      	str	r3, [r7, #8]
 8006958:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800695a:	2301      	movs	r3, #1
 800695c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800695e:	4b82      	ldr	r3, [pc, #520]	@ (8006b68 <HAL_RCC_OscConfig+0x4c8>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006966:	2b00      	cmp	r3, #0
 8006968:	d118      	bne.n	800699c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800696a:	4b7f      	ldr	r3, [pc, #508]	@ (8006b68 <HAL_RCC_OscConfig+0x4c8>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a7e      	ldr	r2, [pc, #504]	@ (8006b68 <HAL_RCC_OscConfig+0x4c8>)
 8006970:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006974:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006976:	f7fc f99f 	bl	8002cb8 <HAL_GetTick>
 800697a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800697c:	e008      	b.n	8006990 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800697e:	f7fc f99b 	bl	8002cb8 <HAL_GetTick>
 8006982:	4602      	mov	r2, r0
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	1ad3      	subs	r3, r2, r3
 8006988:	2b64      	cmp	r3, #100	@ 0x64
 800698a:	d901      	bls.n	8006990 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800698c:	2303      	movs	r3, #3
 800698e:	e103      	b.n	8006b98 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006990:	4b75      	ldr	r3, [pc, #468]	@ (8006b68 <HAL_RCC_OscConfig+0x4c8>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006998:	2b00      	cmp	r3, #0
 800699a:	d0f0      	beq.n	800697e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	68db      	ldr	r3, [r3, #12]
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d106      	bne.n	80069b2 <HAL_RCC_OscConfig+0x312>
 80069a4:	4b6f      	ldr	r3, [pc, #444]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 80069a6:	6a1b      	ldr	r3, [r3, #32]
 80069a8:	4a6e      	ldr	r2, [pc, #440]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 80069aa:	f043 0301 	orr.w	r3, r3, #1
 80069ae:	6213      	str	r3, [r2, #32]
 80069b0:	e02d      	b.n	8006a0e <HAL_RCC_OscConfig+0x36e>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	68db      	ldr	r3, [r3, #12]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d10c      	bne.n	80069d4 <HAL_RCC_OscConfig+0x334>
 80069ba:	4b6a      	ldr	r3, [pc, #424]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 80069bc:	6a1b      	ldr	r3, [r3, #32]
 80069be:	4a69      	ldr	r2, [pc, #420]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 80069c0:	f023 0301 	bic.w	r3, r3, #1
 80069c4:	6213      	str	r3, [r2, #32]
 80069c6:	4b67      	ldr	r3, [pc, #412]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 80069c8:	6a1b      	ldr	r3, [r3, #32]
 80069ca:	4a66      	ldr	r2, [pc, #408]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 80069cc:	f023 0304 	bic.w	r3, r3, #4
 80069d0:	6213      	str	r3, [r2, #32]
 80069d2:	e01c      	b.n	8006a0e <HAL_RCC_OscConfig+0x36e>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	68db      	ldr	r3, [r3, #12]
 80069d8:	2b05      	cmp	r3, #5
 80069da:	d10c      	bne.n	80069f6 <HAL_RCC_OscConfig+0x356>
 80069dc:	4b61      	ldr	r3, [pc, #388]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 80069de:	6a1b      	ldr	r3, [r3, #32]
 80069e0:	4a60      	ldr	r2, [pc, #384]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 80069e2:	f043 0304 	orr.w	r3, r3, #4
 80069e6:	6213      	str	r3, [r2, #32]
 80069e8:	4b5e      	ldr	r3, [pc, #376]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 80069ea:	6a1b      	ldr	r3, [r3, #32]
 80069ec:	4a5d      	ldr	r2, [pc, #372]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 80069ee:	f043 0301 	orr.w	r3, r3, #1
 80069f2:	6213      	str	r3, [r2, #32]
 80069f4:	e00b      	b.n	8006a0e <HAL_RCC_OscConfig+0x36e>
 80069f6:	4b5b      	ldr	r3, [pc, #364]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 80069f8:	6a1b      	ldr	r3, [r3, #32]
 80069fa:	4a5a      	ldr	r2, [pc, #360]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 80069fc:	f023 0301 	bic.w	r3, r3, #1
 8006a00:	6213      	str	r3, [r2, #32]
 8006a02:	4b58      	ldr	r3, [pc, #352]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 8006a04:	6a1b      	ldr	r3, [r3, #32]
 8006a06:	4a57      	ldr	r2, [pc, #348]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 8006a08:	f023 0304 	bic.w	r3, r3, #4
 8006a0c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	68db      	ldr	r3, [r3, #12]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d015      	beq.n	8006a42 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a16:	f7fc f94f 	bl	8002cb8 <HAL_GetTick>
 8006a1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a1c:	e00a      	b.n	8006a34 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a1e:	f7fc f94b 	bl	8002cb8 <HAL_GetTick>
 8006a22:	4602      	mov	r2, r0
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	1ad3      	subs	r3, r2, r3
 8006a28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d901      	bls.n	8006a34 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006a30:	2303      	movs	r3, #3
 8006a32:	e0b1      	b.n	8006b98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a34:	4b4b      	ldr	r3, [pc, #300]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 8006a36:	6a1b      	ldr	r3, [r3, #32]
 8006a38:	f003 0302 	and.w	r3, r3, #2
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d0ee      	beq.n	8006a1e <HAL_RCC_OscConfig+0x37e>
 8006a40:	e014      	b.n	8006a6c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a42:	f7fc f939 	bl	8002cb8 <HAL_GetTick>
 8006a46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a48:	e00a      	b.n	8006a60 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a4a:	f7fc f935 	bl	8002cb8 <HAL_GetTick>
 8006a4e:	4602      	mov	r2, r0
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	1ad3      	subs	r3, r2, r3
 8006a54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d901      	bls.n	8006a60 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006a5c:	2303      	movs	r3, #3
 8006a5e:	e09b      	b.n	8006b98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a60:	4b40      	ldr	r3, [pc, #256]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 8006a62:	6a1b      	ldr	r3, [r3, #32]
 8006a64:	f003 0302 	and.w	r3, r3, #2
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d1ee      	bne.n	8006a4a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006a6c:	7dfb      	ldrb	r3, [r7, #23]
 8006a6e:	2b01      	cmp	r3, #1
 8006a70:	d105      	bne.n	8006a7e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a72:	4b3c      	ldr	r3, [pc, #240]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 8006a74:	69db      	ldr	r3, [r3, #28]
 8006a76:	4a3b      	ldr	r2, [pc, #236]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 8006a78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a7c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	69db      	ldr	r3, [r3, #28]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	f000 8087 	beq.w	8006b96 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a88:	4b36      	ldr	r3, [pc, #216]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	f003 030c 	and.w	r3, r3, #12
 8006a90:	2b08      	cmp	r3, #8
 8006a92:	d061      	beq.n	8006b58 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	69db      	ldr	r3, [r3, #28]
 8006a98:	2b02      	cmp	r3, #2
 8006a9a:	d146      	bne.n	8006b2a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a9c:	4b33      	ldr	r3, [pc, #204]	@ (8006b6c <HAL_RCC_OscConfig+0x4cc>)
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006aa2:	f7fc f909 	bl	8002cb8 <HAL_GetTick>
 8006aa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006aa8:	e008      	b.n	8006abc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006aaa:	f7fc f905 	bl	8002cb8 <HAL_GetTick>
 8006aae:	4602      	mov	r2, r0
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	1ad3      	subs	r3, r2, r3
 8006ab4:	2b02      	cmp	r3, #2
 8006ab6:	d901      	bls.n	8006abc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006ab8:	2303      	movs	r3, #3
 8006aba:	e06d      	b.n	8006b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006abc:	4b29      	ldr	r3, [pc, #164]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d1f0      	bne.n	8006aaa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6a1b      	ldr	r3, [r3, #32]
 8006acc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ad0:	d108      	bne.n	8006ae4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006ad2:	4b24      	ldr	r3, [pc, #144]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	689b      	ldr	r3, [r3, #8]
 8006ade:	4921      	ldr	r1, [pc, #132]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006ae4:	4b1f      	ldr	r3, [pc, #124]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 8006ae6:	685b      	ldr	r3, [r3, #4]
 8006ae8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6a19      	ldr	r1, [r3, #32]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006af4:	430b      	orrs	r3, r1
 8006af6:	491b      	ldr	r1, [pc, #108]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 8006af8:	4313      	orrs	r3, r2
 8006afa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006afc:	4b1b      	ldr	r3, [pc, #108]	@ (8006b6c <HAL_RCC_OscConfig+0x4cc>)
 8006afe:	2201      	movs	r2, #1
 8006b00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b02:	f7fc f8d9 	bl	8002cb8 <HAL_GetTick>
 8006b06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006b08:	e008      	b.n	8006b1c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b0a:	f7fc f8d5 	bl	8002cb8 <HAL_GetTick>
 8006b0e:	4602      	mov	r2, r0
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	1ad3      	subs	r3, r2, r3
 8006b14:	2b02      	cmp	r3, #2
 8006b16:	d901      	bls.n	8006b1c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006b18:	2303      	movs	r3, #3
 8006b1a:	e03d      	b.n	8006b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006b1c:	4b11      	ldr	r3, [pc, #68]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d0f0      	beq.n	8006b0a <HAL_RCC_OscConfig+0x46a>
 8006b28:	e035      	b.n	8006b96 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b2a:	4b10      	ldr	r3, [pc, #64]	@ (8006b6c <HAL_RCC_OscConfig+0x4cc>)
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b30:	f7fc f8c2 	bl	8002cb8 <HAL_GetTick>
 8006b34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006b36:	e008      	b.n	8006b4a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b38:	f7fc f8be 	bl	8002cb8 <HAL_GetTick>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	1ad3      	subs	r3, r2, r3
 8006b42:	2b02      	cmp	r3, #2
 8006b44:	d901      	bls.n	8006b4a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006b46:	2303      	movs	r3, #3
 8006b48:	e026      	b.n	8006b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006b4a:	4b06      	ldr	r3, [pc, #24]	@ (8006b64 <HAL_RCC_OscConfig+0x4c4>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d1f0      	bne.n	8006b38 <HAL_RCC_OscConfig+0x498>
 8006b56:	e01e      	b.n	8006b96 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	69db      	ldr	r3, [r3, #28]
 8006b5c:	2b01      	cmp	r3, #1
 8006b5e:	d107      	bne.n	8006b70 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8006b60:	2301      	movs	r3, #1
 8006b62:	e019      	b.n	8006b98 <HAL_RCC_OscConfig+0x4f8>
 8006b64:	40021000 	.word	0x40021000
 8006b68:	40007000 	.word	0x40007000
 8006b6c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006b70:	4b0b      	ldr	r3, [pc, #44]	@ (8006ba0 <HAL_RCC_OscConfig+0x500>)
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6a1b      	ldr	r3, [r3, #32]
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d106      	bne.n	8006b92 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d001      	beq.n	8006b96 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	e000      	b.n	8006b98 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8006b96:	2300      	movs	r3, #0
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3718      	adds	r7, #24
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}
 8006ba0:	40021000 	.word	0x40021000

08006ba4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b084      	sub	sp, #16
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d101      	bne.n	8006bb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e0d0      	b.n	8006d5a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006bb8:	4b6a      	ldr	r3, [pc, #424]	@ (8006d64 <HAL_RCC_ClockConfig+0x1c0>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f003 0307 	and.w	r3, r3, #7
 8006bc0:	683a      	ldr	r2, [r7, #0]
 8006bc2:	429a      	cmp	r2, r3
 8006bc4:	d910      	bls.n	8006be8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bc6:	4b67      	ldr	r3, [pc, #412]	@ (8006d64 <HAL_RCC_ClockConfig+0x1c0>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f023 0207 	bic.w	r2, r3, #7
 8006bce:	4965      	ldr	r1, [pc, #404]	@ (8006d64 <HAL_RCC_ClockConfig+0x1c0>)
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bd6:	4b63      	ldr	r3, [pc, #396]	@ (8006d64 <HAL_RCC_ClockConfig+0x1c0>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f003 0307 	and.w	r3, r3, #7
 8006bde:	683a      	ldr	r2, [r7, #0]
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d001      	beq.n	8006be8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006be4:	2301      	movs	r3, #1
 8006be6:	e0b8      	b.n	8006d5a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f003 0302 	and.w	r3, r3, #2
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d020      	beq.n	8006c36 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f003 0304 	and.w	r3, r3, #4
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d005      	beq.n	8006c0c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c00:	4b59      	ldr	r3, [pc, #356]	@ (8006d68 <HAL_RCC_ClockConfig+0x1c4>)
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	4a58      	ldr	r2, [pc, #352]	@ (8006d68 <HAL_RCC_ClockConfig+0x1c4>)
 8006c06:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006c0a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f003 0308 	and.w	r3, r3, #8
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d005      	beq.n	8006c24 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006c18:	4b53      	ldr	r3, [pc, #332]	@ (8006d68 <HAL_RCC_ClockConfig+0x1c4>)
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	4a52      	ldr	r2, [pc, #328]	@ (8006d68 <HAL_RCC_ClockConfig+0x1c4>)
 8006c1e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8006c22:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c24:	4b50      	ldr	r3, [pc, #320]	@ (8006d68 <HAL_RCC_ClockConfig+0x1c4>)
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	494d      	ldr	r1, [pc, #308]	@ (8006d68 <HAL_RCC_ClockConfig+0x1c4>)
 8006c32:	4313      	orrs	r3, r2
 8006c34:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f003 0301 	and.w	r3, r3, #1
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d040      	beq.n	8006cc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d107      	bne.n	8006c5a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c4a:	4b47      	ldr	r3, [pc, #284]	@ (8006d68 <HAL_RCC_ClockConfig+0x1c4>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d115      	bne.n	8006c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c56:	2301      	movs	r3, #1
 8006c58:	e07f      	b.n	8006d5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	2b02      	cmp	r3, #2
 8006c60:	d107      	bne.n	8006c72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c62:	4b41      	ldr	r3, [pc, #260]	@ (8006d68 <HAL_RCC_ClockConfig+0x1c4>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d109      	bne.n	8006c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	e073      	b.n	8006d5a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c72:	4b3d      	ldr	r3, [pc, #244]	@ (8006d68 <HAL_RCC_ClockConfig+0x1c4>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f003 0302 	and.w	r3, r3, #2
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d101      	bne.n	8006c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c7e:	2301      	movs	r3, #1
 8006c80:	e06b      	b.n	8006d5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006c82:	4b39      	ldr	r3, [pc, #228]	@ (8006d68 <HAL_RCC_ClockConfig+0x1c4>)
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	f023 0203 	bic.w	r2, r3, #3
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	4936      	ldr	r1, [pc, #216]	@ (8006d68 <HAL_RCC_ClockConfig+0x1c4>)
 8006c90:	4313      	orrs	r3, r2
 8006c92:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006c94:	f7fc f810 	bl	8002cb8 <HAL_GetTick>
 8006c98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c9a:	e00a      	b.n	8006cb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c9c:	f7fc f80c 	bl	8002cb8 <HAL_GetTick>
 8006ca0:	4602      	mov	r2, r0
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	1ad3      	subs	r3, r2, r3
 8006ca6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d901      	bls.n	8006cb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006cae:	2303      	movs	r3, #3
 8006cb0:	e053      	b.n	8006d5a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cb2:	4b2d      	ldr	r3, [pc, #180]	@ (8006d68 <HAL_RCC_ClockConfig+0x1c4>)
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	f003 020c 	and.w	r2, r3, #12
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	009b      	lsls	r3, r3, #2
 8006cc0:	429a      	cmp	r2, r3
 8006cc2:	d1eb      	bne.n	8006c9c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006cc4:	4b27      	ldr	r3, [pc, #156]	@ (8006d64 <HAL_RCC_ClockConfig+0x1c0>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f003 0307 	and.w	r3, r3, #7
 8006ccc:	683a      	ldr	r2, [r7, #0]
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	d210      	bcs.n	8006cf4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cd2:	4b24      	ldr	r3, [pc, #144]	@ (8006d64 <HAL_RCC_ClockConfig+0x1c0>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f023 0207 	bic.w	r2, r3, #7
 8006cda:	4922      	ldr	r1, [pc, #136]	@ (8006d64 <HAL_RCC_ClockConfig+0x1c0>)
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ce2:	4b20      	ldr	r3, [pc, #128]	@ (8006d64 <HAL_RCC_ClockConfig+0x1c0>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f003 0307 	and.w	r3, r3, #7
 8006cea:	683a      	ldr	r2, [r7, #0]
 8006cec:	429a      	cmp	r2, r3
 8006cee:	d001      	beq.n	8006cf4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	e032      	b.n	8006d5a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f003 0304 	and.w	r3, r3, #4
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d008      	beq.n	8006d12 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d00:	4b19      	ldr	r3, [pc, #100]	@ (8006d68 <HAL_RCC_ClockConfig+0x1c4>)
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	68db      	ldr	r3, [r3, #12]
 8006d0c:	4916      	ldr	r1, [pc, #88]	@ (8006d68 <HAL_RCC_ClockConfig+0x1c4>)
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f003 0308 	and.w	r3, r3, #8
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d009      	beq.n	8006d32 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006d1e:	4b12      	ldr	r3, [pc, #72]	@ (8006d68 <HAL_RCC_ClockConfig+0x1c4>)
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	691b      	ldr	r3, [r3, #16]
 8006d2a:	00db      	lsls	r3, r3, #3
 8006d2c:	490e      	ldr	r1, [pc, #56]	@ (8006d68 <HAL_RCC_ClockConfig+0x1c4>)
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006d32:	f000 f821 	bl	8006d78 <HAL_RCC_GetSysClockFreq>
 8006d36:	4602      	mov	r2, r0
 8006d38:	4b0b      	ldr	r3, [pc, #44]	@ (8006d68 <HAL_RCC_ClockConfig+0x1c4>)
 8006d3a:	685b      	ldr	r3, [r3, #4]
 8006d3c:	091b      	lsrs	r3, r3, #4
 8006d3e:	f003 030f 	and.w	r3, r3, #15
 8006d42:	490a      	ldr	r1, [pc, #40]	@ (8006d6c <HAL_RCC_ClockConfig+0x1c8>)
 8006d44:	5ccb      	ldrb	r3, [r1, r3]
 8006d46:	fa22 f303 	lsr.w	r3, r2, r3
 8006d4a:	4a09      	ldr	r2, [pc, #36]	@ (8006d70 <HAL_RCC_ClockConfig+0x1cc>)
 8006d4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006d4e:	4b09      	ldr	r3, [pc, #36]	@ (8006d74 <HAL_RCC_ClockConfig+0x1d0>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4618      	mov	r0, r3
 8006d54:	f7fb ff6e 	bl	8002c34 <HAL_InitTick>

  return HAL_OK;
 8006d58:	2300      	movs	r3, #0
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	3710      	adds	r7, #16
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}
 8006d62:	bf00      	nop
 8006d64:	40022000 	.word	0x40022000
 8006d68:	40021000 	.word	0x40021000
 8006d6c:	08009b2c 	.word	0x08009b2c
 8006d70:	20000004 	.word	0x20000004
 8006d74:	20000008 	.word	0x20000008

08006d78 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b087      	sub	sp, #28
 8006d7c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	60fb      	str	r3, [r7, #12]
 8006d82:	2300      	movs	r3, #0
 8006d84:	60bb      	str	r3, [r7, #8]
 8006d86:	2300      	movs	r3, #0
 8006d88:	617b      	str	r3, [r7, #20]
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006d92:	4b1e      	ldr	r3, [pc, #120]	@ (8006e0c <HAL_RCC_GetSysClockFreq+0x94>)
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f003 030c 	and.w	r3, r3, #12
 8006d9e:	2b04      	cmp	r3, #4
 8006da0:	d002      	beq.n	8006da8 <HAL_RCC_GetSysClockFreq+0x30>
 8006da2:	2b08      	cmp	r3, #8
 8006da4:	d003      	beq.n	8006dae <HAL_RCC_GetSysClockFreq+0x36>
 8006da6:	e027      	b.n	8006df8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006da8:	4b19      	ldr	r3, [pc, #100]	@ (8006e10 <HAL_RCC_GetSysClockFreq+0x98>)
 8006daa:	613b      	str	r3, [r7, #16]
      break;
 8006dac:	e027      	b.n	8006dfe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	0c9b      	lsrs	r3, r3, #18
 8006db2:	f003 030f 	and.w	r3, r3, #15
 8006db6:	4a17      	ldr	r2, [pc, #92]	@ (8006e14 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006db8:	5cd3      	ldrb	r3, [r2, r3]
 8006dba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d010      	beq.n	8006de8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006dc6:	4b11      	ldr	r3, [pc, #68]	@ (8006e0c <HAL_RCC_GetSysClockFreq+0x94>)
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	0c5b      	lsrs	r3, r3, #17
 8006dcc:	f003 0301 	and.w	r3, r3, #1
 8006dd0:	4a11      	ldr	r2, [pc, #68]	@ (8006e18 <HAL_RCC_GetSysClockFreq+0xa0>)
 8006dd2:	5cd3      	ldrb	r3, [r2, r3]
 8006dd4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	4a0d      	ldr	r2, [pc, #52]	@ (8006e10 <HAL_RCC_GetSysClockFreq+0x98>)
 8006dda:	fb03 f202 	mul.w	r2, r3, r2
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006de4:	617b      	str	r3, [r7, #20]
 8006de6:	e004      	b.n	8006df2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	4a0c      	ldr	r2, [pc, #48]	@ (8006e1c <HAL_RCC_GetSysClockFreq+0xa4>)
 8006dec:	fb02 f303 	mul.w	r3, r2, r3
 8006df0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	613b      	str	r3, [r7, #16]
      break;
 8006df6:	e002      	b.n	8006dfe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006df8:	4b05      	ldr	r3, [pc, #20]	@ (8006e10 <HAL_RCC_GetSysClockFreq+0x98>)
 8006dfa:	613b      	str	r3, [r7, #16]
      break;
 8006dfc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006dfe:	693b      	ldr	r3, [r7, #16]
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	371c      	adds	r7, #28
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bc80      	pop	{r7}
 8006e08:	4770      	bx	lr
 8006e0a:	bf00      	nop
 8006e0c:	40021000 	.word	0x40021000
 8006e10:	007a1200 	.word	0x007a1200
 8006e14:	08009b44 	.word	0x08009b44
 8006e18:	08009b54 	.word	0x08009b54
 8006e1c:	003d0900 	.word	0x003d0900

08006e20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e20:	b480      	push	{r7}
 8006e22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e24:	4b02      	ldr	r3, [pc, #8]	@ (8006e30 <HAL_RCC_GetHCLKFreq+0x10>)
 8006e26:	681b      	ldr	r3, [r3, #0]
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bc80      	pop	{r7}
 8006e2e:	4770      	bx	lr
 8006e30:	20000004 	.word	0x20000004

08006e34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006e38:	f7ff fff2 	bl	8006e20 <HAL_RCC_GetHCLKFreq>
 8006e3c:	4602      	mov	r2, r0
 8006e3e:	4b05      	ldr	r3, [pc, #20]	@ (8006e54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e40:	685b      	ldr	r3, [r3, #4]
 8006e42:	0a1b      	lsrs	r3, r3, #8
 8006e44:	f003 0307 	and.w	r3, r3, #7
 8006e48:	4903      	ldr	r1, [pc, #12]	@ (8006e58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e4a:	5ccb      	ldrb	r3, [r1, r3]
 8006e4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	bd80      	pop	{r7, pc}
 8006e54:	40021000 	.word	0x40021000
 8006e58:	08009b3c 	.word	0x08009b3c

08006e5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006e60:	f7ff ffde 	bl	8006e20 <HAL_RCC_GetHCLKFreq>
 8006e64:	4602      	mov	r2, r0
 8006e66:	4b05      	ldr	r3, [pc, #20]	@ (8006e7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	0adb      	lsrs	r3, r3, #11
 8006e6c:	f003 0307 	and.w	r3, r3, #7
 8006e70:	4903      	ldr	r1, [pc, #12]	@ (8006e80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006e72:	5ccb      	ldrb	r3, [r1, r3]
 8006e74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	bd80      	pop	{r7, pc}
 8006e7c:	40021000 	.word	0x40021000
 8006e80:	08009b3c 	.word	0x08009b3c

08006e84 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006e84:	b480      	push	{r7}
 8006e86:	b085      	sub	sp, #20
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8006eb8 <RCC_Delay+0x34>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4a0a      	ldr	r2, [pc, #40]	@ (8006ebc <RCC_Delay+0x38>)
 8006e92:	fba2 2303 	umull	r2, r3, r2, r3
 8006e96:	0a5b      	lsrs	r3, r3, #9
 8006e98:	687a      	ldr	r2, [r7, #4]
 8006e9a:	fb02 f303 	mul.w	r3, r2, r3
 8006e9e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006ea0:	bf00      	nop
  }
  while (Delay --);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	1e5a      	subs	r2, r3, #1
 8006ea6:	60fa      	str	r2, [r7, #12]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d1f9      	bne.n	8006ea0 <RCC_Delay+0x1c>
}
 8006eac:	bf00      	nop
 8006eae:	bf00      	nop
 8006eb0:	3714      	adds	r7, #20
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bc80      	pop	{r7}
 8006eb6:	4770      	bx	lr
 8006eb8:	20000004 	.word	0x20000004
 8006ebc:	10624dd3 	.word	0x10624dd3

08006ec0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b086      	sub	sp, #24
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	613b      	str	r3, [r7, #16]
 8006ecc:	2300      	movs	r3, #0
 8006ece:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f003 0301 	and.w	r3, r3, #1
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d07d      	beq.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8006edc:	2300      	movs	r3, #0
 8006ede:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ee0:	4b4f      	ldr	r3, [pc, #316]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ee2:	69db      	ldr	r3, [r3, #28]
 8006ee4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d10d      	bne.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006eec:	4b4c      	ldr	r3, [pc, #304]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006eee:	69db      	ldr	r3, [r3, #28]
 8006ef0:	4a4b      	ldr	r2, [pc, #300]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ef2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ef6:	61d3      	str	r3, [r2, #28]
 8006ef8:	4b49      	ldr	r3, [pc, #292]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006efa:	69db      	ldr	r3, [r3, #28]
 8006efc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f00:	60bb      	str	r3, [r7, #8]
 8006f02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f04:	2301      	movs	r3, #1
 8006f06:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f08:	4b46      	ldr	r3, [pc, #280]	@ (8007024 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d118      	bne.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006f14:	4b43      	ldr	r3, [pc, #268]	@ (8007024 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a42      	ldr	r2, [pc, #264]	@ (8007024 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006f1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f1e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006f20:	f7fb feca 	bl	8002cb8 <HAL_GetTick>
 8006f24:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f26:	e008      	b.n	8006f3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f28:	f7fb fec6 	bl	8002cb8 <HAL_GetTick>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	1ad3      	subs	r3, r2, r3
 8006f32:	2b64      	cmp	r3, #100	@ 0x64
 8006f34:	d901      	bls.n	8006f3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8006f36:	2303      	movs	r3, #3
 8006f38:	e06d      	b.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f3a:	4b3a      	ldr	r3, [pc, #232]	@ (8007024 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d0f0      	beq.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006f46:	4b36      	ldr	r3, [pc, #216]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006f48:	6a1b      	ldr	r3, [r3, #32]
 8006f4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f4e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d02e      	beq.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	685b      	ldr	r3, [r3, #4]
 8006f5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f5e:	68fa      	ldr	r2, [r7, #12]
 8006f60:	429a      	cmp	r2, r3
 8006f62:	d027      	beq.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006f64:	4b2e      	ldr	r3, [pc, #184]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006f66:	6a1b      	ldr	r3, [r3, #32]
 8006f68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f6c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006f6e:	4b2e      	ldr	r3, [pc, #184]	@ (8007028 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006f70:	2201      	movs	r2, #1
 8006f72:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006f74:	4b2c      	ldr	r3, [pc, #176]	@ (8007028 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006f76:	2200      	movs	r2, #0
 8006f78:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006f7a:	4a29      	ldr	r2, [pc, #164]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	f003 0301 	and.w	r3, r3, #1
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d014      	beq.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f8a:	f7fb fe95 	bl	8002cb8 <HAL_GetTick>
 8006f8e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f90:	e00a      	b.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f92:	f7fb fe91 	bl	8002cb8 <HAL_GetTick>
 8006f96:	4602      	mov	r2, r0
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	1ad3      	subs	r3, r2, r3
 8006f9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d901      	bls.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006fa4:	2303      	movs	r3, #3
 8006fa6:	e036      	b.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fa8:	4b1d      	ldr	r3, [pc, #116]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006faa:	6a1b      	ldr	r3, [r3, #32]
 8006fac:	f003 0302 	and.w	r3, r3, #2
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d0ee      	beq.n	8006f92 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006fb6:	6a1b      	ldr	r3, [r3, #32]
 8006fb8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	4917      	ldr	r1, [pc, #92]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006fc6:	7dfb      	ldrb	r3, [r7, #23]
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d105      	bne.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006fcc:	4b14      	ldr	r3, [pc, #80]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006fce:	69db      	ldr	r3, [r3, #28]
 8006fd0:	4a13      	ldr	r2, [pc, #76]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006fd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006fd6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f003 0302 	and.w	r3, r3, #2
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d008      	beq.n	8006ff6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006fe4:	4b0e      	ldr	r3, [pc, #56]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	689b      	ldr	r3, [r3, #8]
 8006ff0:	490b      	ldr	r1, [pc, #44]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f003 0310 	and.w	r3, r3, #16
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d008      	beq.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007002:	4b07      	ldr	r3, [pc, #28]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	68db      	ldr	r3, [r3, #12]
 800700e:	4904      	ldr	r1, [pc, #16]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007010:	4313      	orrs	r3, r2
 8007012:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8007014:	2300      	movs	r3, #0
}
 8007016:	4618      	mov	r0, r3
 8007018:	3718      	adds	r7, #24
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}
 800701e:	bf00      	nop
 8007020:	40021000 	.word	0x40021000
 8007024:	40007000 	.word	0x40007000
 8007028:	42420440 	.word	0x42420440

0800702c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b082      	sub	sp, #8
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d101      	bne.n	800703e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800703a:	2301      	movs	r3, #1
 800703c:	e041      	b.n	80070c2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007044:	b2db      	uxtb	r3, r3
 8007046:	2b00      	cmp	r3, #0
 8007048:	d106      	bne.n	8007058 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2200      	movs	r2, #0
 800704e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f7fb fc8e 	bl	8002974 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2202      	movs	r2, #2
 800705c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681a      	ldr	r2, [r3, #0]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	3304      	adds	r3, #4
 8007068:	4619      	mov	r1, r3
 800706a:	4610      	mov	r0, r2
 800706c:	f000 f9e0 	bl	8007430 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2201      	movs	r2, #1
 8007074:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2201      	movs	r2, #1
 800707c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2201      	movs	r2, #1
 8007084:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2201      	movs	r2, #1
 800708c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2201      	movs	r2, #1
 8007094:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2201      	movs	r2, #1
 800709c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2201      	movs	r2, #1
 80070a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2201      	movs	r2, #1
 80070ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2201      	movs	r2, #1
 80070b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2201      	movs	r2, #1
 80070bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80070c0:	2300      	movs	r3, #0
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3708      	adds	r7, #8
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bd80      	pop	{r7, pc}
	...

080070cc <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b084      	sub	sp, #16
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
 80070d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80070d6:	2300      	movs	r3, #0
 80070d8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d109      	bne.n	80070f4 <HAL_TIM_PWM_Start_IT+0x28>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80070e6:	b2db      	uxtb	r3, r3
 80070e8:	2b01      	cmp	r3, #1
 80070ea:	bf14      	ite	ne
 80070ec:	2301      	movne	r3, #1
 80070ee:	2300      	moveq	r3, #0
 80070f0:	b2db      	uxtb	r3, r3
 80070f2:	e022      	b.n	800713a <HAL_TIM_PWM_Start_IT+0x6e>
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	2b04      	cmp	r3, #4
 80070f8:	d109      	bne.n	800710e <HAL_TIM_PWM_Start_IT+0x42>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007100:	b2db      	uxtb	r3, r3
 8007102:	2b01      	cmp	r3, #1
 8007104:	bf14      	ite	ne
 8007106:	2301      	movne	r3, #1
 8007108:	2300      	moveq	r3, #0
 800710a:	b2db      	uxtb	r3, r3
 800710c:	e015      	b.n	800713a <HAL_TIM_PWM_Start_IT+0x6e>
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	2b08      	cmp	r3, #8
 8007112:	d109      	bne.n	8007128 <HAL_TIM_PWM_Start_IT+0x5c>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800711a:	b2db      	uxtb	r3, r3
 800711c:	2b01      	cmp	r3, #1
 800711e:	bf14      	ite	ne
 8007120:	2301      	movne	r3, #1
 8007122:	2300      	moveq	r3, #0
 8007124:	b2db      	uxtb	r3, r3
 8007126:	e008      	b.n	800713a <HAL_TIM_PWM_Start_IT+0x6e>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800712e:	b2db      	uxtb	r3, r3
 8007130:	2b01      	cmp	r3, #1
 8007132:	bf14      	ite	ne
 8007134:	2301      	movne	r3, #1
 8007136:	2300      	moveq	r3, #0
 8007138:	b2db      	uxtb	r3, r3
 800713a:	2b00      	cmp	r3, #0
 800713c:	d001      	beq.n	8007142 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 800713e:	2301      	movs	r3, #1
 8007140:	e0a9      	b.n	8007296 <HAL_TIM_PWM_Start_IT+0x1ca>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d104      	bne.n	8007152 <HAL_TIM_PWM_Start_IT+0x86>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2202      	movs	r2, #2
 800714c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007150:	e013      	b.n	800717a <HAL_TIM_PWM_Start_IT+0xae>
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	2b04      	cmp	r3, #4
 8007156:	d104      	bne.n	8007162 <HAL_TIM_PWM_Start_IT+0x96>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2202      	movs	r2, #2
 800715c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007160:	e00b      	b.n	800717a <HAL_TIM_PWM_Start_IT+0xae>
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	2b08      	cmp	r3, #8
 8007166:	d104      	bne.n	8007172 <HAL_TIM_PWM_Start_IT+0xa6>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2202      	movs	r2, #2
 800716c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007170:	e003      	b.n	800717a <HAL_TIM_PWM_Start_IT+0xae>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2202      	movs	r2, #2
 8007176:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	2b0c      	cmp	r3, #12
 800717e:	d841      	bhi.n	8007204 <HAL_TIM_PWM_Start_IT+0x138>
 8007180:	a201      	add	r2, pc, #4	@ (adr r2, 8007188 <HAL_TIM_PWM_Start_IT+0xbc>)
 8007182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007186:	bf00      	nop
 8007188:	080071bd 	.word	0x080071bd
 800718c:	08007205 	.word	0x08007205
 8007190:	08007205 	.word	0x08007205
 8007194:	08007205 	.word	0x08007205
 8007198:	080071cf 	.word	0x080071cf
 800719c:	08007205 	.word	0x08007205
 80071a0:	08007205 	.word	0x08007205
 80071a4:	08007205 	.word	0x08007205
 80071a8:	080071e1 	.word	0x080071e1
 80071ac:	08007205 	.word	0x08007205
 80071b0:	08007205 	.word	0x08007205
 80071b4:	08007205 	.word	0x08007205
 80071b8:	080071f3 	.word	0x080071f3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	68da      	ldr	r2, [r3, #12]
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f042 0202 	orr.w	r2, r2, #2
 80071ca:	60da      	str	r2, [r3, #12]
      break;
 80071cc:	e01d      	b.n	800720a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	68da      	ldr	r2, [r3, #12]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f042 0204 	orr.w	r2, r2, #4
 80071dc:	60da      	str	r2, [r3, #12]
      break;
 80071de:	e014      	b.n	800720a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	68da      	ldr	r2, [r3, #12]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f042 0208 	orr.w	r2, r2, #8
 80071ee:	60da      	str	r2, [r3, #12]
      break;
 80071f0:	e00b      	b.n	800720a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	68da      	ldr	r2, [r3, #12]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f042 0210 	orr.w	r2, r2, #16
 8007200:	60da      	str	r2, [r3, #12]
      break;
 8007202:	e002      	b.n	800720a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8007204:	2301      	movs	r3, #1
 8007206:	73fb      	strb	r3, [r7, #15]
      break;
 8007208:	bf00      	nop
  }

  if (status == HAL_OK)
 800720a:	7bfb      	ldrb	r3, [r7, #15]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d141      	bne.n	8007294 <HAL_TIM_PWM_Start_IT+0x1c8>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	2201      	movs	r2, #1
 8007216:	6839      	ldr	r1, [r7, #0]
 8007218:	4618      	mov	r0, r3
 800721a:	f000 faff 	bl	800781c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4a1f      	ldr	r2, [pc, #124]	@ (80072a0 <HAL_TIM_PWM_Start_IT+0x1d4>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d107      	bne.n	8007238 <HAL_TIM_PWM_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007236:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a18      	ldr	r2, [pc, #96]	@ (80072a0 <HAL_TIM_PWM_Start_IT+0x1d4>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d00e      	beq.n	8007260 <HAL_TIM_PWM_Start_IT+0x194>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800724a:	d009      	beq.n	8007260 <HAL_TIM_PWM_Start_IT+0x194>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4a14      	ldr	r2, [pc, #80]	@ (80072a4 <HAL_TIM_PWM_Start_IT+0x1d8>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d004      	beq.n	8007260 <HAL_TIM_PWM_Start_IT+0x194>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	4a13      	ldr	r2, [pc, #76]	@ (80072a8 <HAL_TIM_PWM_Start_IT+0x1dc>)
 800725c:	4293      	cmp	r3, r2
 800725e:	d111      	bne.n	8007284 <HAL_TIM_PWM_Start_IT+0x1b8>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	689b      	ldr	r3, [r3, #8]
 8007266:	f003 0307 	and.w	r3, r3, #7
 800726a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	2b06      	cmp	r3, #6
 8007270:	d010      	beq.n	8007294 <HAL_TIM_PWM_Start_IT+0x1c8>
      {
        __HAL_TIM_ENABLE(htim);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	681a      	ldr	r2, [r3, #0]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f042 0201 	orr.w	r2, r2, #1
 8007280:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007282:	e007      	b.n	8007294 <HAL_TIM_PWM_Start_IT+0x1c8>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	681a      	ldr	r2, [r3, #0]
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f042 0201 	orr.w	r2, r2, #1
 8007292:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007294:	7bfb      	ldrb	r3, [r7, #15]
}
 8007296:	4618      	mov	r0, r3
 8007298:	3710      	adds	r7, #16
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}
 800729e:	bf00      	nop
 80072a0:	40012c00 	.word	0x40012c00
 80072a4:	40000400 	.word	0x40000400
 80072a8:	40000800 	.word	0x40000800

080072ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b086      	sub	sp, #24
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	60f8      	str	r0, [r7, #12]
 80072b4:	60b9      	str	r1, [r7, #8]
 80072b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072b8:	2300      	movs	r3, #0
 80072ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80072c2:	2b01      	cmp	r3, #1
 80072c4:	d101      	bne.n	80072ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80072c6:	2302      	movs	r3, #2
 80072c8:	e0ae      	b.n	8007428 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2201      	movs	r2, #1
 80072ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2b0c      	cmp	r3, #12
 80072d6:	f200 809f 	bhi.w	8007418 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80072da:	a201      	add	r2, pc, #4	@ (adr r2, 80072e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80072dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072e0:	08007315 	.word	0x08007315
 80072e4:	08007419 	.word	0x08007419
 80072e8:	08007419 	.word	0x08007419
 80072ec:	08007419 	.word	0x08007419
 80072f0:	08007355 	.word	0x08007355
 80072f4:	08007419 	.word	0x08007419
 80072f8:	08007419 	.word	0x08007419
 80072fc:	08007419 	.word	0x08007419
 8007300:	08007397 	.word	0x08007397
 8007304:	08007419 	.word	0x08007419
 8007308:	08007419 	.word	0x08007419
 800730c:	08007419 	.word	0x08007419
 8007310:	080073d7 	.word	0x080073d7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	68b9      	ldr	r1, [r7, #8]
 800731a:	4618      	mov	r0, r3
 800731c:	f000 f8f6 	bl	800750c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	699a      	ldr	r2, [r3, #24]
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f042 0208 	orr.w	r2, r2, #8
 800732e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	699a      	ldr	r2, [r3, #24]
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f022 0204 	bic.w	r2, r2, #4
 800733e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	6999      	ldr	r1, [r3, #24]
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	691a      	ldr	r2, [r3, #16]
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	430a      	orrs	r2, r1
 8007350:	619a      	str	r2, [r3, #24]
      break;
 8007352:	e064      	b.n	800741e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	68b9      	ldr	r1, [r7, #8]
 800735a:	4618      	mov	r0, r3
 800735c:	f000 f93c 	bl	80075d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	699a      	ldr	r2, [r3, #24]
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800736e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	699a      	ldr	r2, [r3, #24]
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800737e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	6999      	ldr	r1, [r3, #24]
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	691b      	ldr	r3, [r3, #16]
 800738a:	021a      	lsls	r2, r3, #8
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	430a      	orrs	r2, r1
 8007392:	619a      	str	r2, [r3, #24]
      break;
 8007394:	e043      	b.n	800741e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	68b9      	ldr	r1, [r7, #8]
 800739c:	4618      	mov	r0, r3
 800739e:	f000 f985 	bl	80076ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	69da      	ldr	r2, [r3, #28]
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f042 0208 	orr.w	r2, r2, #8
 80073b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	69da      	ldr	r2, [r3, #28]
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f022 0204 	bic.w	r2, r2, #4
 80073c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	69d9      	ldr	r1, [r3, #28]
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	691a      	ldr	r2, [r3, #16]
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	430a      	orrs	r2, r1
 80073d2:	61da      	str	r2, [r3, #28]
      break;
 80073d4:	e023      	b.n	800741e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	68b9      	ldr	r1, [r7, #8]
 80073dc:	4618      	mov	r0, r3
 80073de:	f000 f9cf 	bl	8007780 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	69da      	ldr	r2, [r3, #28]
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80073f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	69da      	ldr	r2, [r3, #28]
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007400:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	69d9      	ldr	r1, [r3, #28]
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	691b      	ldr	r3, [r3, #16]
 800740c:	021a      	lsls	r2, r3, #8
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	430a      	orrs	r2, r1
 8007414:	61da      	str	r2, [r3, #28]
      break;
 8007416:	e002      	b.n	800741e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007418:	2301      	movs	r3, #1
 800741a:	75fb      	strb	r3, [r7, #23]
      break;
 800741c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2200      	movs	r2, #0
 8007422:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007426:	7dfb      	ldrb	r3, [r7, #23]
}
 8007428:	4618      	mov	r0, r3
 800742a:	3718      	adds	r7, #24
 800742c:	46bd      	mov	sp, r7
 800742e:	bd80      	pop	{r7, pc}

08007430 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007430:	b480      	push	{r7}
 8007432:	b085      	sub	sp, #20
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	4a2f      	ldr	r2, [pc, #188]	@ (8007500 <TIM_Base_SetConfig+0xd0>)
 8007444:	4293      	cmp	r3, r2
 8007446:	d00b      	beq.n	8007460 <TIM_Base_SetConfig+0x30>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800744e:	d007      	beq.n	8007460 <TIM_Base_SetConfig+0x30>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	4a2c      	ldr	r2, [pc, #176]	@ (8007504 <TIM_Base_SetConfig+0xd4>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d003      	beq.n	8007460 <TIM_Base_SetConfig+0x30>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	4a2b      	ldr	r2, [pc, #172]	@ (8007508 <TIM_Base_SetConfig+0xd8>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d108      	bne.n	8007472 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007466:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	685b      	ldr	r3, [r3, #4]
 800746c:	68fa      	ldr	r2, [r7, #12]
 800746e:	4313      	orrs	r3, r2
 8007470:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	4a22      	ldr	r2, [pc, #136]	@ (8007500 <TIM_Base_SetConfig+0xd0>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d00b      	beq.n	8007492 <TIM_Base_SetConfig+0x62>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007480:	d007      	beq.n	8007492 <TIM_Base_SetConfig+0x62>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	4a1f      	ldr	r2, [pc, #124]	@ (8007504 <TIM_Base_SetConfig+0xd4>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d003      	beq.n	8007492 <TIM_Base_SetConfig+0x62>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	4a1e      	ldr	r2, [pc, #120]	@ (8007508 <TIM_Base_SetConfig+0xd8>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d108      	bne.n	80074a4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007498:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	68db      	ldr	r3, [r3, #12]
 800749e:	68fa      	ldr	r2, [r7, #12]
 80074a0:	4313      	orrs	r3, r2
 80074a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	695b      	ldr	r3, [r3, #20]
 80074ae:	4313      	orrs	r3, r2
 80074b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	68fa      	ldr	r2, [r7, #12]
 80074b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	689a      	ldr	r2, [r3, #8]
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	681a      	ldr	r2, [r3, #0]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	4a0d      	ldr	r2, [pc, #52]	@ (8007500 <TIM_Base_SetConfig+0xd0>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d103      	bne.n	80074d8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	691a      	ldr	r2, [r3, #16]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2201      	movs	r2, #1
 80074dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	691b      	ldr	r3, [r3, #16]
 80074e2:	f003 0301 	and.w	r3, r3, #1
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d005      	beq.n	80074f6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	691b      	ldr	r3, [r3, #16]
 80074ee:	f023 0201 	bic.w	r2, r3, #1
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	611a      	str	r2, [r3, #16]
  }
}
 80074f6:	bf00      	nop
 80074f8:	3714      	adds	r7, #20
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bc80      	pop	{r7}
 80074fe:	4770      	bx	lr
 8007500:	40012c00 	.word	0x40012c00
 8007504:	40000400 	.word	0x40000400
 8007508:	40000800 	.word	0x40000800

0800750c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800750c:	b480      	push	{r7}
 800750e:	b087      	sub	sp, #28
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
 8007514:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6a1b      	ldr	r3, [r3, #32]
 800751a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6a1b      	ldr	r3, [r3, #32]
 8007520:	f023 0201 	bic.w	r2, r3, #1
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	685b      	ldr	r3, [r3, #4]
 800752c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	699b      	ldr	r3, [r3, #24]
 8007532:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800753a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f023 0303 	bic.w	r3, r3, #3
 8007542:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	68fa      	ldr	r2, [r7, #12]
 800754a:	4313      	orrs	r3, r2
 800754c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	f023 0302 	bic.w	r3, r3, #2
 8007554:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	697a      	ldr	r2, [r7, #20]
 800755c:	4313      	orrs	r3, r2
 800755e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	4a1c      	ldr	r2, [pc, #112]	@ (80075d4 <TIM_OC1_SetConfig+0xc8>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d10c      	bne.n	8007582 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007568:	697b      	ldr	r3, [r7, #20]
 800756a:	f023 0308 	bic.w	r3, r3, #8
 800756e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	68db      	ldr	r3, [r3, #12]
 8007574:	697a      	ldr	r2, [r7, #20]
 8007576:	4313      	orrs	r3, r2
 8007578:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800757a:	697b      	ldr	r3, [r7, #20]
 800757c:	f023 0304 	bic.w	r3, r3, #4
 8007580:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	4a13      	ldr	r2, [pc, #76]	@ (80075d4 <TIM_OC1_SetConfig+0xc8>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d111      	bne.n	80075ae <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800758a:	693b      	ldr	r3, [r7, #16]
 800758c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007590:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007598:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	695b      	ldr	r3, [r3, #20]
 800759e:	693a      	ldr	r2, [r7, #16]
 80075a0:	4313      	orrs	r3, r2
 80075a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	699b      	ldr	r3, [r3, #24]
 80075a8:	693a      	ldr	r2, [r7, #16]
 80075aa:	4313      	orrs	r3, r2
 80075ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	693a      	ldr	r2, [r7, #16]
 80075b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	68fa      	ldr	r2, [r7, #12]
 80075b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	685a      	ldr	r2, [r3, #4]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	697a      	ldr	r2, [r7, #20]
 80075c6:	621a      	str	r2, [r3, #32]
}
 80075c8:	bf00      	nop
 80075ca:	371c      	adds	r7, #28
 80075cc:	46bd      	mov	sp, r7
 80075ce:	bc80      	pop	{r7}
 80075d0:	4770      	bx	lr
 80075d2:	bf00      	nop
 80075d4:	40012c00 	.word	0x40012c00

080075d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80075d8:	b480      	push	{r7}
 80075da:	b087      	sub	sp, #28
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6a1b      	ldr	r3, [r3, #32]
 80075e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6a1b      	ldr	r3, [r3, #32]
 80075ec:	f023 0210 	bic.w	r2, r3, #16
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	699b      	ldr	r3, [r3, #24]
 80075fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007606:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800760e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	021b      	lsls	r3, r3, #8
 8007616:	68fa      	ldr	r2, [r7, #12]
 8007618:	4313      	orrs	r3, r2
 800761a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	f023 0320 	bic.w	r3, r3, #32
 8007622:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	689b      	ldr	r3, [r3, #8]
 8007628:	011b      	lsls	r3, r3, #4
 800762a:	697a      	ldr	r2, [r7, #20]
 800762c:	4313      	orrs	r3, r2
 800762e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	4a1d      	ldr	r2, [pc, #116]	@ (80076a8 <TIM_OC2_SetConfig+0xd0>)
 8007634:	4293      	cmp	r3, r2
 8007636:	d10d      	bne.n	8007654 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007638:	697b      	ldr	r3, [r7, #20]
 800763a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800763e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	68db      	ldr	r3, [r3, #12]
 8007644:	011b      	lsls	r3, r3, #4
 8007646:	697a      	ldr	r2, [r7, #20]
 8007648:	4313      	orrs	r3, r2
 800764a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800764c:	697b      	ldr	r3, [r7, #20]
 800764e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007652:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	4a14      	ldr	r2, [pc, #80]	@ (80076a8 <TIM_OC2_SetConfig+0xd0>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d113      	bne.n	8007684 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800765c:	693b      	ldr	r3, [r7, #16]
 800765e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007662:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007664:	693b      	ldr	r3, [r7, #16]
 8007666:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800766a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	695b      	ldr	r3, [r3, #20]
 8007670:	009b      	lsls	r3, r3, #2
 8007672:	693a      	ldr	r2, [r7, #16]
 8007674:	4313      	orrs	r3, r2
 8007676:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	699b      	ldr	r3, [r3, #24]
 800767c:	009b      	lsls	r3, r3, #2
 800767e:	693a      	ldr	r2, [r7, #16]
 8007680:	4313      	orrs	r3, r2
 8007682:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	693a      	ldr	r2, [r7, #16]
 8007688:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	68fa      	ldr	r2, [r7, #12]
 800768e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	685a      	ldr	r2, [r3, #4]
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	697a      	ldr	r2, [r7, #20]
 800769c:	621a      	str	r2, [r3, #32]
}
 800769e:	bf00      	nop
 80076a0:	371c      	adds	r7, #28
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bc80      	pop	{r7}
 80076a6:	4770      	bx	lr
 80076a8:	40012c00 	.word	0x40012c00

080076ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b087      	sub	sp, #28
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
 80076b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6a1b      	ldr	r3, [r3, #32]
 80076ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6a1b      	ldr	r3, [r3, #32]
 80076c0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	69db      	ldr	r3, [r3, #28]
 80076d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	f023 0303 	bic.w	r3, r3, #3
 80076e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	68fa      	ldr	r2, [r7, #12]
 80076ea:	4313      	orrs	r3, r2
 80076ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80076ee:	697b      	ldr	r3, [r7, #20]
 80076f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80076f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	689b      	ldr	r3, [r3, #8]
 80076fa:	021b      	lsls	r3, r3, #8
 80076fc:	697a      	ldr	r2, [r7, #20]
 80076fe:	4313      	orrs	r3, r2
 8007700:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a1d      	ldr	r2, [pc, #116]	@ (800777c <TIM_OC3_SetConfig+0xd0>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d10d      	bne.n	8007726 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800770a:	697b      	ldr	r3, [r7, #20]
 800770c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007710:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	68db      	ldr	r3, [r3, #12]
 8007716:	021b      	lsls	r3, r3, #8
 8007718:	697a      	ldr	r2, [r7, #20]
 800771a:	4313      	orrs	r3, r2
 800771c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800771e:	697b      	ldr	r3, [r7, #20]
 8007720:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007724:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	4a14      	ldr	r2, [pc, #80]	@ (800777c <TIM_OC3_SetConfig+0xd0>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d113      	bne.n	8007756 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800772e:	693b      	ldr	r3, [r7, #16]
 8007730:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007734:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007736:	693b      	ldr	r3, [r7, #16]
 8007738:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800773c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	695b      	ldr	r3, [r3, #20]
 8007742:	011b      	lsls	r3, r3, #4
 8007744:	693a      	ldr	r2, [r7, #16]
 8007746:	4313      	orrs	r3, r2
 8007748:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	699b      	ldr	r3, [r3, #24]
 800774e:	011b      	lsls	r3, r3, #4
 8007750:	693a      	ldr	r2, [r7, #16]
 8007752:	4313      	orrs	r3, r2
 8007754:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	693a      	ldr	r2, [r7, #16]
 800775a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	68fa      	ldr	r2, [r7, #12]
 8007760:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	685a      	ldr	r2, [r3, #4]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	697a      	ldr	r2, [r7, #20]
 800776e:	621a      	str	r2, [r3, #32]
}
 8007770:	bf00      	nop
 8007772:	371c      	adds	r7, #28
 8007774:	46bd      	mov	sp, r7
 8007776:	bc80      	pop	{r7}
 8007778:	4770      	bx	lr
 800777a:	bf00      	nop
 800777c:	40012c00 	.word	0x40012c00

08007780 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007780:	b480      	push	{r7}
 8007782:	b087      	sub	sp, #28
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
 8007788:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6a1b      	ldr	r3, [r3, #32]
 800778e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6a1b      	ldr	r3, [r3, #32]
 8007794:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	69db      	ldr	r3, [r3, #28]
 80077a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	021b      	lsls	r3, r3, #8
 80077be:	68fa      	ldr	r2, [r7, #12]
 80077c0:	4313      	orrs	r3, r2
 80077c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80077c4:	693b      	ldr	r3, [r7, #16]
 80077c6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80077ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	031b      	lsls	r3, r3, #12
 80077d2:	693a      	ldr	r2, [r7, #16]
 80077d4:	4313      	orrs	r3, r2
 80077d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	4a0f      	ldr	r2, [pc, #60]	@ (8007818 <TIM_OC4_SetConfig+0x98>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d109      	bne.n	80077f4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80077e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	695b      	ldr	r3, [r3, #20]
 80077ec:	019b      	lsls	r3, r3, #6
 80077ee:	697a      	ldr	r2, [r7, #20]
 80077f0:	4313      	orrs	r3, r2
 80077f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	697a      	ldr	r2, [r7, #20]
 80077f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	68fa      	ldr	r2, [r7, #12]
 80077fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	685a      	ldr	r2, [r3, #4]
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	693a      	ldr	r2, [r7, #16]
 800780c:	621a      	str	r2, [r3, #32]
}
 800780e:	bf00      	nop
 8007810:	371c      	adds	r7, #28
 8007812:	46bd      	mov	sp, r7
 8007814:	bc80      	pop	{r7}
 8007816:	4770      	bx	lr
 8007818:	40012c00 	.word	0x40012c00

0800781c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800781c:	b480      	push	{r7}
 800781e:	b087      	sub	sp, #28
 8007820:	af00      	add	r7, sp, #0
 8007822:	60f8      	str	r0, [r7, #12]
 8007824:	60b9      	str	r1, [r7, #8]
 8007826:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	f003 031f 	and.w	r3, r3, #31
 800782e:	2201      	movs	r2, #1
 8007830:	fa02 f303 	lsl.w	r3, r2, r3
 8007834:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	6a1a      	ldr	r2, [r3, #32]
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	43db      	mvns	r3, r3
 800783e:	401a      	ands	r2, r3
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	6a1a      	ldr	r2, [r3, #32]
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	f003 031f 	and.w	r3, r3, #31
 800784e:	6879      	ldr	r1, [r7, #4]
 8007850:	fa01 f303 	lsl.w	r3, r1, r3
 8007854:	431a      	orrs	r2, r3
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	621a      	str	r2, [r3, #32]
}
 800785a:	bf00      	nop
 800785c:	371c      	adds	r7, #28
 800785e:	46bd      	mov	sp, r7
 8007860:	bc80      	pop	{r7}
 8007862:	4770      	bx	lr

08007864 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007864:	b480      	push	{r7}
 8007866:	b085      	sub	sp, #20
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
 800786c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007874:	2b01      	cmp	r3, #1
 8007876:	d101      	bne.n	800787c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007878:	2302      	movs	r3, #2
 800787a:	e046      	b.n	800790a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2201      	movs	r2, #1
 8007880:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2202      	movs	r2, #2
 8007888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	685b      	ldr	r3, [r3, #4]
 8007892:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	689b      	ldr	r3, [r3, #8]
 800789a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	68fa      	ldr	r2, [r7, #12]
 80078aa:	4313      	orrs	r3, r2
 80078ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	68fa      	ldr	r2, [r7, #12]
 80078b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a16      	ldr	r2, [pc, #88]	@ (8007914 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d00e      	beq.n	80078de <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078c8:	d009      	beq.n	80078de <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4a12      	ldr	r2, [pc, #72]	@ (8007918 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d004      	beq.n	80078de <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4a10      	ldr	r2, [pc, #64]	@ (800791c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d10c      	bne.n	80078f8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80078e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	68ba      	ldr	r2, [r7, #8]
 80078ec:	4313      	orrs	r3, r2
 80078ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	68ba      	ldr	r2, [r7, #8]
 80078f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2201      	movs	r2, #1
 80078fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2200      	movs	r2, #0
 8007904:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007908:	2300      	movs	r3, #0
}
 800790a:	4618      	mov	r0, r3
 800790c:	3714      	adds	r7, #20
 800790e:	46bd      	mov	sp, r7
 8007910:	bc80      	pop	{r7}
 8007912:	4770      	bx	lr
 8007914:	40012c00 	.word	0x40012c00
 8007918:	40000400 	.word	0x40000400
 800791c:	40000800 	.word	0x40000800

08007920 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007920:	b480      	push	{r7}
 8007922:	b085      	sub	sp, #20
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
 8007928:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800792a:	2300      	movs	r3, #0
 800792c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007934:	2b01      	cmp	r3, #1
 8007936:	d101      	bne.n	800793c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007938:	2302      	movs	r3, #2
 800793a:	e03d      	b.n	80079b8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2201      	movs	r2, #1
 8007940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	68db      	ldr	r3, [r3, #12]
 800794e:	4313      	orrs	r3, r2
 8007950:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	689b      	ldr	r3, [r3, #8]
 800795c:	4313      	orrs	r3, r2
 800795e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	4313      	orrs	r3, r2
 800796c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	4313      	orrs	r3, r2
 800797a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	691b      	ldr	r3, [r3, #16]
 8007986:	4313      	orrs	r3, r2
 8007988:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	695b      	ldr	r3, [r3, #20]
 8007994:	4313      	orrs	r3, r2
 8007996:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	69db      	ldr	r3, [r3, #28]
 80079a2:	4313      	orrs	r3, r2
 80079a4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	68fa      	ldr	r2, [r7, #12]
 80079ac:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2200      	movs	r2, #0
 80079b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80079b6:	2300      	movs	r3, #0
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3714      	adds	r7, #20
 80079bc:	46bd      	mov	sp, r7
 80079be:	bc80      	pop	{r7}
 80079c0:	4770      	bx	lr

080079c2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80079c2:	b580      	push	{r7, lr}
 80079c4:	b082      	sub	sp, #8
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d101      	bne.n	80079d4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80079d0:	2301      	movs	r3, #1
 80079d2:	e042      	b.n	8007a5a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079da:	b2db      	uxtb	r3, r3
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d106      	bne.n	80079ee <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80079e8:	6878      	ldr	r0, [r7, #4]
 80079ea:	f7fb f83f 	bl	8002a6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2224      	movs	r2, #36	@ 0x24
 80079f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	68da      	ldr	r2, [r3, #12]
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007a04:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f000 ff7a 	bl	8008900 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	691a      	ldr	r2, [r3, #16]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007a1a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	695a      	ldr	r2, [r3, #20]
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007a2a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	68da      	ldr	r2, [r3, #12]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007a3a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2220      	movs	r2, #32
 8007a46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2220      	movs	r2, #32
 8007a4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2200      	movs	r2, #0
 8007a56:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007a58:	2300      	movs	r3, #0
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3708      	adds	r7, #8
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}

08007a62 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a62:	b580      	push	{r7, lr}
 8007a64:	b08a      	sub	sp, #40	@ 0x28
 8007a66:	af02      	add	r7, sp, #8
 8007a68:	60f8      	str	r0, [r7, #12]
 8007a6a:	60b9      	str	r1, [r7, #8]
 8007a6c:	603b      	str	r3, [r7, #0]
 8007a6e:	4613      	mov	r3, r2
 8007a70:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007a72:	2300      	movs	r3, #0
 8007a74:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a7c:	b2db      	uxtb	r3, r3
 8007a7e:	2b20      	cmp	r3, #32
 8007a80:	d175      	bne.n	8007b6e <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d002      	beq.n	8007a8e <HAL_UART_Transmit+0x2c>
 8007a88:	88fb      	ldrh	r3, [r7, #6]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d101      	bne.n	8007a92 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007a8e:	2301      	movs	r3, #1
 8007a90:	e06e      	b.n	8007b70 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	2200      	movs	r2, #0
 8007a96:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2221      	movs	r2, #33	@ 0x21
 8007a9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007aa0:	f7fb f90a 	bl	8002cb8 <HAL_GetTick>
 8007aa4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	88fa      	ldrh	r2, [r7, #6]
 8007aaa:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	88fa      	ldrh	r2, [r7, #6]
 8007ab0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007aba:	d108      	bne.n	8007ace <HAL_UART_Transmit+0x6c>
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	691b      	ldr	r3, [r3, #16]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d104      	bne.n	8007ace <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	61bb      	str	r3, [r7, #24]
 8007acc:	e003      	b.n	8007ad6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007ad6:	e02e      	b.n	8007b36 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007ad8:	683b      	ldr	r3, [r7, #0]
 8007ada:	9300      	str	r3, [sp, #0]
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	2180      	movs	r1, #128	@ 0x80
 8007ae2:	68f8      	ldr	r0, [r7, #12]
 8007ae4:	f000 fc56 	bl	8008394 <UART_WaitOnFlagUntilTimeout>
 8007ae8:	4603      	mov	r3, r0
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d005      	beq.n	8007afa <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2220      	movs	r2, #32
 8007af2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007af6:	2303      	movs	r3, #3
 8007af8:	e03a      	b.n	8007b70 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007afa:	69fb      	ldr	r3, [r7, #28]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d10b      	bne.n	8007b18 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007b00:	69bb      	ldr	r3, [r7, #24]
 8007b02:	881b      	ldrh	r3, [r3, #0]
 8007b04:	461a      	mov	r2, r3
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007b0e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007b10:	69bb      	ldr	r3, [r7, #24]
 8007b12:	3302      	adds	r3, #2
 8007b14:	61bb      	str	r3, [r7, #24]
 8007b16:	e007      	b.n	8007b28 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007b18:	69fb      	ldr	r3, [r7, #28]
 8007b1a:	781a      	ldrb	r2, [r3, #0]
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007b22:	69fb      	ldr	r3, [r7, #28]
 8007b24:	3301      	adds	r3, #1
 8007b26:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007b2c:	b29b      	uxth	r3, r3
 8007b2e:	3b01      	subs	r3, #1
 8007b30:	b29a      	uxth	r2, r3
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007b3a:	b29b      	uxth	r3, r3
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d1cb      	bne.n	8007ad8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	9300      	str	r3, [sp, #0]
 8007b44:	697b      	ldr	r3, [r7, #20]
 8007b46:	2200      	movs	r2, #0
 8007b48:	2140      	movs	r1, #64	@ 0x40
 8007b4a:	68f8      	ldr	r0, [r7, #12]
 8007b4c:	f000 fc22 	bl	8008394 <UART_WaitOnFlagUntilTimeout>
 8007b50:	4603      	mov	r3, r0
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d005      	beq.n	8007b62 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2220      	movs	r2, #32
 8007b5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007b5e:	2303      	movs	r3, #3
 8007b60:	e006      	b.n	8007b70 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	2220      	movs	r2, #32
 8007b66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	e000      	b.n	8007b70 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007b6e:	2302      	movs	r3, #2
  }
}
 8007b70:	4618      	mov	r0, r3
 8007b72:	3720      	adds	r7, #32
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bd80      	pop	{r7, pc}

08007b78 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b08c      	sub	sp, #48	@ 0x30
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	60f8      	str	r0, [r7, #12]
 8007b80:	60b9      	str	r1, [r7, #8]
 8007b82:	4613      	mov	r3, r2
 8007b84:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007b8c:	b2db      	uxtb	r3, r3
 8007b8e:	2b20      	cmp	r3, #32
 8007b90:	d146      	bne.n	8007c20 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d002      	beq.n	8007b9e <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8007b98:	88fb      	ldrh	r3, [r7, #6]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d101      	bne.n	8007ba2 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	e03f      	b.n	8007c22 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	2201      	movs	r2, #1
 8007ba6:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	2200      	movs	r2, #0
 8007bac:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007bae:	88fb      	ldrh	r3, [r7, #6]
 8007bb0:	461a      	mov	r2, r3
 8007bb2:	68b9      	ldr	r1, [r7, #8]
 8007bb4:	68f8      	ldr	r0, [r7, #12]
 8007bb6:	f000 fc47 	bl	8008448 <UART_Start_Receive_DMA>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bc4:	2b01      	cmp	r3, #1
 8007bc6:	d125      	bne.n	8007c14 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007bc8:	2300      	movs	r3, #0
 8007bca:	613b      	str	r3, [r7, #16]
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	613b      	str	r3, [r7, #16]
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	685b      	ldr	r3, [r3, #4]
 8007bda:	613b      	str	r3, [r7, #16]
 8007bdc:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	330c      	adds	r3, #12
 8007be4:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007be6:	69bb      	ldr	r3, [r7, #24]
 8007be8:	e853 3f00 	ldrex	r3, [r3]
 8007bec:	617b      	str	r3, [r7, #20]
   return(result);
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	f043 0310 	orr.w	r3, r3, #16
 8007bf4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	330c      	adds	r3, #12
 8007bfc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007bfe:	627a      	str	r2, [r7, #36]	@ 0x24
 8007c00:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c02:	6a39      	ldr	r1, [r7, #32]
 8007c04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c06:	e841 2300 	strex	r3, r2, [r1]
 8007c0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c0c:	69fb      	ldr	r3, [r7, #28]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d1e5      	bne.n	8007bde <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8007c12:	e002      	b.n	8007c1a <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8007c14:	2301      	movs	r3, #1
 8007c16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8007c1a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007c1e:	e000      	b.n	8007c22 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8007c20:	2302      	movs	r3, #2
  }
}
 8007c22:	4618      	mov	r0, r3
 8007c24:	3730      	adds	r7, #48	@ 0x30
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}
	...

08007c2c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b0ba      	sub	sp, #232	@ 0xe8
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	68db      	ldr	r3, [r3, #12]
 8007c44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	695b      	ldr	r3, [r3, #20]
 8007c4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007c52:	2300      	movs	r3, #0
 8007c54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007c5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c62:	f003 030f 	and.w	r3, r3, #15
 8007c66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007c6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d10f      	bne.n	8007c92 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007c72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c76:	f003 0320 	and.w	r3, r3, #32
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d009      	beq.n	8007c92 <HAL_UART_IRQHandler+0x66>
 8007c7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c82:	f003 0320 	and.w	r3, r3, #32
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d003      	beq.n	8007c92 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f000 fd7a 	bl	8008784 <UART_Receive_IT>
      return;
 8007c90:	e25b      	b.n	800814a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007c92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	f000 80de 	beq.w	8007e58 <HAL_UART_IRQHandler+0x22c>
 8007c9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ca0:	f003 0301 	and.w	r3, r3, #1
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d106      	bne.n	8007cb6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007ca8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cac:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	f000 80d1 	beq.w	8007e58 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007cb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cba:	f003 0301 	and.w	r3, r3, #1
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d00b      	beq.n	8007cda <HAL_UART_IRQHandler+0xae>
 8007cc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d005      	beq.n	8007cda <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cd2:	f043 0201 	orr.w	r2, r3, #1
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007cda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cde:	f003 0304 	and.w	r3, r3, #4
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d00b      	beq.n	8007cfe <HAL_UART_IRQHandler+0xd2>
 8007ce6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007cea:	f003 0301 	and.w	r3, r3, #1
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d005      	beq.n	8007cfe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cf6:	f043 0202 	orr.w	r2, r3, #2
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007cfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d02:	f003 0302 	and.w	r3, r3, #2
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d00b      	beq.n	8007d22 <HAL_UART_IRQHandler+0xf6>
 8007d0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d0e:	f003 0301 	and.w	r3, r3, #1
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d005      	beq.n	8007d22 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d1a:	f043 0204 	orr.w	r2, r3, #4
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007d22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d26:	f003 0308 	and.w	r3, r3, #8
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d011      	beq.n	8007d52 <HAL_UART_IRQHandler+0x126>
 8007d2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d32:	f003 0320 	and.w	r3, r3, #32
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d105      	bne.n	8007d46 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007d3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d3e:	f003 0301 	and.w	r3, r3, #1
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d005      	beq.n	8007d52 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d4a:	f043 0208 	orr.w	r2, r3, #8
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	f000 81f2 	beq.w	8008140 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007d5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d60:	f003 0320 	and.w	r3, r3, #32
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d008      	beq.n	8007d7a <HAL_UART_IRQHandler+0x14e>
 8007d68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d6c:	f003 0320 	and.w	r3, r3, #32
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d002      	beq.n	8007d7a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f000 fd05 	bl	8008784 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	695b      	ldr	r3, [r3, #20]
 8007d80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	bf14      	ite	ne
 8007d88:	2301      	movne	r3, #1
 8007d8a:	2300      	moveq	r3, #0
 8007d8c:	b2db      	uxtb	r3, r3
 8007d8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d96:	f003 0308 	and.w	r3, r3, #8
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d103      	bne.n	8007da6 <HAL_UART_IRQHandler+0x17a>
 8007d9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d04f      	beq.n	8007e46 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	f000 fc0f 	bl	80085ca <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	695b      	ldr	r3, [r3, #20]
 8007db2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d041      	beq.n	8007e3e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	3314      	adds	r3, #20
 8007dc0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007dc8:	e853 3f00 	ldrex	r3, [r3]
 8007dcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007dd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007dd4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007dd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	3314      	adds	r3, #20
 8007de2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007de6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007dea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007df2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007df6:	e841 2300 	strex	r3, r2, [r1]
 8007dfa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007dfe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d1d9      	bne.n	8007dba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d013      	beq.n	8007e36 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e12:	4a7e      	ldr	r2, [pc, #504]	@ (800800c <HAL_UART_IRQHandler+0x3e0>)
 8007e14:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f7fb fb90 	bl	8003540 <HAL_DMA_Abort_IT>
 8007e20:	4603      	mov	r3, r0
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d016      	beq.n	8007e54 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e2c:	687a      	ldr	r2, [r7, #4]
 8007e2e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007e30:	4610      	mov	r0, r2
 8007e32:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e34:	e00e      	b.n	8007e54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f000 f9a5 	bl	8008186 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e3c:	e00a      	b.n	8007e54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f000 f9a1 	bl	8008186 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e44:	e006      	b.n	8007e54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f000 f99d 	bl	8008186 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007e52:	e175      	b.n	8008140 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e54:	bf00      	nop
    return;
 8007e56:	e173      	b.n	8008140 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e5c:	2b01      	cmp	r3, #1
 8007e5e:	f040 814f 	bne.w	8008100 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007e62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e66:	f003 0310 	and.w	r3, r3, #16
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	f000 8148 	beq.w	8008100 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007e70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e74:	f003 0310 	and.w	r3, r3, #16
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	f000 8141 	beq.w	8008100 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007e7e:	2300      	movs	r3, #0
 8007e80:	60bb      	str	r3, [r7, #8]
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	60bb      	str	r3, [r7, #8]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	60bb      	str	r3, [r7, #8]
 8007e92:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	695b      	ldr	r3, [r3, #20]
 8007e9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	f000 80b6 	beq.w	8008010 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	685b      	ldr	r3, [r3, #4]
 8007eac:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007eb0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	f000 8145 	beq.w	8008144 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007ebe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	f080 813e 	bcs.w	8008144 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007ece:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ed4:	699b      	ldr	r3, [r3, #24]
 8007ed6:	2b20      	cmp	r3, #32
 8007ed8:	f000 8088 	beq.w	8007fec <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	330c      	adds	r3, #12
 8007ee2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ee6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007eea:	e853 3f00 	ldrex	r3, [r3]
 8007eee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007ef2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007ef6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007efa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	330c      	adds	r3, #12
 8007f04:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007f08:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007f0c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f10:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007f14:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007f18:	e841 2300 	strex	r3, r2, [r1]
 8007f1c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007f20:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d1d9      	bne.n	8007edc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	3314      	adds	r3, #20
 8007f2e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007f32:	e853 3f00 	ldrex	r3, [r3]
 8007f36:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007f38:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007f3a:	f023 0301 	bic.w	r3, r3, #1
 8007f3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	3314      	adds	r3, #20
 8007f48:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007f4c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007f50:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f52:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007f54:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007f58:	e841 2300 	strex	r3, r2, [r1]
 8007f5c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007f5e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d1e1      	bne.n	8007f28 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	3314      	adds	r3, #20
 8007f6a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f6c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007f6e:	e853 3f00 	ldrex	r3, [r3]
 8007f72:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007f74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007f76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	3314      	adds	r3, #20
 8007f84:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007f88:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007f8a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f8c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007f8e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007f90:	e841 2300 	strex	r3, r2, [r1]
 8007f94:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007f96:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d1e3      	bne.n	8007f64 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2220      	movs	r2, #32
 8007fa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	330c      	adds	r3, #12
 8007fb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fb4:	e853 3f00 	ldrex	r3, [r3]
 8007fb8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007fba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fbc:	f023 0310 	bic.w	r3, r3, #16
 8007fc0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	330c      	adds	r3, #12
 8007fca:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007fce:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007fd0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007fd4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007fd6:	e841 2300 	strex	r3, r2, [r1]
 8007fda:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007fdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d1e3      	bne.n	8007faa <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	f7fb fa6e 	bl	80034c8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2202      	movs	r2, #2
 8007ff0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	1ad3      	subs	r3, r2, r3
 8007ffe:	b29b      	uxth	r3, r3
 8008000:	4619      	mov	r1, r3
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f7f9 fbec 	bl	80017e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008008:	e09c      	b.n	8008144 <HAL_UART_IRQHandler+0x518>
 800800a:	bf00      	nop
 800800c:	0800868f 	.word	0x0800868f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008018:	b29b      	uxth	r3, r3
 800801a:	1ad3      	subs	r3, r2, r3
 800801c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008024:	b29b      	uxth	r3, r3
 8008026:	2b00      	cmp	r3, #0
 8008028:	f000 808e 	beq.w	8008148 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800802c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008030:	2b00      	cmp	r3, #0
 8008032:	f000 8089 	beq.w	8008148 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	330c      	adds	r3, #12
 800803c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800803e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008040:	e853 3f00 	ldrex	r3, [r3]
 8008044:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008046:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008048:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800804c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	330c      	adds	r3, #12
 8008056:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800805a:	647a      	str	r2, [r7, #68]	@ 0x44
 800805c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800805e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008060:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008062:	e841 2300 	strex	r3, r2, [r1]
 8008066:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008068:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800806a:	2b00      	cmp	r3, #0
 800806c:	d1e3      	bne.n	8008036 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	3314      	adds	r3, #20
 8008074:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008078:	e853 3f00 	ldrex	r3, [r3]
 800807c:	623b      	str	r3, [r7, #32]
   return(result);
 800807e:	6a3b      	ldr	r3, [r7, #32]
 8008080:	f023 0301 	bic.w	r3, r3, #1
 8008084:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	3314      	adds	r3, #20
 800808e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008092:	633a      	str	r2, [r7, #48]	@ 0x30
 8008094:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008096:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008098:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800809a:	e841 2300 	strex	r3, r2, [r1]
 800809e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80080a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d1e3      	bne.n	800806e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2220      	movs	r2, #32
 80080aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2200      	movs	r2, #0
 80080b2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	330c      	adds	r3, #12
 80080ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080bc:	693b      	ldr	r3, [r7, #16]
 80080be:	e853 3f00 	ldrex	r3, [r3]
 80080c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	f023 0310 	bic.w	r3, r3, #16
 80080ca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	330c      	adds	r3, #12
 80080d4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80080d8:	61fa      	str	r2, [r7, #28]
 80080da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080dc:	69b9      	ldr	r1, [r7, #24]
 80080de:	69fa      	ldr	r2, [r7, #28]
 80080e0:	e841 2300 	strex	r3, r2, [r1]
 80080e4:	617b      	str	r3, [r7, #20]
   return(result);
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d1e3      	bne.n	80080b4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2202      	movs	r2, #2
 80080f0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80080f2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80080f6:	4619      	mov	r1, r3
 80080f8:	6878      	ldr	r0, [r7, #4]
 80080fa:	f7f9 fb71 	bl	80017e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80080fe:	e023      	b.n	8008148 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008100:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008104:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008108:	2b00      	cmp	r3, #0
 800810a:	d009      	beq.n	8008120 <HAL_UART_IRQHandler+0x4f4>
 800810c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008110:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008114:	2b00      	cmp	r3, #0
 8008116:	d003      	beq.n	8008120 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f000 facc 	bl	80086b6 <UART_Transmit_IT>
    return;
 800811e:	e014      	b.n	800814a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008124:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008128:	2b00      	cmp	r3, #0
 800812a:	d00e      	beq.n	800814a <HAL_UART_IRQHandler+0x51e>
 800812c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008130:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008134:	2b00      	cmp	r3, #0
 8008136:	d008      	beq.n	800814a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008138:	6878      	ldr	r0, [r7, #4]
 800813a:	f000 fb0b 	bl	8008754 <UART_EndTransmit_IT>
    return;
 800813e:	e004      	b.n	800814a <HAL_UART_IRQHandler+0x51e>
    return;
 8008140:	bf00      	nop
 8008142:	e002      	b.n	800814a <HAL_UART_IRQHandler+0x51e>
      return;
 8008144:	bf00      	nop
 8008146:	e000      	b.n	800814a <HAL_UART_IRQHandler+0x51e>
      return;
 8008148:	bf00      	nop
  }
}
 800814a:	37e8      	adds	r7, #232	@ 0xe8
 800814c:	46bd      	mov	sp, r7
 800814e:	bd80      	pop	{r7, pc}

08008150 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008150:	b480      	push	{r7}
 8008152:	b083      	sub	sp, #12
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008158:	bf00      	nop
 800815a:	370c      	adds	r7, #12
 800815c:	46bd      	mov	sp, r7
 800815e:	bc80      	pop	{r7}
 8008160:	4770      	bx	lr

08008162 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008162:	b480      	push	{r7}
 8008164:	b083      	sub	sp, #12
 8008166:	af00      	add	r7, sp, #0
 8008168:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800816a:	bf00      	nop
 800816c:	370c      	adds	r7, #12
 800816e:	46bd      	mov	sp, r7
 8008170:	bc80      	pop	{r7}
 8008172:	4770      	bx	lr

08008174 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008174:	b480      	push	{r7}
 8008176:	b083      	sub	sp, #12
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800817c:	bf00      	nop
 800817e:	370c      	adds	r7, #12
 8008180:	46bd      	mov	sp, r7
 8008182:	bc80      	pop	{r7}
 8008184:	4770      	bx	lr

08008186 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008186:	b480      	push	{r7}
 8008188:	b083      	sub	sp, #12
 800818a:	af00      	add	r7, sp, #0
 800818c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800818e:	bf00      	nop
 8008190:	370c      	adds	r7, #12
 8008192:	46bd      	mov	sp, r7
 8008194:	bc80      	pop	{r7}
 8008196:	4770      	bx	lr

08008198 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b09c      	sub	sp, #112	@ 0x70
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081a4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f003 0320 	and.w	r3, r3, #32
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d172      	bne.n	800829a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80081b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80081b6:	2200      	movs	r2, #0
 80081b8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80081ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	330c      	adds	r3, #12
 80081c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081c4:	e853 3f00 	ldrex	r3, [r3]
 80081c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80081ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80081d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80081d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	330c      	adds	r3, #12
 80081d8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80081da:	65ba      	str	r2, [r7, #88]	@ 0x58
 80081dc:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081de:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80081e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80081e2:	e841 2300 	strex	r3, r2, [r1]
 80081e6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80081e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d1e5      	bne.n	80081ba <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	3314      	adds	r3, #20
 80081f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081f8:	e853 3f00 	ldrex	r3, [r3]
 80081fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80081fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008200:	f023 0301 	bic.w	r3, r3, #1
 8008204:	667b      	str	r3, [r7, #100]	@ 0x64
 8008206:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	3314      	adds	r3, #20
 800820c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800820e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008210:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008212:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008214:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008216:	e841 2300 	strex	r3, r2, [r1]
 800821a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800821c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800821e:	2b00      	cmp	r3, #0
 8008220:	d1e5      	bne.n	80081ee <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008222:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	3314      	adds	r3, #20
 8008228:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800822a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800822c:	e853 3f00 	ldrex	r3, [r3]
 8008230:	623b      	str	r3, [r7, #32]
   return(result);
 8008232:	6a3b      	ldr	r3, [r7, #32]
 8008234:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008238:	663b      	str	r3, [r7, #96]	@ 0x60
 800823a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	3314      	adds	r3, #20
 8008240:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008242:	633a      	str	r2, [r7, #48]	@ 0x30
 8008244:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008246:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008248:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800824a:	e841 2300 	strex	r3, r2, [r1]
 800824e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008252:	2b00      	cmp	r3, #0
 8008254:	d1e5      	bne.n	8008222 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008256:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008258:	2220      	movs	r2, #32
 800825a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800825e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008262:	2b01      	cmp	r3, #1
 8008264:	d119      	bne.n	800829a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008266:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	330c      	adds	r3, #12
 800826c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	e853 3f00 	ldrex	r3, [r3]
 8008274:	60fb      	str	r3, [r7, #12]
   return(result);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	f023 0310 	bic.w	r3, r3, #16
 800827c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800827e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	330c      	adds	r3, #12
 8008284:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008286:	61fa      	str	r2, [r7, #28]
 8008288:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800828a:	69b9      	ldr	r1, [r7, #24]
 800828c:	69fa      	ldr	r2, [r7, #28]
 800828e:	e841 2300 	strex	r3, r2, [r1]
 8008292:	617b      	str	r3, [r7, #20]
   return(result);
 8008294:	697b      	ldr	r3, [r7, #20]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d1e5      	bne.n	8008266 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800829a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800829c:	2200      	movs	r2, #0
 800829e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80082a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	d106      	bne.n	80082b6 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80082a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80082aa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80082ac:	4619      	mov	r1, r3
 80082ae:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80082b0:	f7f9 fa96 	bl	80017e0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80082b4:	e002      	b.n	80082bc <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80082b6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80082b8:	f7ff ff53 	bl	8008162 <HAL_UART_RxCpltCallback>
}
 80082bc:	bf00      	nop
 80082be:	3770      	adds	r7, #112	@ 0x70
 80082c0:	46bd      	mov	sp, r7
 80082c2:	bd80      	pop	{r7, pc}

080082c4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b084      	sub	sp, #16
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082d0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	2201      	movs	r2, #1
 80082d6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d108      	bne.n	80082f2 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80082e4:	085b      	lsrs	r3, r3, #1
 80082e6:	b29b      	uxth	r3, r3
 80082e8:	4619      	mov	r1, r3
 80082ea:	68f8      	ldr	r0, [r7, #12]
 80082ec:	f7f9 fa78 	bl	80017e0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80082f0:	e002      	b.n	80082f8 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80082f2:	68f8      	ldr	r0, [r7, #12]
 80082f4:	f7ff ff3e 	bl	8008174 <HAL_UART_RxHalfCpltCallback>
}
 80082f8:	bf00      	nop
 80082fa:	3710      	adds	r7, #16
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bd80      	pop	{r7, pc}

08008300 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b084      	sub	sp, #16
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008308:	2300      	movs	r3, #0
 800830a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008310:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008312:	68bb      	ldr	r3, [r7, #8]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	695b      	ldr	r3, [r3, #20]
 8008318:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800831c:	2b00      	cmp	r3, #0
 800831e:	bf14      	ite	ne
 8008320:	2301      	movne	r3, #1
 8008322:	2300      	moveq	r3, #0
 8008324:	b2db      	uxtb	r3, r3
 8008326:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800832e:	b2db      	uxtb	r3, r3
 8008330:	2b21      	cmp	r3, #33	@ 0x21
 8008332:	d108      	bne.n	8008346 <UART_DMAError+0x46>
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d005      	beq.n	8008346 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800833a:	68bb      	ldr	r3, [r7, #8]
 800833c:	2200      	movs	r2, #0
 800833e:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8008340:	68b8      	ldr	r0, [r7, #8]
 8008342:	f000 f91b 	bl	800857c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	695b      	ldr	r3, [r3, #20]
 800834c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008350:	2b00      	cmp	r3, #0
 8008352:	bf14      	ite	ne
 8008354:	2301      	movne	r3, #1
 8008356:	2300      	moveq	r3, #0
 8008358:	b2db      	uxtb	r3, r3
 800835a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008362:	b2db      	uxtb	r3, r3
 8008364:	2b22      	cmp	r3, #34	@ 0x22
 8008366:	d108      	bne.n	800837a <UART_DMAError+0x7a>
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d005      	beq.n	800837a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	2200      	movs	r2, #0
 8008372:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8008374:	68b8      	ldr	r0, [r7, #8]
 8008376:	f000 f928 	bl	80085ca <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800837e:	f043 0210 	orr.w	r2, r3, #16
 8008382:	68bb      	ldr	r3, [r7, #8]
 8008384:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008386:	68b8      	ldr	r0, [r7, #8]
 8008388:	f7ff fefd 	bl	8008186 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800838c:	bf00      	nop
 800838e:	3710      	adds	r7, #16
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}

08008394 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b086      	sub	sp, #24
 8008398:	af00      	add	r7, sp, #0
 800839a:	60f8      	str	r0, [r7, #12]
 800839c:	60b9      	str	r1, [r7, #8]
 800839e:	603b      	str	r3, [r7, #0]
 80083a0:	4613      	mov	r3, r2
 80083a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083a4:	e03b      	b.n	800841e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083a6:	6a3b      	ldr	r3, [r7, #32]
 80083a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083ac:	d037      	beq.n	800841e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083ae:	f7fa fc83 	bl	8002cb8 <HAL_GetTick>
 80083b2:	4602      	mov	r2, r0
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	1ad3      	subs	r3, r2, r3
 80083b8:	6a3a      	ldr	r2, [r7, #32]
 80083ba:	429a      	cmp	r2, r3
 80083bc:	d302      	bcc.n	80083c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80083be:	6a3b      	ldr	r3, [r7, #32]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d101      	bne.n	80083c8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80083c4:	2303      	movs	r3, #3
 80083c6:	e03a      	b.n	800843e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	68db      	ldr	r3, [r3, #12]
 80083ce:	f003 0304 	and.w	r3, r3, #4
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d023      	beq.n	800841e <UART_WaitOnFlagUntilTimeout+0x8a>
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	2b80      	cmp	r3, #128	@ 0x80
 80083da:	d020      	beq.n	800841e <UART_WaitOnFlagUntilTimeout+0x8a>
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	2b40      	cmp	r3, #64	@ 0x40
 80083e0:	d01d      	beq.n	800841e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f003 0308 	and.w	r3, r3, #8
 80083ec:	2b08      	cmp	r3, #8
 80083ee:	d116      	bne.n	800841e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80083f0:	2300      	movs	r3, #0
 80083f2:	617b      	str	r3, [r7, #20]
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	617b      	str	r3, [r7, #20]
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	617b      	str	r3, [r7, #20]
 8008404:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008406:	68f8      	ldr	r0, [r7, #12]
 8008408:	f000 f8df 	bl	80085ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	2208      	movs	r2, #8
 8008410:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	2200      	movs	r2, #0
 8008416:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800841a:	2301      	movs	r3, #1
 800841c:	e00f      	b.n	800843e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	681a      	ldr	r2, [r3, #0]
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	4013      	ands	r3, r2
 8008428:	68ba      	ldr	r2, [r7, #8]
 800842a:	429a      	cmp	r2, r3
 800842c:	bf0c      	ite	eq
 800842e:	2301      	moveq	r3, #1
 8008430:	2300      	movne	r3, #0
 8008432:	b2db      	uxtb	r3, r3
 8008434:	461a      	mov	r2, r3
 8008436:	79fb      	ldrb	r3, [r7, #7]
 8008438:	429a      	cmp	r2, r3
 800843a:	d0b4      	beq.n	80083a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800843c:	2300      	movs	r3, #0
}
 800843e:	4618      	mov	r0, r3
 8008440:	3718      	adds	r7, #24
 8008442:	46bd      	mov	sp, r7
 8008444:	bd80      	pop	{r7, pc}
	...

08008448 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b098      	sub	sp, #96	@ 0x60
 800844c:	af00      	add	r7, sp, #0
 800844e:	60f8      	str	r0, [r7, #12]
 8008450:	60b9      	str	r1, [r7, #8]
 8008452:	4613      	mov	r3, r2
 8008454:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008456:	68ba      	ldr	r2, [r7, #8]
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	88fa      	ldrh	r2, [r7, #6]
 8008460:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2200      	movs	r2, #0
 8008466:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	2222      	movs	r2, #34	@ 0x22
 800846c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008474:	4a3e      	ldr	r2, [pc, #248]	@ (8008570 <UART_Start_Receive_DMA+0x128>)
 8008476:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800847c:	4a3d      	ldr	r2, [pc, #244]	@ (8008574 <UART_Start_Receive_DMA+0x12c>)
 800847e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008484:	4a3c      	ldr	r2, [pc, #240]	@ (8008578 <UART_Start_Receive_DMA+0x130>)
 8008486:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800848c:	2200      	movs	r2, #0
 800848e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008490:	f107 0308 	add.w	r3, r7, #8
 8008494:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	3304      	adds	r3, #4
 80084a0:	4619      	mov	r1, r3
 80084a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084a4:	681a      	ldr	r2, [r3, #0]
 80084a6:	88fb      	ldrh	r3, [r7, #6]
 80084a8:	f7fa ffae 	bl	8003408 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80084ac:	2300      	movs	r3, #0
 80084ae:	613b      	str	r3, [r7, #16]
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	613b      	str	r3, [r7, #16]
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	685b      	ldr	r3, [r3, #4]
 80084be:	613b      	str	r3, [r7, #16]
 80084c0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	691b      	ldr	r3, [r3, #16]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d019      	beq.n	80084fe <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	330c      	adds	r3, #12
 80084d0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084d4:	e853 3f00 	ldrex	r3, [r3]
 80084d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80084da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80084e0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	330c      	adds	r3, #12
 80084e8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80084ea:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80084ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ee:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80084f0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80084f2:	e841 2300 	strex	r3, r2, [r1]
 80084f6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80084f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d1e5      	bne.n	80084ca <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	3314      	adds	r3, #20
 8008504:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008508:	e853 3f00 	ldrex	r3, [r3]
 800850c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800850e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008510:	f043 0301 	orr.w	r3, r3, #1
 8008514:	657b      	str	r3, [r7, #84]	@ 0x54
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	3314      	adds	r3, #20
 800851c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800851e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8008520:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008522:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008524:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008526:	e841 2300 	strex	r3, r2, [r1]
 800852a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800852c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800852e:	2b00      	cmp	r3, #0
 8008530:	d1e5      	bne.n	80084fe <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	3314      	adds	r3, #20
 8008538:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800853a:	69bb      	ldr	r3, [r7, #24]
 800853c:	e853 3f00 	ldrex	r3, [r3]
 8008540:	617b      	str	r3, [r7, #20]
   return(result);
 8008542:	697b      	ldr	r3, [r7, #20]
 8008544:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008548:	653b      	str	r3, [r7, #80]	@ 0x50
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	3314      	adds	r3, #20
 8008550:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008552:	627a      	str	r2, [r7, #36]	@ 0x24
 8008554:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008556:	6a39      	ldr	r1, [r7, #32]
 8008558:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800855a:	e841 2300 	strex	r3, r2, [r1]
 800855e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008560:	69fb      	ldr	r3, [r7, #28]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d1e5      	bne.n	8008532 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8008566:	2300      	movs	r3, #0
}
 8008568:	4618      	mov	r0, r3
 800856a:	3760      	adds	r7, #96	@ 0x60
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}
 8008570:	08008199 	.word	0x08008199
 8008574:	080082c5 	.word	0x080082c5
 8008578:	08008301 	.word	0x08008301

0800857c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800857c:	b480      	push	{r7}
 800857e:	b089      	sub	sp, #36	@ 0x24
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	330c      	adds	r3, #12
 800858a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	e853 3f00 	ldrex	r3, [r3]
 8008592:	60bb      	str	r3, [r7, #8]
   return(result);
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800859a:	61fb      	str	r3, [r7, #28]
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	330c      	adds	r3, #12
 80085a2:	69fa      	ldr	r2, [r7, #28]
 80085a4:	61ba      	str	r2, [r7, #24]
 80085a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085a8:	6979      	ldr	r1, [r7, #20]
 80085aa:	69ba      	ldr	r2, [r7, #24]
 80085ac:	e841 2300 	strex	r3, r2, [r1]
 80085b0:	613b      	str	r3, [r7, #16]
   return(result);
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d1e5      	bne.n	8008584 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2220      	movs	r2, #32
 80085bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80085c0:	bf00      	nop
 80085c2:	3724      	adds	r7, #36	@ 0x24
 80085c4:	46bd      	mov	sp, r7
 80085c6:	bc80      	pop	{r7}
 80085c8:	4770      	bx	lr

080085ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80085ca:	b480      	push	{r7}
 80085cc:	b095      	sub	sp, #84	@ 0x54
 80085ce:	af00      	add	r7, sp, #0
 80085d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	330c      	adds	r3, #12
 80085d8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085dc:	e853 3f00 	ldrex	r3, [r3]
 80085e0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80085e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80085e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	330c      	adds	r3, #12
 80085f0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80085f2:	643a      	str	r2, [r7, #64]	@ 0x40
 80085f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80085f8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80085fa:	e841 2300 	strex	r3, r2, [r1]
 80085fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008602:	2b00      	cmp	r3, #0
 8008604:	d1e5      	bne.n	80085d2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	3314      	adds	r3, #20
 800860c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800860e:	6a3b      	ldr	r3, [r7, #32]
 8008610:	e853 3f00 	ldrex	r3, [r3]
 8008614:	61fb      	str	r3, [r7, #28]
   return(result);
 8008616:	69fb      	ldr	r3, [r7, #28]
 8008618:	f023 0301 	bic.w	r3, r3, #1
 800861c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	3314      	adds	r3, #20
 8008624:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008626:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008628:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800862a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800862c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800862e:	e841 2300 	strex	r3, r2, [r1]
 8008632:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008636:	2b00      	cmp	r3, #0
 8008638:	d1e5      	bne.n	8008606 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800863e:	2b01      	cmp	r3, #1
 8008640:	d119      	bne.n	8008676 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	330c      	adds	r3, #12
 8008648:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	e853 3f00 	ldrex	r3, [r3]
 8008650:	60bb      	str	r3, [r7, #8]
   return(result);
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	f023 0310 	bic.w	r3, r3, #16
 8008658:	647b      	str	r3, [r7, #68]	@ 0x44
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	330c      	adds	r3, #12
 8008660:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008662:	61ba      	str	r2, [r7, #24]
 8008664:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008666:	6979      	ldr	r1, [r7, #20]
 8008668:	69ba      	ldr	r2, [r7, #24]
 800866a:	e841 2300 	strex	r3, r2, [r1]
 800866e:	613b      	str	r3, [r7, #16]
   return(result);
 8008670:	693b      	ldr	r3, [r7, #16]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d1e5      	bne.n	8008642 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2220      	movs	r2, #32
 800867a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2200      	movs	r2, #0
 8008682:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008684:	bf00      	nop
 8008686:	3754      	adds	r7, #84	@ 0x54
 8008688:	46bd      	mov	sp, r7
 800868a:	bc80      	pop	{r7}
 800868c:	4770      	bx	lr

0800868e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800868e:	b580      	push	{r7, lr}
 8008690:	b084      	sub	sp, #16
 8008692:	af00      	add	r7, sp, #0
 8008694:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800869a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	2200      	movs	r2, #0
 80086a0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	2200      	movs	r2, #0
 80086a6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80086a8:	68f8      	ldr	r0, [r7, #12]
 80086aa:	f7ff fd6c 	bl	8008186 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80086ae:	bf00      	nop
 80086b0:	3710      	adds	r7, #16
 80086b2:	46bd      	mov	sp, r7
 80086b4:	bd80      	pop	{r7, pc}

080086b6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80086b6:	b480      	push	{r7}
 80086b8:	b085      	sub	sp, #20
 80086ba:	af00      	add	r7, sp, #0
 80086bc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80086c4:	b2db      	uxtb	r3, r3
 80086c6:	2b21      	cmp	r3, #33	@ 0x21
 80086c8:	d13e      	bne.n	8008748 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	689b      	ldr	r3, [r3, #8]
 80086ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086d2:	d114      	bne.n	80086fe <UART_Transmit_IT+0x48>
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	691b      	ldr	r3, [r3, #16]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d110      	bne.n	80086fe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6a1b      	ldr	r3, [r3, #32]
 80086e0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	881b      	ldrh	r3, [r3, #0]
 80086e6:	461a      	mov	r2, r3
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80086f0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6a1b      	ldr	r3, [r3, #32]
 80086f6:	1c9a      	adds	r2, r3, #2
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	621a      	str	r2, [r3, #32]
 80086fc:	e008      	b.n	8008710 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6a1b      	ldr	r3, [r3, #32]
 8008702:	1c59      	adds	r1, r3, #1
 8008704:	687a      	ldr	r2, [r7, #4]
 8008706:	6211      	str	r1, [r2, #32]
 8008708:	781a      	ldrb	r2, [r3, #0]
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008714:	b29b      	uxth	r3, r3
 8008716:	3b01      	subs	r3, #1
 8008718:	b29b      	uxth	r3, r3
 800871a:	687a      	ldr	r2, [r7, #4]
 800871c:	4619      	mov	r1, r3
 800871e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008720:	2b00      	cmp	r3, #0
 8008722:	d10f      	bne.n	8008744 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	68da      	ldr	r2, [r3, #12]
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008732:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	68da      	ldr	r2, [r3, #12]
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008742:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008744:	2300      	movs	r3, #0
 8008746:	e000      	b.n	800874a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008748:	2302      	movs	r3, #2
  }
}
 800874a:	4618      	mov	r0, r3
 800874c:	3714      	adds	r7, #20
 800874e:	46bd      	mov	sp, r7
 8008750:	bc80      	pop	{r7}
 8008752:	4770      	bx	lr

08008754 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b082      	sub	sp, #8
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	68da      	ldr	r2, [r3, #12]
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800876a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2220      	movs	r2, #32
 8008770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f7ff fceb 	bl	8008150 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800877a:	2300      	movs	r3, #0
}
 800877c:	4618      	mov	r0, r3
 800877e:	3708      	adds	r7, #8
 8008780:	46bd      	mov	sp, r7
 8008782:	bd80      	pop	{r7, pc}

08008784 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b08c      	sub	sp, #48	@ 0x30
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008792:	b2db      	uxtb	r3, r3
 8008794:	2b22      	cmp	r3, #34	@ 0x22
 8008796:	f040 80ae 	bne.w	80088f6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	689b      	ldr	r3, [r3, #8]
 800879e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087a2:	d117      	bne.n	80087d4 <UART_Receive_IT+0x50>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	691b      	ldr	r3, [r3, #16]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d113      	bne.n	80087d4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80087ac:	2300      	movs	r3, #0
 80087ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087b4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	685b      	ldr	r3, [r3, #4]
 80087bc:	b29b      	uxth	r3, r3
 80087be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087c2:	b29a      	uxth	r2, r3
 80087c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087c6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087cc:	1c9a      	adds	r2, r3, #2
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	629a      	str	r2, [r3, #40]	@ 0x28
 80087d2:	e026      	b.n	8008822 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80087da:	2300      	movs	r3, #0
 80087dc:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	689b      	ldr	r3, [r3, #8]
 80087e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087e6:	d007      	beq.n	80087f8 <UART_Receive_IT+0x74>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	689b      	ldr	r3, [r3, #8]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d10a      	bne.n	8008806 <UART_Receive_IT+0x82>
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	691b      	ldr	r3, [r3, #16]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d106      	bne.n	8008806 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	685b      	ldr	r3, [r3, #4]
 80087fe:	b2da      	uxtb	r2, r3
 8008800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008802:	701a      	strb	r2, [r3, #0]
 8008804:	e008      	b.n	8008818 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	685b      	ldr	r3, [r3, #4]
 800880c:	b2db      	uxtb	r3, r3
 800880e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008812:	b2da      	uxtb	r2, r3
 8008814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008816:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800881c:	1c5a      	adds	r2, r3, #1
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008826:	b29b      	uxth	r3, r3
 8008828:	3b01      	subs	r3, #1
 800882a:	b29b      	uxth	r3, r3
 800882c:	687a      	ldr	r2, [r7, #4]
 800882e:	4619      	mov	r1, r3
 8008830:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008832:	2b00      	cmp	r3, #0
 8008834:	d15d      	bne.n	80088f2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	68da      	ldr	r2, [r3, #12]
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f022 0220 	bic.w	r2, r2, #32
 8008844:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	68da      	ldr	r2, [r3, #12]
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008854:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	695a      	ldr	r2, [r3, #20]
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f022 0201 	bic.w	r2, r2, #1
 8008864:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2220      	movs	r2, #32
 800886a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2200      	movs	r2, #0
 8008872:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008878:	2b01      	cmp	r3, #1
 800887a:	d135      	bne.n	80088e8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2200      	movs	r2, #0
 8008880:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	330c      	adds	r3, #12
 8008888:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800888a:	697b      	ldr	r3, [r7, #20]
 800888c:	e853 3f00 	ldrex	r3, [r3]
 8008890:	613b      	str	r3, [r7, #16]
   return(result);
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	f023 0310 	bic.w	r3, r3, #16
 8008898:	627b      	str	r3, [r7, #36]	@ 0x24
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	330c      	adds	r3, #12
 80088a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088a2:	623a      	str	r2, [r7, #32]
 80088a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088a6:	69f9      	ldr	r1, [r7, #28]
 80088a8:	6a3a      	ldr	r2, [r7, #32]
 80088aa:	e841 2300 	strex	r3, r2, [r1]
 80088ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80088b0:	69bb      	ldr	r3, [r7, #24]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d1e5      	bne.n	8008882 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f003 0310 	and.w	r3, r3, #16
 80088c0:	2b10      	cmp	r3, #16
 80088c2:	d10a      	bne.n	80088da <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80088c4:	2300      	movs	r3, #0
 80088c6:	60fb      	str	r3, [r7, #12]
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	60fb      	str	r3, [r7, #12]
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	685b      	ldr	r3, [r3, #4]
 80088d6:	60fb      	str	r3, [r7, #12]
 80088d8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80088de:	4619      	mov	r1, r3
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f7f8 ff7d 	bl	80017e0 <HAL_UARTEx_RxEventCallback>
 80088e6:	e002      	b.n	80088ee <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80088e8:	6878      	ldr	r0, [r7, #4]
 80088ea:	f7ff fc3a 	bl	8008162 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80088ee:	2300      	movs	r3, #0
 80088f0:	e002      	b.n	80088f8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80088f2:	2300      	movs	r3, #0
 80088f4:	e000      	b.n	80088f8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80088f6:	2302      	movs	r3, #2
  }
}
 80088f8:	4618      	mov	r0, r3
 80088fa:	3730      	adds	r7, #48	@ 0x30
 80088fc:	46bd      	mov	sp, r7
 80088fe:	bd80      	pop	{r7, pc}

08008900 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b084      	sub	sp, #16
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	691b      	ldr	r3, [r3, #16]
 800890e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	68da      	ldr	r2, [r3, #12]
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	430a      	orrs	r2, r1
 800891c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	689a      	ldr	r2, [r3, #8]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	691b      	ldr	r3, [r3, #16]
 8008926:	431a      	orrs	r2, r3
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	695b      	ldr	r3, [r3, #20]
 800892c:	4313      	orrs	r3, r2
 800892e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	68db      	ldr	r3, [r3, #12]
 8008936:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800893a:	f023 030c 	bic.w	r3, r3, #12
 800893e:	687a      	ldr	r2, [r7, #4]
 8008940:	6812      	ldr	r2, [r2, #0]
 8008942:	68b9      	ldr	r1, [r7, #8]
 8008944:	430b      	orrs	r3, r1
 8008946:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	695b      	ldr	r3, [r3, #20]
 800894e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	699a      	ldr	r2, [r3, #24]
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	430a      	orrs	r2, r1
 800895c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	4a2c      	ldr	r2, [pc, #176]	@ (8008a14 <UART_SetConfig+0x114>)
 8008964:	4293      	cmp	r3, r2
 8008966:	d103      	bne.n	8008970 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008968:	f7fe fa78 	bl	8006e5c <HAL_RCC_GetPCLK2Freq>
 800896c:	60f8      	str	r0, [r7, #12]
 800896e:	e002      	b.n	8008976 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008970:	f7fe fa60 	bl	8006e34 <HAL_RCC_GetPCLK1Freq>
 8008974:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008976:	68fa      	ldr	r2, [r7, #12]
 8008978:	4613      	mov	r3, r2
 800897a:	009b      	lsls	r3, r3, #2
 800897c:	4413      	add	r3, r2
 800897e:	009a      	lsls	r2, r3, #2
 8008980:	441a      	add	r2, r3
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	685b      	ldr	r3, [r3, #4]
 8008986:	009b      	lsls	r3, r3, #2
 8008988:	fbb2 f3f3 	udiv	r3, r2, r3
 800898c:	4a22      	ldr	r2, [pc, #136]	@ (8008a18 <UART_SetConfig+0x118>)
 800898e:	fba2 2303 	umull	r2, r3, r2, r3
 8008992:	095b      	lsrs	r3, r3, #5
 8008994:	0119      	lsls	r1, r3, #4
 8008996:	68fa      	ldr	r2, [r7, #12]
 8008998:	4613      	mov	r3, r2
 800899a:	009b      	lsls	r3, r3, #2
 800899c:	4413      	add	r3, r2
 800899e:	009a      	lsls	r2, r3, #2
 80089a0:	441a      	add	r2, r3
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	009b      	lsls	r3, r3, #2
 80089a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80089ac:	4b1a      	ldr	r3, [pc, #104]	@ (8008a18 <UART_SetConfig+0x118>)
 80089ae:	fba3 0302 	umull	r0, r3, r3, r2
 80089b2:	095b      	lsrs	r3, r3, #5
 80089b4:	2064      	movs	r0, #100	@ 0x64
 80089b6:	fb00 f303 	mul.w	r3, r0, r3
 80089ba:	1ad3      	subs	r3, r2, r3
 80089bc:	011b      	lsls	r3, r3, #4
 80089be:	3332      	adds	r3, #50	@ 0x32
 80089c0:	4a15      	ldr	r2, [pc, #84]	@ (8008a18 <UART_SetConfig+0x118>)
 80089c2:	fba2 2303 	umull	r2, r3, r2, r3
 80089c6:	095b      	lsrs	r3, r3, #5
 80089c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80089cc:	4419      	add	r1, r3
 80089ce:	68fa      	ldr	r2, [r7, #12]
 80089d0:	4613      	mov	r3, r2
 80089d2:	009b      	lsls	r3, r3, #2
 80089d4:	4413      	add	r3, r2
 80089d6:	009a      	lsls	r2, r3, #2
 80089d8:	441a      	add	r2, r3
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	009b      	lsls	r3, r3, #2
 80089e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80089e4:	4b0c      	ldr	r3, [pc, #48]	@ (8008a18 <UART_SetConfig+0x118>)
 80089e6:	fba3 0302 	umull	r0, r3, r3, r2
 80089ea:	095b      	lsrs	r3, r3, #5
 80089ec:	2064      	movs	r0, #100	@ 0x64
 80089ee:	fb00 f303 	mul.w	r3, r0, r3
 80089f2:	1ad3      	subs	r3, r2, r3
 80089f4:	011b      	lsls	r3, r3, #4
 80089f6:	3332      	adds	r3, #50	@ 0x32
 80089f8:	4a07      	ldr	r2, [pc, #28]	@ (8008a18 <UART_SetConfig+0x118>)
 80089fa:	fba2 2303 	umull	r2, r3, r2, r3
 80089fe:	095b      	lsrs	r3, r3, #5
 8008a00:	f003 020f 	and.w	r2, r3, #15
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	440a      	add	r2, r1
 8008a0a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008a0c:	bf00      	nop
 8008a0e:	3710      	adds	r7, #16
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bd80      	pop	{r7, pc}
 8008a14:	40013800 	.word	0x40013800
 8008a18:	51eb851f 	.word	0x51eb851f

08008a1c <memset>:
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	4402      	add	r2, r0
 8008a20:	4293      	cmp	r3, r2
 8008a22:	d100      	bne.n	8008a26 <memset+0xa>
 8008a24:	4770      	bx	lr
 8008a26:	f803 1b01 	strb.w	r1, [r3], #1
 8008a2a:	e7f9      	b.n	8008a20 <memset+0x4>

08008a2c <__errno>:
 8008a2c:	4b01      	ldr	r3, [pc, #4]	@ (8008a34 <__errno+0x8>)
 8008a2e:	6818      	ldr	r0, [r3, #0]
 8008a30:	4770      	bx	lr
 8008a32:	bf00      	nop
 8008a34:	20000010 	.word	0x20000010

08008a38 <__libc_init_array>:
 8008a38:	b570      	push	{r4, r5, r6, lr}
 8008a3a:	2600      	movs	r6, #0
 8008a3c:	4d0c      	ldr	r5, [pc, #48]	@ (8008a70 <__libc_init_array+0x38>)
 8008a3e:	4c0d      	ldr	r4, [pc, #52]	@ (8008a74 <__libc_init_array+0x3c>)
 8008a40:	1b64      	subs	r4, r4, r5
 8008a42:	10a4      	asrs	r4, r4, #2
 8008a44:	42a6      	cmp	r6, r4
 8008a46:	d109      	bne.n	8008a5c <__libc_init_array+0x24>
 8008a48:	f001 f85c 	bl	8009b04 <_init>
 8008a4c:	2600      	movs	r6, #0
 8008a4e:	4d0a      	ldr	r5, [pc, #40]	@ (8008a78 <__libc_init_array+0x40>)
 8008a50:	4c0a      	ldr	r4, [pc, #40]	@ (8008a7c <__libc_init_array+0x44>)
 8008a52:	1b64      	subs	r4, r4, r5
 8008a54:	10a4      	asrs	r4, r4, #2
 8008a56:	42a6      	cmp	r6, r4
 8008a58:	d105      	bne.n	8008a66 <__libc_init_array+0x2e>
 8008a5a:	bd70      	pop	{r4, r5, r6, pc}
 8008a5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a60:	4798      	blx	r3
 8008a62:	3601      	adds	r6, #1
 8008a64:	e7ee      	b.n	8008a44 <__libc_init_array+0xc>
 8008a66:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a6a:	4798      	blx	r3
 8008a6c:	3601      	adds	r6, #1
 8008a6e:	e7f2      	b.n	8008a56 <__libc_init_array+0x1e>
 8008a70:	08009ba8 	.word	0x08009ba8
 8008a74:	08009ba8 	.word	0x08009ba8
 8008a78:	08009ba8 	.word	0x08009ba8
 8008a7c:	08009bac 	.word	0x08009bac

08008a80 <pow>:
 8008a80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a84:	4614      	mov	r4, r2
 8008a86:	461d      	mov	r5, r3
 8008a88:	4680      	mov	r8, r0
 8008a8a:	4689      	mov	r9, r1
 8008a8c:	f000 fa74 	bl	8008f78 <__ieee754_pow>
 8008a90:	4622      	mov	r2, r4
 8008a92:	4606      	mov	r6, r0
 8008a94:	460f      	mov	r7, r1
 8008a96:	462b      	mov	r3, r5
 8008a98:	4620      	mov	r0, r4
 8008a9a:	4629      	mov	r1, r5
 8008a9c:	f7f7 ffae 	bl	80009fc <__aeabi_dcmpun>
 8008aa0:	bbc8      	cbnz	r0, 8008b16 <pow+0x96>
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	4640      	mov	r0, r8
 8008aa8:	4649      	mov	r1, r9
 8008aaa:	f7f7 ff75 	bl	8000998 <__aeabi_dcmpeq>
 8008aae:	b1b8      	cbz	r0, 8008ae0 <pow+0x60>
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	4620      	mov	r0, r4
 8008ab6:	4629      	mov	r1, r5
 8008ab8:	f7f7 ff6e 	bl	8000998 <__aeabi_dcmpeq>
 8008abc:	2800      	cmp	r0, #0
 8008abe:	d141      	bne.n	8008b44 <pow+0xc4>
 8008ac0:	4620      	mov	r0, r4
 8008ac2:	4629      	mov	r1, r5
 8008ac4:	f000 f97b 	bl	8008dbe <finite>
 8008ac8:	b328      	cbz	r0, 8008b16 <pow+0x96>
 8008aca:	2200      	movs	r2, #0
 8008acc:	2300      	movs	r3, #0
 8008ace:	4620      	mov	r0, r4
 8008ad0:	4629      	mov	r1, r5
 8008ad2:	f7f7 ff6b 	bl	80009ac <__aeabi_dcmplt>
 8008ad6:	b1f0      	cbz	r0, 8008b16 <pow+0x96>
 8008ad8:	f7ff ffa8 	bl	8008a2c <__errno>
 8008adc:	2322      	movs	r3, #34	@ 0x22
 8008ade:	e019      	b.n	8008b14 <pow+0x94>
 8008ae0:	4630      	mov	r0, r6
 8008ae2:	4639      	mov	r1, r7
 8008ae4:	f000 f96b 	bl	8008dbe <finite>
 8008ae8:	b9c8      	cbnz	r0, 8008b1e <pow+0x9e>
 8008aea:	4640      	mov	r0, r8
 8008aec:	4649      	mov	r1, r9
 8008aee:	f000 f966 	bl	8008dbe <finite>
 8008af2:	b1a0      	cbz	r0, 8008b1e <pow+0x9e>
 8008af4:	4620      	mov	r0, r4
 8008af6:	4629      	mov	r1, r5
 8008af8:	f000 f961 	bl	8008dbe <finite>
 8008afc:	b178      	cbz	r0, 8008b1e <pow+0x9e>
 8008afe:	4632      	mov	r2, r6
 8008b00:	463b      	mov	r3, r7
 8008b02:	4630      	mov	r0, r6
 8008b04:	4639      	mov	r1, r7
 8008b06:	f7f7 ff79 	bl	80009fc <__aeabi_dcmpun>
 8008b0a:	2800      	cmp	r0, #0
 8008b0c:	d0e4      	beq.n	8008ad8 <pow+0x58>
 8008b0e:	f7ff ff8d 	bl	8008a2c <__errno>
 8008b12:	2321      	movs	r3, #33	@ 0x21
 8008b14:	6003      	str	r3, [r0, #0]
 8008b16:	4630      	mov	r0, r6
 8008b18:	4639      	mov	r1, r7
 8008b1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b1e:	2200      	movs	r2, #0
 8008b20:	2300      	movs	r3, #0
 8008b22:	4630      	mov	r0, r6
 8008b24:	4639      	mov	r1, r7
 8008b26:	f7f7 ff37 	bl	8000998 <__aeabi_dcmpeq>
 8008b2a:	2800      	cmp	r0, #0
 8008b2c:	d0f3      	beq.n	8008b16 <pow+0x96>
 8008b2e:	4640      	mov	r0, r8
 8008b30:	4649      	mov	r1, r9
 8008b32:	f000 f944 	bl	8008dbe <finite>
 8008b36:	2800      	cmp	r0, #0
 8008b38:	d0ed      	beq.n	8008b16 <pow+0x96>
 8008b3a:	4620      	mov	r0, r4
 8008b3c:	4629      	mov	r1, r5
 8008b3e:	f000 f93e 	bl	8008dbe <finite>
 8008b42:	e7c8      	b.n	8008ad6 <pow+0x56>
 8008b44:	2600      	movs	r6, #0
 8008b46:	4f01      	ldr	r7, [pc, #4]	@ (8008b4c <pow+0xcc>)
 8008b48:	e7e5      	b.n	8008b16 <pow+0x96>
 8008b4a:	bf00      	nop
 8008b4c:	3ff00000 	.word	0x3ff00000

08008b50 <sqrt>:
 8008b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b52:	4606      	mov	r6, r0
 8008b54:	460f      	mov	r7, r1
 8008b56:	f000 f939 	bl	8008dcc <__ieee754_sqrt>
 8008b5a:	4632      	mov	r2, r6
 8008b5c:	4604      	mov	r4, r0
 8008b5e:	460d      	mov	r5, r1
 8008b60:	463b      	mov	r3, r7
 8008b62:	4630      	mov	r0, r6
 8008b64:	4639      	mov	r1, r7
 8008b66:	f7f7 ff49 	bl	80009fc <__aeabi_dcmpun>
 8008b6a:	b990      	cbnz	r0, 8008b92 <sqrt+0x42>
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	2300      	movs	r3, #0
 8008b70:	4630      	mov	r0, r6
 8008b72:	4639      	mov	r1, r7
 8008b74:	f7f7 ff1a 	bl	80009ac <__aeabi_dcmplt>
 8008b78:	b158      	cbz	r0, 8008b92 <sqrt+0x42>
 8008b7a:	f7ff ff57 	bl	8008a2c <__errno>
 8008b7e:	2321      	movs	r3, #33	@ 0x21
 8008b80:	2200      	movs	r2, #0
 8008b82:	6003      	str	r3, [r0, #0]
 8008b84:	2300      	movs	r3, #0
 8008b86:	4610      	mov	r0, r2
 8008b88:	4619      	mov	r1, r3
 8008b8a:	f7f7 fdc7 	bl	800071c <__aeabi_ddiv>
 8008b8e:	4604      	mov	r4, r0
 8008b90:	460d      	mov	r5, r1
 8008b92:	4620      	mov	r0, r4
 8008b94:	4629      	mov	r1, r5
 8008b96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008b98 <fabs>:
 8008b98:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008b9c:	4619      	mov	r1, r3
 8008b9e:	4770      	bx	lr

08008ba0 <atanf>:
 8008ba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ba4:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8008ba8:	f1b5 4fa1 	cmp.w	r5, #1350565888	@ 0x50800000
 8008bac:	4604      	mov	r4, r0
 8008bae:	4680      	mov	r8, r0
 8008bb0:	d30e      	bcc.n	8008bd0 <atanf+0x30>
 8008bb2:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8008bb6:	d904      	bls.n	8008bc2 <atanf+0x22>
 8008bb8:	4601      	mov	r1, r0
 8008bba:	f7f7 ff8b 	bl	8000ad4 <__addsf3>
 8008bbe:	4604      	mov	r4, r0
 8008bc0:	e003      	b.n	8008bca <atanf+0x2a>
 8008bc2:	2800      	cmp	r0, #0
 8008bc4:	f340 80ce 	ble.w	8008d64 <atanf+0x1c4>
 8008bc8:	4c67      	ldr	r4, [pc, #412]	@ (8008d68 <atanf+0x1c8>)
 8008bca:	4620      	mov	r0, r4
 8008bcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bd0:	4b66      	ldr	r3, [pc, #408]	@ (8008d6c <atanf+0x1cc>)
 8008bd2:	429d      	cmp	r5, r3
 8008bd4:	d80e      	bhi.n	8008bf4 <atanf+0x54>
 8008bd6:	f1b5 5f44 	cmp.w	r5, #822083584	@ 0x31000000
 8008bda:	d208      	bcs.n	8008bee <atanf+0x4e>
 8008bdc:	4964      	ldr	r1, [pc, #400]	@ (8008d70 <atanf+0x1d0>)
 8008bde:	f7f7 ff79 	bl	8000ad4 <__addsf3>
 8008be2:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8008be6:	f7f8 fa39 	bl	800105c <__aeabi_fcmpgt>
 8008bea:	2800      	cmp	r0, #0
 8008bec:	d1ed      	bne.n	8008bca <atanf+0x2a>
 8008bee:	f04f 36ff 	mov.w	r6, #4294967295
 8008bf2:	e01c      	b.n	8008c2e <atanf+0x8e>
 8008bf4:	f000 f8e0 	bl	8008db8 <fabsf>
 8008bf8:	4b5e      	ldr	r3, [pc, #376]	@ (8008d74 <atanf+0x1d4>)
 8008bfa:	4604      	mov	r4, r0
 8008bfc:	429d      	cmp	r5, r3
 8008bfe:	d87c      	bhi.n	8008cfa <atanf+0x15a>
 8008c00:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8008c04:	429d      	cmp	r5, r3
 8008c06:	d867      	bhi.n	8008cd8 <atanf+0x138>
 8008c08:	4601      	mov	r1, r0
 8008c0a:	f7f7 ff63 	bl	8000ad4 <__addsf3>
 8008c0e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8008c12:	f7f7 ff5d 	bl	8000ad0 <__aeabi_fsub>
 8008c16:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8008c1a:	4605      	mov	r5, r0
 8008c1c:	4620      	mov	r0, r4
 8008c1e:	f7f7 ff59 	bl	8000ad4 <__addsf3>
 8008c22:	4601      	mov	r1, r0
 8008c24:	4628      	mov	r0, r5
 8008c26:	f7f8 f911 	bl	8000e4c <__aeabi_fdiv>
 8008c2a:	2600      	movs	r6, #0
 8008c2c:	4604      	mov	r4, r0
 8008c2e:	4621      	mov	r1, r4
 8008c30:	4620      	mov	r0, r4
 8008c32:	f7f8 f857 	bl	8000ce4 <__aeabi_fmul>
 8008c36:	4601      	mov	r1, r0
 8008c38:	4607      	mov	r7, r0
 8008c3a:	f7f8 f853 	bl	8000ce4 <__aeabi_fmul>
 8008c3e:	4605      	mov	r5, r0
 8008c40:	494d      	ldr	r1, [pc, #308]	@ (8008d78 <atanf+0x1d8>)
 8008c42:	f7f8 f84f 	bl	8000ce4 <__aeabi_fmul>
 8008c46:	494d      	ldr	r1, [pc, #308]	@ (8008d7c <atanf+0x1dc>)
 8008c48:	f7f7 ff44 	bl	8000ad4 <__addsf3>
 8008c4c:	4629      	mov	r1, r5
 8008c4e:	f7f8 f849 	bl	8000ce4 <__aeabi_fmul>
 8008c52:	494b      	ldr	r1, [pc, #300]	@ (8008d80 <atanf+0x1e0>)
 8008c54:	f7f7 ff3e 	bl	8000ad4 <__addsf3>
 8008c58:	4629      	mov	r1, r5
 8008c5a:	f7f8 f843 	bl	8000ce4 <__aeabi_fmul>
 8008c5e:	4949      	ldr	r1, [pc, #292]	@ (8008d84 <atanf+0x1e4>)
 8008c60:	f7f7 ff38 	bl	8000ad4 <__addsf3>
 8008c64:	4629      	mov	r1, r5
 8008c66:	f7f8 f83d 	bl	8000ce4 <__aeabi_fmul>
 8008c6a:	4947      	ldr	r1, [pc, #284]	@ (8008d88 <atanf+0x1e8>)
 8008c6c:	f7f7 ff32 	bl	8000ad4 <__addsf3>
 8008c70:	4629      	mov	r1, r5
 8008c72:	f7f8 f837 	bl	8000ce4 <__aeabi_fmul>
 8008c76:	4945      	ldr	r1, [pc, #276]	@ (8008d8c <atanf+0x1ec>)
 8008c78:	f7f7 ff2c 	bl	8000ad4 <__addsf3>
 8008c7c:	4639      	mov	r1, r7
 8008c7e:	f7f8 f831 	bl	8000ce4 <__aeabi_fmul>
 8008c82:	4943      	ldr	r1, [pc, #268]	@ (8008d90 <atanf+0x1f0>)
 8008c84:	4607      	mov	r7, r0
 8008c86:	4628      	mov	r0, r5
 8008c88:	f7f8 f82c 	bl	8000ce4 <__aeabi_fmul>
 8008c8c:	4941      	ldr	r1, [pc, #260]	@ (8008d94 <atanf+0x1f4>)
 8008c8e:	f7f7 ff1f 	bl	8000ad0 <__aeabi_fsub>
 8008c92:	4629      	mov	r1, r5
 8008c94:	f7f8 f826 	bl	8000ce4 <__aeabi_fmul>
 8008c98:	493f      	ldr	r1, [pc, #252]	@ (8008d98 <atanf+0x1f8>)
 8008c9a:	f7f7 ff19 	bl	8000ad0 <__aeabi_fsub>
 8008c9e:	4629      	mov	r1, r5
 8008ca0:	f7f8 f820 	bl	8000ce4 <__aeabi_fmul>
 8008ca4:	493d      	ldr	r1, [pc, #244]	@ (8008d9c <atanf+0x1fc>)
 8008ca6:	f7f7 ff13 	bl	8000ad0 <__aeabi_fsub>
 8008caa:	4629      	mov	r1, r5
 8008cac:	f7f8 f81a 	bl	8000ce4 <__aeabi_fmul>
 8008cb0:	493b      	ldr	r1, [pc, #236]	@ (8008da0 <atanf+0x200>)
 8008cb2:	f7f7 ff0d 	bl	8000ad0 <__aeabi_fsub>
 8008cb6:	4629      	mov	r1, r5
 8008cb8:	f7f8 f814 	bl	8000ce4 <__aeabi_fmul>
 8008cbc:	4601      	mov	r1, r0
 8008cbe:	4638      	mov	r0, r7
 8008cc0:	f7f7 ff08 	bl	8000ad4 <__addsf3>
 8008cc4:	4621      	mov	r1, r4
 8008cc6:	f7f8 f80d 	bl	8000ce4 <__aeabi_fmul>
 8008cca:	1c73      	adds	r3, r6, #1
 8008ccc:	4601      	mov	r1, r0
 8008cce:	d133      	bne.n	8008d38 <atanf+0x198>
 8008cd0:	4620      	mov	r0, r4
 8008cd2:	f7f7 fefd 	bl	8000ad0 <__aeabi_fsub>
 8008cd6:	e772      	b.n	8008bbe <atanf+0x1e>
 8008cd8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8008cdc:	f7f7 fef8 	bl	8000ad0 <__aeabi_fsub>
 8008ce0:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8008ce4:	4605      	mov	r5, r0
 8008ce6:	4620      	mov	r0, r4
 8008ce8:	f7f7 fef4 	bl	8000ad4 <__addsf3>
 8008cec:	4601      	mov	r1, r0
 8008cee:	4628      	mov	r0, r5
 8008cf0:	f7f8 f8ac 	bl	8000e4c <__aeabi_fdiv>
 8008cf4:	2601      	movs	r6, #1
 8008cf6:	4604      	mov	r4, r0
 8008cf8:	e799      	b.n	8008c2e <atanf+0x8e>
 8008cfa:	4b2a      	ldr	r3, [pc, #168]	@ (8008da4 <atanf+0x204>)
 8008cfc:	429d      	cmp	r5, r3
 8008cfe:	d814      	bhi.n	8008d2a <atanf+0x18a>
 8008d00:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 8008d04:	f7f7 fee4 	bl	8000ad0 <__aeabi_fsub>
 8008d08:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 8008d0c:	4605      	mov	r5, r0
 8008d0e:	4620      	mov	r0, r4
 8008d10:	f7f7 ffe8 	bl	8000ce4 <__aeabi_fmul>
 8008d14:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8008d18:	f7f7 fedc 	bl	8000ad4 <__addsf3>
 8008d1c:	4601      	mov	r1, r0
 8008d1e:	4628      	mov	r0, r5
 8008d20:	f7f8 f894 	bl	8000e4c <__aeabi_fdiv>
 8008d24:	2602      	movs	r6, #2
 8008d26:	4604      	mov	r4, r0
 8008d28:	e781      	b.n	8008c2e <atanf+0x8e>
 8008d2a:	4601      	mov	r1, r0
 8008d2c:	481e      	ldr	r0, [pc, #120]	@ (8008da8 <atanf+0x208>)
 8008d2e:	f7f8 f88d 	bl	8000e4c <__aeabi_fdiv>
 8008d32:	2603      	movs	r6, #3
 8008d34:	4604      	mov	r4, r0
 8008d36:	e77a      	b.n	8008c2e <atanf+0x8e>
 8008d38:	4b1c      	ldr	r3, [pc, #112]	@ (8008dac <atanf+0x20c>)
 8008d3a:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8008d3e:	f7f7 fec7 	bl	8000ad0 <__aeabi_fsub>
 8008d42:	4621      	mov	r1, r4
 8008d44:	f7f7 fec4 	bl	8000ad0 <__aeabi_fsub>
 8008d48:	4b19      	ldr	r3, [pc, #100]	@ (8008db0 <atanf+0x210>)
 8008d4a:	4601      	mov	r1, r0
 8008d4c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008d50:	f7f7 febe 	bl	8000ad0 <__aeabi_fsub>
 8008d54:	f1b8 0f00 	cmp.w	r8, #0
 8008d58:	4604      	mov	r4, r0
 8008d5a:	f6bf af36 	bge.w	8008bca <atanf+0x2a>
 8008d5e:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8008d62:	e732      	b.n	8008bca <atanf+0x2a>
 8008d64:	4c13      	ldr	r4, [pc, #76]	@ (8008db4 <atanf+0x214>)
 8008d66:	e730      	b.n	8008bca <atanf+0x2a>
 8008d68:	3fc90fdb 	.word	0x3fc90fdb
 8008d6c:	3edfffff 	.word	0x3edfffff
 8008d70:	7149f2ca 	.word	0x7149f2ca
 8008d74:	3f97ffff 	.word	0x3f97ffff
 8008d78:	3c8569d7 	.word	0x3c8569d7
 8008d7c:	3d4bda59 	.word	0x3d4bda59
 8008d80:	3d886b35 	.word	0x3d886b35
 8008d84:	3dba2e6e 	.word	0x3dba2e6e
 8008d88:	3e124925 	.word	0x3e124925
 8008d8c:	3eaaaaab 	.word	0x3eaaaaab
 8008d90:	bd15a221 	.word	0xbd15a221
 8008d94:	3d6ef16b 	.word	0x3d6ef16b
 8008d98:	3d9d8795 	.word	0x3d9d8795
 8008d9c:	3de38e38 	.word	0x3de38e38
 8008da0:	3e4ccccd 	.word	0x3e4ccccd
 8008da4:	401bffff 	.word	0x401bffff
 8008da8:	bf800000 	.word	0xbf800000
 8008dac:	08009b58 	.word	0x08009b58
 8008db0:	08009b68 	.word	0x08009b68
 8008db4:	bfc90fdb 	.word	0xbfc90fdb

08008db8 <fabsf>:
 8008db8:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8008dbc:	4770      	bx	lr

08008dbe <finite>:
 8008dbe:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 8008dc2:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8008dc6:	0fc0      	lsrs	r0, r0, #31
 8008dc8:	4770      	bx	lr
	...

08008dcc <__ieee754_sqrt>:
 8008dcc:	4a67      	ldr	r2, [pc, #412]	@ (8008f6c <__ieee754_sqrt+0x1a0>)
 8008dce:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dd2:	438a      	bics	r2, r1
 8008dd4:	4606      	mov	r6, r0
 8008dd6:	460f      	mov	r7, r1
 8008dd8:	460b      	mov	r3, r1
 8008dda:	4604      	mov	r4, r0
 8008ddc:	d10e      	bne.n	8008dfc <__ieee754_sqrt+0x30>
 8008dde:	4602      	mov	r2, r0
 8008de0:	f7f7 fb72 	bl	80004c8 <__aeabi_dmul>
 8008de4:	4602      	mov	r2, r0
 8008de6:	460b      	mov	r3, r1
 8008de8:	4630      	mov	r0, r6
 8008dea:	4639      	mov	r1, r7
 8008dec:	f7f7 f9b6 	bl	800015c <__adddf3>
 8008df0:	4606      	mov	r6, r0
 8008df2:	460f      	mov	r7, r1
 8008df4:	4630      	mov	r0, r6
 8008df6:	4639      	mov	r1, r7
 8008df8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dfc:	2900      	cmp	r1, #0
 8008dfe:	dc0c      	bgt.n	8008e1a <__ieee754_sqrt+0x4e>
 8008e00:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8008e04:	4302      	orrs	r2, r0
 8008e06:	d0f5      	beq.n	8008df4 <__ieee754_sqrt+0x28>
 8008e08:	b189      	cbz	r1, 8008e2e <__ieee754_sqrt+0x62>
 8008e0a:	4602      	mov	r2, r0
 8008e0c:	f7f7 f9a4 	bl	8000158 <__aeabi_dsub>
 8008e10:	4602      	mov	r2, r0
 8008e12:	460b      	mov	r3, r1
 8008e14:	f7f7 fc82 	bl	800071c <__aeabi_ddiv>
 8008e18:	e7ea      	b.n	8008df0 <__ieee754_sqrt+0x24>
 8008e1a:	150a      	asrs	r2, r1, #20
 8008e1c:	d115      	bne.n	8008e4a <__ieee754_sqrt+0x7e>
 8008e1e:	2100      	movs	r1, #0
 8008e20:	e009      	b.n	8008e36 <__ieee754_sqrt+0x6a>
 8008e22:	0ae3      	lsrs	r3, r4, #11
 8008e24:	3a15      	subs	r2, #21
 8008e26:	0564      	lsls	r4, r4, #21
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d0fa      	beq.n	8008e22 <__ieee754_sqrt+0x56>
 8008e2c:	e7f7      	b.n	8008e1e <__ieee754_sqrt+0x52>
 8008e2e:	460a      	mov	r2, r1
 8008e30:	e7fa      	b.n	8008e28 <__ieee754_sqrt+0x5c>
 8008e32:	005b      	lsls	r3, r3, #1
 8008e34:	3101      	adds	r1, #1
 8008e36:	02d8      	lsls	r0, r3, #11
 8008e38:	d5fb      	bpl.n	8008e32 <__ieee754_sqrt+0x66>
 8008e3a:	1e48      	subs	r0, r1, #1
 8008e3c:	1a12      	subs	r2, r2, r0
 8008e3e:	f1c1 0020 	rsb	r0, r1, #32
 8008e42:	fa24 f000 	lsr.w	r0, r4, r0
 8008e46:	4303      	orrs	r3, r0
 8008e48:	408c      	lsls	r4, r1
 8008e4a:	2600      	movs	r6, #0
 8008e4c:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8008e50:	2116      	movs	r1, #22
 8008e52:	07d2      	lsls	r2, r2, #31
 8008e54:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8008e58:	4632      	mov	r2, r6
 8008e5a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008e62:	bf5c      	itt	pl
 8008e64:	005b      	lslpl	r3, r3, #1
 8008e66:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8008e6a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008e6e:	bf58      	it	pl
 8008e70:	0064      	lslpl	r4, r4, #1
 8008e72:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8008e76:	107f      	asrs	r7, r7, #1
 8008e78:	0064      	lsls	r4, r4, #1
 8008e7a:	1815      	adds	r5, r2, r0
 8008e7c:	429d      	cmp	r5, r3
 8008e7e:	bfde      	ittt	le
 8008e80:	182a      	addle	r2, r5, r0
 8008e82:	1b5b      	suble	r3, r3, r5
 8008e84:	1836      	addle	r6, r6, r0
 8008e86:	0fe5      	lsrs	r5, r4, #31
 8008e88:	3901      	subs	r1, #1
 8008e8a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8008e8e:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8008e92:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8008e96:	d1f0      	bne.n	8008e7a <__ieee754_sqrt+0xae>
 8008e98:	460d      	mov	r5, r1
 8008e9a:	f04f 0a20 	mov.w	sl, #32
 8008e9e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8008ea2:	429a      	cmp	r2, r3
 8008ea4:	eb01 0c00 	add.w	ip, r1, r0
 8008ea8:	db02      	blt.n	8008eb0 <__ieee754_sqrt+0xe4>
 8008eaa:	d113      	bne.n	8008ed4 <__ieee754_sqrt+0x108>
 8008eac:	45a4      	cmp	ip, r4
 8008eae:	d811      	bhi.n	8008ed4 <__ieee754_sqrt+0x108>
 8008eb0:	f1bc 0f00 	cmp.w	ip, #0
 8008eb4:	eb0c 0100 	add.w	r1, ip, r0
 8008eb8:	da42      	bge.n	8008f40 <__ieee754_sqrt+0x174>
 8008eba:	2900      	cmp	r1, #0
 8008ebc:	db40      	blt.n	8008f40 <__ieee754_sqrt+0x174>
 8008ebe:	f102 0e01 	add.w	lr, r2, #1
 8008ec2:	1a9b      	subs	r3, r3, r2
 8008ec4:	4672      	mov	r2, lr
 8008ec6:	45a4      	cmp	ip, r4
 8008ec8:	bf88      	it	hi
 8008eca:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8008ece:	eba4 040c 	sub.w	r4, r4, ip
 8008ed2:	4405      	add	r5, r0
 8008ed4:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 8008ed8:	f1ba 0a01 	subs.w	sl, sl, #1
 8008edc:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 8008ee0:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8008ee4:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8008ee8:	d1db      	bne.n	8008ea2 <__ieee754_sqrt+0xd6>
 8008eea:	431c      	orrs	r4, r3
 8008eec:	d01a      	beq.n	8008f24 <__ieee754_sqrt+0x158>
 8008eee:	4c20      	ldr	r4, [pc, #128]	@ (8008f70 <__ieee754_sqrt+0x1a4>)
 8008ef0:	f8df b080 	ldr.w	fp, [pc, #128]	@ 8008f74 <__ieee754_sqrt+0x1a8>
 8008ef4:	e9d4 0100 	ldrd	r0, r1, [r4]
 8008ef8:	e9db 2300 	ldrd	r2, r3, [fp]
 8008efc:	f7f7 f92c 	bl	8000158 <__aeabi_dsub>
 8008f00:	e9d4 8900 	ldrd	r8, r9, [r4]
 8008f04:	4602      	mov	r2, r0
 8008f06:	460b      	mov	r3, r1
 8008f08:	4640      	mov	r0, r8
 8008f0a:	4649      	mov	r1, r9
 8008f0c:	f7f7 fd58 	bl	80009c0 <__aeabi_dcmple>
 8008f10:	b140      	cbz	r0, 8008f24 <__ieee754_sqrt+0x158>
 8008f12:	e9d4 0100 	ldrd	r0, r1, [r4]
 8008f16:	e9db 2300 	ldrd	r2, r3, [fp]
 8008f1a:	f1b5 3fff 	cmp.w	r5, #4294967295
 8008f1e:	d111      	bne.n	8008f44 <__ieee754_sqrt+0x178>
 8008f20:	4655      	mov	r5, sl
 8008f22:	3601      	adds	r6, #1
 8008f24:	1072      	asrs	r2, r6, #1
 8008f26:	086b      	lsrs	r3, r5, #1
 8008f28:	07f1      	lsls	r1, r6, #31
 8008f2a:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8008f2e:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8008f32:	bf48      	it	mi
 8008f34:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8008f38:	4618      	mov	r0, r3
 8008f3a:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 8008f3e:	e757      	b.n	8008df0 <__ieee754_sqrt+0x24>
 8008f40:	4696      	mov	lr, r2
 8008f42:	e7be      	b.n	8008ec2 <__ieee754_sqrt+0xf6>
 8008f44:	f7f7 f90a 	bl	800015c <__adddf3>
 8008f48:	e9d4 8900 	ldrd	r8, r9, [r4]
 8008f4c:	4602      	mov	r2, r0
 8008f4e:	460b      	mov	r3, r1
 8008f50:	4640      	mov	r0, r8
 8008f52:	4649      	mov	r1, r9
 8008f54:	f7f7 fd2a 	bl	80009ac <__aeabi_dcmplt>
 8008f58:	b120      	cbz	r0, 8008f64 <__ieee754_sqrt+0x198>
 8008f5a:	1ca8      	adds	r0, r5, #2
 8008f5c:	bf08      	it	eq
 8008f5e:	3601      	addeq	r6, #1
 8008f60:	3502      	adds	r5, #2
 8008f62:	e7df      	b.n	8008f24 <__ieee754_sqrt+0x158>
 8008f64:	1c6b      	adds	r3, r5, #1
 8008f66:	f023 0501 	bic.w	r5, r3, #1
 8008f6a:	e7db      	b.n	8008f24 <__ieee754_sqrt+0x158>
 8008f6c:	7ff00000 	.word	0x7ff00000
 8008f70:	20000068 	.word	0x20000068
 8008f74:	20000060 	.word	0x20000060

08008f78 <__ieee754_pow>:
 8008f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f7c:	b091      	sub	sp, #68	@ 0x44
 8008f7e:	e9cd 2300 	strd	r2, r3, [sp]
 8008f82:	468b      	mov	fp, r1
 8008f84:	e9dd 1800 	ldrd	r1, r8, [sp]
 8008f88:	f028 4700 	bic.w	r7, r8, #2147483648	@ 0x80000000
 8008f8c:	4682      	mov	sl, r0
 8008f8e:	ea57 0001 	orrs.w	r0, r7, r1
 8008f92:	d112      	bne.n	8008fba <__ieee754_pow+0x42>
 8008f94:	4653      	mov	r3, sl
 8008f96:	f48b 2200 	eor.w	r2, fp, #524288	@ 0x80000
 8008f9a:	18db      	adds	r3, r3, r3
 8008f9c:	4152      	adcs	r2, r2
 8008f9e:	4298      	cmp	r0, r3
 8008fa0:	4b91      	ldr	r3, [pc, #580]	@ (80091e8 <__ieee754_pow+0x270>)
 8008fa2:	4193      	sbcs	r3, r2
 8008fa4:	f080 84ce 	bcs.w	8009944 <__ieee754_pow+0x9cc>
 8008fa8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008fac:	4650      	mov	r0, sl
 8008fae:	4659      	mov	r1, fp
 8008fb0:	f7f7 f8d4 	bl	800015c <__adddf3>
 8008fb4:	b011      	add	sp, #68	@ 0x44
 8008fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fba:	4b8c      	ldr	r3, [pc, #560]	@ (80091ec <__ieee754_pow+0x274>)
 8008fbc:	f02b 4600 	bic.w	r6, fp, #2147483648	@ 0x80000000
 8008fc0:	429e      	cmp	r6, r3
 8008fc2:	465d      	mov	r5, fp
 8008fc4:	46d1      	mov	r9, sl
 8008fc6:	d807      	bhi.n	8008fd8 <__ieee754_pow+0x60>
 8008fc8:	d102      	bne.n	8008fd0 <__ieee754_pow+0x58>
 8008fca:	f1ba 0f00 	cmp.w	sl, #0
 8008fce:	d1eb      	bne.n	8008fa8 <__ieee754_pow+0x30>
 8008fd0:	429f      	cmp	r7, r3
 8008fd2:	d801      	bhi.n	8008fd8 <__ieee754_pow+0x60>
 8008fd4:	d10f      	bne.n	8008ff6 <__ieee754_pow+0x7e>
 8008fd6:	b171      	cbz	r1, 8008ff6 <__ieee754_pow+0x7e>
 8008fd8:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8008fdc:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8008fe0:	ea55 0509 	orrs.w	r5, r5, r9
 8008fe4:	d1e0      	bne.n	8008fa8 <__ieee754_pow+0x30>
 8008fe6:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008fea:	18db      	adds	r3, r3, r3
 8008fec:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8008ff0:	4152      	adcs	r2, r2
 8008ff2:	429d      	cmp	r5, r3
 8008ff4:	e7d4      	b.n	8008fa0 <__ieee754_pow+0x28>
 8008ff6:	2d00      	cmp	r5, #0
 8008ff8:	4633      	mov	r3, r6
 8008ffa:	da39      	bge.n	8009070 <__ieee754_pow+0xf8>
 8008ffc:	4a7c      	ldr	r2, [pc, #496]	@ (80091f0 <__ieee754_pow+0x278>)
 8008ffe:	4297      	cmp	r7, r2
 8009000:	d84e      	bhi.n	80090a0 <__ieee754_pow+0x128>
 8009002:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8009006:	4297      	cmp	r7, r2
 8009008:	f240 84ab 	bls.w	8009962 <__ieee754_pow+0x9ea>
 800900c:	153a      	asrs	r2, r7, #20
 800900e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8009012:	2a14      	cmp	r2, #20
 8009014:	dd0f      	ble.n	8009036 <__ieee754_pow+0xbe>
 8009016:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800901a:	fa21 f402 	lsr.w	r4, r1, r2
 800901e:	fa04 f202 	lsl.w	r2, r4, r2
 8009022:	428a      	cmp	r2, r1
 8009024:	f040 849d 	bne.w	8009962 <__ieee754_pow+0x9ea>
 8009028:	f004 0401 	and.w	r4, r4, #1
 800902c:	f1c4 0402 	rsb	r4, r4, #2
 8009030:	2900      	cmp	r1, #0
 8009032:	d15a      	bne.n	80090ea <__ieee754_pow+0x172>
 8009034:	e00e      	b.n	8009054 <__ieee754_pow+0xdc>
 8009036:	2900      	cmp	r1, #0
 8009038:	d156      	bne.n	80090e8 <__ieee754_pow+0x170>
 800903a:	f1c2 0214 	rsb	r2, r2, #20
 800903e:	fa47 f402 	asr.w	r4, r7, r2
 8009042:	fa04 f202 	lsl.w	r2, r4, r2
 8009046:	42ba      	cmp	r2, r7
 8009048:	f040 8488 	bne.w	800995c <__ieee754_pow+0x9e4>
 800904c:	f004 0401 	and.w	r4, r4, #1
 8009050:	f1c4 0402 	rsb	r4, r4, #2
 8009054:	4a67      	ldr	r2, [pc, #412]	@ (80091f4 <__ieee754_pow+0x27c>)
 8009056:	4297      	cmp	r7, r2
 8009058:	d130      	bne.n	80090bc <__ieee754_pow+0x144>
 800905a:	f1b8 0f00 	cmp.w	r8, #0
 800905e:	f280 8479 	bge.w	8009954 <__ieee754_pow+0x9dc>
 8009062:	4652      	mov	r2, sl
 8009064:	465b      	mov	r3, fp
 8009066:	2000      	movs	r0, #0
 8009068:	4962      	ldr	r1, [pc, #392]	@ (80091f4 <__ieee754_pow+0x27c>)
 800906a:	f7f7 fb57 	bl	800071c <__aeabi_ddiv>
 800906e:	e7a1      	b.n	8008fb4 <__ieee754_pow+0x3c>
 8009070:	2400      	movs	r4, #0
 8009072:	2900      	cmp	r1, #0
 8009074:	d139      	bne.n	80090ea <__ieee754_pow+0x172>
 8009076:	4a5d      	ldr	r2, [pc, #372]	@ (80091ec <__ieee754_pow+0x274>)
 8009078:	4297      	cmp	r7, r2
 800907a:	d1eb      	bne.n	8009054 <__ieee754_pow+0xdc>
 800907c:	f106 4340 	add.w	r3, r6, #3221225472	@ 0xc0000000
 8009080:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 8009084:	ea53 0309 	orrs.w	r3, r3, r9
 8009088:	f000 845c 	beq.w	8009944 <__ieee754_pow+0x9cc>
 800908c:	4b5a      	ldr	r3, [pc, #360]	@ (80091f8 <__ieee754_pow+0x280>)
 800908e:	429e      	cmp	r6, r3
 8009090:	d908      	bls.n	80090a4 <__ieee754_pow+0x12c>
 8009092:	f1b8 0f00 	cmp.w	r8, #0
 8009096:	f2c0 8459 	blt.w	800994c <__ieee754_pow+0x9d4>
 800909a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800909e:	e789      	b.n	8008fb4 <__ieee754_pow+0x3c>
 80090a0:	2402      	movs	r4, #2
 80090a2:	e7e6      	b.n	8009072 <__ieee754_pow+0xfa>
 80090a4:	f1b8 0f00 	cmp.w	r8, #0
 80090a8:	f04f 0000 	mov.w	r0, #0
 80090ac:	f04f 0100 	mov.w	r1, #0
 80090b0:	da80      	bge.n	8008fb4 <__ieee754_pow+0x3c>
 80090b2:	e9dd 0300 	ldrd	r0, r3, [sp]
 80090b6:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80090ba:	e77b      	b.n	8008fb4 <__ieee754_pow+0x3c>
 80090bc:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 80090c0:	d106      	bne.n	80090d0 <__ieee754_pow+0x158>
 80090c2:	4652      	mov	r2, sl
 80090c4:	465b      	mov	r3, fp
 80090c6:	4650      	mov	r0, sl
 80090c8:	4659      	mov	r1, fp
 80090ca:	f7f7 f9fd 	bl	80004c8 <__aeabi_dmul>
 80090ce:	e771      	b.n	8008fb4 <__ieee754_pow+0x3c>
 80090d0:	4a4a      	ldr	r2, [pc, #296]	@ (80091fc <__ieee754_pow+0x284>)
 80090d2:	4590      	cmp	r8, r2
 80090d4:	d109      	bne.n	80090ea <__ieee754_pow+0x172>
 80090d6:	2d00      	cmp	r5, #0
 80090d8:	db07      	blt.n	80090ea <__ieee754_pow+0x172>
 80090da:	4650      	mov	r0, sl
 80090dc:	4659      	mov	r1, fp
 80090de:	b011      	add	sp, #68	@ 0x44
 80090e0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090e4:	f7ff be72 	b.w	8008dcc <__ieee754_sqrt>
 80090e8:	2400      	movs	r4, #0
 80090ea:	4650      	mov	r0, sl
 80090ec:	4659      	mov	r1, fp
 80090ee:	9302      	str	r3, [sp, #8]
 80090f0:	f7ff fd52 	bl	8008b98 <fabs>
 80090f4:	9b02      	ldr	r3, [sp, #8]
 80090f6:	f1b9 0f00 	cmp.w	r9, #0
 80090fa:	d127      	bne.n	800914c <__ieee754_pow+0x1d4>
 80090fc:	4a3d      	ldr	r2, [pc, #244]	@ (80091f4 <__ieee754_pow+0x27c>)
 80090fe:	f025 4c40 	bic.w	ip, r5, #3221225472	@ 0xc0000000
 8009102:	4594      	cmp	ip, r2
 8009104:	d000      	beq.n	8009108 <__ieee754_pow+0x190>
 8009106:	bb0e      	cbnz	r6, 800914c <__ieee754_pow+0x1d4>
 8009108:	f1b8 0f00 	cmp.w	r8, #0
 800910c:	da05      	bge.n	800911a <__ieee754_pow+0x1a2>
 800910e:	4602      	mov	r2, r0
 8009110:	460b      	mov	r3, r1
 8009112:	2000      	movs	r0, #0
 8009114:	4937      	ldr	r1, [pc, #220]	@ (80091f4 <__ieee754_pow+0x27c>)
 8009116:	f7f7 fb01 	bl	800071c <__aeabi_ddiv>
 800911a:	2d00      	cmp	r5, #0
 800911c:	f6bf af4a 	bge.w	8008fb4 <__ieee754_pow+0x3c>
 8009120:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 8009124:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8009128:	4326      	orrs	r6, r4
 800912a:	d108      	bne.n	800913e <__ieee754_pow+0x1c6>
 800912c:	4602      	mov	r2, r0
 800912e:	460b      	mov	r3, r1
 8009130:	4610      	mov	r0, r2
 8009132:	4619      	mov	r1, r3
 8009134:	f7f7 f810 	bl	8000158 <__aeabi_dsub>
 8009138:	4602      	mov	r2, r0
 800913a:	460b      	mov	r3, r1
 800913c:	e795      	b.n	800906a <__ieee754_pow+0xf2>
 800913e:	2c01      	cmp	r4, #1
 8009140:	f47f af38 	bne.w	8008fb4 <__ieee754_pow+0x3c>
 8009144:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009148:	4619      	mov	r1, r3
 800914a:	e733      	b.n	8008fb4 <__ieee754_pow+0x3c>
 800914c:	0fea      	lsrs	r2, r5, #31
 800914e:	3a01      	subs	r2, #1
 8009150:	ea52 0c04 	orrs.w	ip, r2, r4
 8009154:	d102      	bne.n	800915c <__ieee754_pow+0x1e4>
 8009156:	4652      	mov	r2, sl
 8009158:	465b      	mov	r3, fp
 800915a:	e7e9      	b.n	8009130 <__ieee754_pow+0x1b8>
 800915c:	f04f 0900 	mov.w	r9, #0
 8009160:	3c01      	subs	r4, #1
 8009162:	4314      	orrs	r4, r2
 8009164:	bf14      	ite	ne
 8009166:	f8df a08c 	ldrne.w	sl, [pc, #140]	@ 80091f4 <__ieee754_pow+0x27c>
 800916a:	f8df a094 	ldreq.w	sl, [pc, #148]	@ 8009200 <__ieee754_pow+0x288>
 800916e:	f1b7 4f84 	cmp.w	r7, #1107296256	@ 0x42000000
 8009172:	e9cd 9a02 	strd	r9, sl, [sp, #8]
 8009176:	f240 8107 	bls.w	8009388 <__ieee754_pow+0x410>
 800917a:	4b22      	ldr	r3, [pc, #136]	@ (8009204 <__ieee754_pow+0x28c>)
 800917c:	429f      	cmp	r7, r3
 800917e:	4b1e      	ldr	r3, [pc, #120]	@ (80091f8 <__ieee754_pow+0x280>)
 8009180:	d913      	bls.n	80091aa <__ieee754_pow+0x232>
 8009182:	429e      	cmp	r6, r3
 8009184:	d808      	bhi.n	8009198 <__ieee754_pow+0x220>
 8009186:	f1b8 0f00 	cmp.w	r8, #0
 800918a:	da08      	bge.n	800919e <__ieee754_pow+0x226>
 800918c:	2000      	movs	r0, #0
 800918e:	b011      	add	sp, #68	@ 0x44
 8009190:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009194:	f000 bcb0 	b.w	8009af8 <__math_oflow>
 8009198:	f1b8 0f00 	cmp.w	r8, #0
 800919c:	dcf6      	bgt.n	800918c <__ieee754_pow+0x214>
 800919e:	2000      	movs	r0, #0
 80091a0:	b011      	add	sp, #68	@ 0x44
 80091a2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091a6:	f000 bca2 	b.w	8009aee <__math_uflow>
 80091aa:	429e      	cmp	r6, r3
 80091ac:	d20c      	bcs.n	80091c8 <__ieee754_pow+0x250>
 80091ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091b2:	2200      	movs	r2, #0
 80091b4:	2300      	movs	r3, #0
 80091b6:	f7f7 fbf9 	bl	80009ac <__aeabi_dcmplt>
 80091ba:	3800      	subs	r0, #0
 80091bc:	bf18      	it	ne
 80091be:	2001      	movne	r0, #1
 80091c0:	f1b8 0f00 	cmp.w	r8, #0
 80091c4:	daec      	bge.n	80091a0 <__ieee754_pow+0x228>
 80091c6:	e7e2      	b.n	800918e <__ieee754_pow+0x216>
 80091c8:	4b0a      	ldr	r3, [pc, #40]	@ (80091f4 <__ieee754_pow+0x27c>)
 80091ca:	2200      	movs	r2, #0
 80091cc:	429e      	cmp	r6, r3
 80091ce:	d91b      	bls.n	8009208 <__ieee754_pow+0x290>
 80091d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091d4:	2300      	movs	r3, #0
 80091d6:	f7f7 fbe9 	bl	80009ac <__aeabi_dcmplt>
 80091da:	3800      	subs	r0, #0
 80091dc:	bf18      	it	ne
 80091de:	2001      	movne	r0, #1
 80091e0:	f1b8 0f00 	cmp.w	r8, #0
 80091e4:	dcd3      	bgt.n	800918e <__ieee754_pow+0x216>
 80091e6:	e7db      	b.n	80091a0 <__ieee754_pow+0x228>
 80091e8:	fff00000 	.word	0xfff00000
 80091ec:	7ff00000 	.word	0x7ff00000
 80091f0:	433fffff 	.word	0x433fffff
 80091f4:	3ff00000 	.word	0x3ff00000
 80091f8:	3fefffff 	.word	0x3fefffff
 80091fc:	3fe00000 	.word	0x3fe00000
 8009200:	bff00000 	.word	0xbff00000
 8009204:	43f00000 	.word	0x43f00000
 8009208:	4b5b      	ldr	r3, [pc, #364]	@ (8009378 <__ieee754_pow+0x400>)
 800920a:	f7f6 ffa5 	bl	8000158 <__aeabi_dsub>
 800920e:	a352      	add	r3, pc, #328	@ (adr r3, 8009358 <__ieee754_pow+0x3e0>)
 8009210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009214:	4604      	mov	r4, r0
 8009216:	460d      	mov	r5, r1
 8009218:	f7f7 f956 	bl	80004c8 <__aeabi_dmul>
 800921c:	a350      	add	r3, pc, #320	@ (adr r3, 8009360 <__ieee754_pow+0x3e8>)
 800921e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009222:	4606      	mov	r6, r0
 8009224:	460f      	mov	r7, r1
 8009226:	4620      	mov	r0, r4
 8009228:	4629      	mov	r1, r5
 800922a:	f7f7 f94d 	bl	80004c8 <__aeabi_dmul>
 800922e:	2200      	movs	r2, #0
 8009230:	4682      	mov	sl, r0
 8009232:	468b      	mov	fp, r1
 8009234:	4620      	mov	r0, r4
 8009236:	4629      	mov	r1, r5
 8009238:	4b50      	ldr	r3, [pc, #320]	@ (800937c <__ieee754_pow+0x404>)
 800923a:	f7f7 f945 	bl	80004c8 <__aeabi_dmul>
 800923e:	4602      	mov	r2, r0
 8009240:	460b      	mov	r3, r1
 8009242:	a149      	add	r1, pc, #292	@ (adr r1, 8009368 <__ieee754_pow+0x3f0>)
 8009244:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009248:	f7f6 ff86 	bl	8000158 <__aeabi_dsub>
 800924c:	4622      	mov	r2, r4
 800924e:	462b      	mov	r3, r5
 8009250:	f7f7 f93a 	bl	80004c8 <__aeabi_dmul>
 8009254:	4602      	mov	r2, r0
 8009256:	460b      	mov	r3, r1
 8009258:	2000      	movs	r0, #0
 800925a:	4949      	ldr	r1, [pc, #292]	@ (8009380 <__ieee754_pow+0x408>)
 800925c:	f7f6 ff7c 	bl	8000158 <__aeabi_dsub>
 8009260:	4622      	mov	r2, r4
 8009262:	4680      	mov	r8, r0
 8009264:	4689      	mov	r9, r1
 8009266:	462b      	mov	r3, r5
 8009268:	4620      	mov	r0, r4
 800926a:	4629      	mov	r1, r5
 800926c:	f7f7 f92c 	bl	80004c8 <__aeabi_dmul>
 8009270:	4602      	mov	r2, r0
 8009272:	460b      	mov	r3, r1
 8009274:	4640      	mov	r0, r8
 8009276:	4649      	mov	r1, r9
 8009278:	f7f7 f926 	bl	80004c8 <__aeabi_dmul>
 800927c:	a33c      	add	r3, pc, #240	@ (adr r3, 8009370 <__ieee754_pow+0x3f8>)
 800927e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009282:	f7f7 f921 	bl	80004c8 <__aeabi_dmul>
 8009286:	4602      	mov	r2, r0
 8009288:	460b      	mov	r3, r1
 800928a:	4650      	mov	r0, sl
 800928c:	4659      	mov	r1, fp
 800928e:	f7f6 ff63 	bl	8000158 <__aeabi_dsub>
 8009292:	2400      	movs	r4, #0
 8009294:	4602      	mov	r2, r0
 8009296:	460b      	mov	r3, r1
 8009298:	4680      	mov	r8, r0
 800929a:	4689      	mov	r9, r1
 800929c:	4630      	mov	r0, r6
 800929e:	4639      	mov	r1, r7
 80092a0:	f7f6 ff5c 	bl	800015c <__adddf3>
 80092a4:	4632      	mov	r2, r6
 80092a6:	463b      	mov	r3, r7
 80092a8:	4620      	mov	r0, r4
 80092aa:	460d      	mov	r5, r1
 80092ac:	f7f6 ff54 	bl	8000158 <__aeabi_dsub>
 80092b0:	4602      	mov	r2, r0
 80092b2:	460b      	mov	r3, r1
 80092b4:	4640      	mov	r0, r8
 80092b6:	4649      	mov	r1, r9
 80092b8:	f7f6 ff4e 	bl	8000158 <__aeabi_dsub>
 80092bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80092c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80092c4:	2300      	movs	r3, #0
 80092c6:	9304      	str	r3, [sp, #16]
 80092c8:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80092cc:	4606      	mov	r6, r0
 80092ce:	460f      	mov	r7, r1
 80092d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80092d4:	4652      	mov	r2, sl
 80092d6:	465b      	mov	r3, fp
 80092d8:	f7f6 ff3e 	bl	8000158 <__aeabi_dsub>
 80092dc:	4622      	mov	r2, r4
 80092de:	462b      	mov	r3, r5
 80092e0:	f7f7 f8f2 	bl	80004c8 <__aeabi_dmul>
 80092e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80092e8:	4680      	mov	r8, r0
 80092ea:	4689      	mov	r9, r1
 80092ec:	4630      	mov	r0, r6
 80092ee:	4639      	mov	r1, r7
 80092f0:	f7f7 f8ea 	bl	80004c8 <__aeabi_dmul>
 80092f4:	4602      	mov	r2, r0
 80092f6:	460b      	mov	r3, r1
 80092f8:	4640      	mov	r0, r8
 80092fa:	4649      	mov	r1, r9
 80092fc:	f7f6 ff2e 	bl	800015c <__adddf3>
 8009300:	4652      	mov	r2, sl
 8009302:	465b      	mov	r3, fp
 8009304:	4606      	mov	r6, r0
 8009306:	460f      	mov	r7, r1
 8009308:	4620      	mov	r0, r4
 800930a:	4629      	mov	r1, r5
 800930c:	f7f7 f8dc 	bl	80004c8 <__aeabi_dmul>
 8009310:	460b      	mov	r3, r1
 8009312:	4602      	mov	r2, r0
 8009314:	4680      	mov	r8, r0
 8009316:	4689      	mov	r9, r1
 8009318:	4630      	mov	r0, r6
 800931a:	4639      	mov	r1, r7
 800931c:	f7f6 ff1e 	bl	800015c <__adddf3>
 8009320:	4b18      	ldr	r3, [pc, #96]	@ (8009384 <__ieee754_pow+0x40c>)
 8009322:	4604      	mov	r4, r0
 8009324:	4299      	cmp	r1, r3
 8009326:	460d      	mov	r5, r1
 8009328:	468a      	mov	sl, r1
 800932a:	468b      	mov	fp, r1
 800932c:	f340 82e0 	ble.w	80098f0 <__ieee754_pow+0x978>
 8009330:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8009334:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8009338:	4303      	orrs	r3, r0
 800933a:	f000 81df 	beq.w	80096fc <__ieee754_pow+0x784>
 800933e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009342:	2200      	movs	r2, #0
 8009344:	2300      	movs	r3, #0
 8009346:	f7f7 fb31 	bl	80009ac <__aeabi_dcmplt>
 800934a:	3800      	subs	r0, #0
 800934c:	bf18      	it	ne
 800934e:	2001      	movne	r0, #1
 8009350:	e71d      	b.n	800918e <__ieee754_pow+0x216>
 8009352:	bf00      	nop
 8009354:	f3af 8000 	nop.w
 8009358:	60000000 	.word	0x60000000
 800935c:	3ff71547 	.word	0x3ff71547
 8009360:	f85ddf44 	.word	0xf85ddf44
 8009364:	3e54ae0b 	.word	0x3e54ae0b
 8009368:	55555555 	.word	0x55555555
 800936c:	3fd55555 	.word	0x3fd55555
 8009370:	652b82fe 	.word	0x652b82fe
 8009374:	3ff71547 	.word	0x3ff71547
 8009378:	3ff00000 	.word	0x3ff00000
 800937c:	3fd00000 	.word	0x3fd00000
 8009380:	3fe00000 	.word	0x3fe00000
 8009384:	408fffff 	.word	0x408fffff
 8009388:	4ad3      	ldr	r2, [pc, #844]	@ (80096d8 <__ieee754_pow+0x760>)
 800938a:	402a      	ands	r2, r5
 800938c:	2a00      	cmp	r2, #0
 800938e:	f040 817a 	bne.w	8009686 <__ieee754_pow+0x70e>
 8009392:	4bd2      	ldr	r3, [pc, #840]	@ (80096dc <__ieee754_pow+0x764>)
 8009394:	2200      	movs	r2, #0
 8009396:	f7f7 f897 	bl	80004c8 <__aeabi_dmul>
 800939a:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 800939e:	460b      	mov	r3, r1
 80093a0:	151a      	asrs	r2, r3, #20
 80093a2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80093a6:	4422      	add	r2, r4
 80093a8:	920a      	str	r2, [sp, #40]	@ 0x28
 80093aa:	4acd      	ldr	r2, [pc, #820]	@ (80096e0 <__ieee754_pow+0x768>)
 80093ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80093b0:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 80093b4:	4293      	cmp	r3, r2
 80093b6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80093ba:	dd08      	ble.n	80093ce <__ieee754_pow+0x456>
 80093bc:	4ac9      	ldr	r2, [pc, #804]	@ (80096e4 <__ieee754_pow+0x76c>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	f340 8163 	ble.w	800968a <__ieee754_pow+0x712>
 80093c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093c6:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80093ca:	3301      	adds	r3, #1
 80093cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80093ce:	2600      	movs	r6, #0
 80093d0:	00f3      	lsls	r3, r6, #3
 80093d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80093d4:	4bc4      	ldr	r3, [pc, #784]	@ (80096e8 <__ieee754_pow+0x770>)
 80093d6:	4629      	mov	r1, r5
 80093d8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80093dc:	e9d3 3400 	ldrd	r3, r4, [r3]
 80093e0:	461a      	mov	r2, r3
 80093e2:	e9cd 3408 	strd	r3, r4, [sp, #32]
 80093e6:	4623      	mov	r3, r4
 80093e8:	4682      	mov	sl, r0
 80093ea:	f7f6 feb5 	bl	8000158 <__aeabi_dsub>
 80093ee:	4652      	mov	r2, sl
 80093f0:	462b      	mov	r3, r5
 80093f2:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80093f6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80093fa:	f7f6 feaf 	bl	800015c <__adddf3>
 80093fe:	4602      	mov	r2, r0
 8009400:	460b      	mov	r3, r1
 8009402:	2000      	movs	r0, #0
 8009404:	49b9      	ldr	r1, [pc, #740]	@ (80096ec <__ieee754_pow+0x774>)
 8009406:	f7f7 f989 	bl	800071c <__aeabi_ddiv>
 800940a:	4602      	mov	r2, r0
 800940c:	460b      	mov	r3, r1
 800940e:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009412:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009416:	f7f7 f857 	bl	80004c8 <__aeabi_dmul>
 800941a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800941e:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8009422:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009426:	2300      	movs	r3, #0
 8009428:	2200      	movs	r2, #0
 800942a:	46ab      	mov	fp, r5
 800942c:	106d      	asrs	r5, r5, #1
 800942e:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8009432:	9304      	str	r3, [sp, #16]
 8009434:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8009438:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800943c:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8009440:	4640      	mov	r0, r8
 8009442:	4649      	mov	r1, r9
 8009444:	4614      	mov	r4, r2
 8009446:	461d      	mov	r5, r3
 8009448:	f7f7 f83e 	bl	80004c8 <__aeabi_dmul>
 800944c:	4602      	mov	r2, r0
 800944e:	460b      	mov	r3, r1
 8009450:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009454:	f7f6 fe80 	bl	8000158 <__aeabi_dsub>
 8009458:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800945c:	4606      	mov	r6, r0
 800945e:	460f      	mov	r7, r1
 8009460:	4620      	mov	r0, r4
 8009462:	4629      	mov	r1, r5
 8009464:	f7f6 fe78 	bl	8000158 <__aeabi_dsub>
 8009468:	4602      	mov	r2, r0
 800946a:	460b      	mov	r3, r1
 800946c:	4650      	mov	r0, sl
 800946e:	4659      	mov	r1, fp
 8009470:	f7f6 fe72 	bl	8000158 <__aeabi_dsub>
 8009474:	4642      	mov	r2, r8
 8009476:	464b      	mov	r3, r9
 8009478:	f7f7 f826 	bl	80004c8 <__aeabi_dmul>
 800947c:	4602      	mov	r2, r0
 800947e:	460b      	mov	r3, r1
 8009480:	4630      	mov	r0, r6
 8009482:	4639      	mov	r1, r7
 8009484:	f7f6 fe68 	bl	8000158 <__aeabi_dsub>
 8009488:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800948c:	f7f7 f81c 	bl	80004c8 <__aeabi_dmul>
 8009490:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009494:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009498:	4610      	mov	r0, r2
 800949a:	4619      	mov	r1, r3
 800949c:	f7f7 f814 	bl	80004c8 <__aeabi_dmul>
 80094a0:	a37b      	add	r3, pc, #492	@ (adr r3, 8009690 <__ieee754_pow+0x718>)
 80094a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a6:	4604      	mov	r4, r0
 80094a8:	460d      	mov	r5, r1
 80094aa:	f7f7 f80d 	bl	80004c8 <__aeabi_dmul>
 80094ae:	a37a      	add	r3, pc, #488	@ (adr r3, 8009698 <__ieee754_pow+0x720>)
 80094b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094b4:	f7f6 fe52 	bl	800015c <__adddf3>
 80094b8:	4622      	mov	r2, r4
 80094ba:	462b      	mov	r3, r5
 80094bc:	f7f7 f804 	bl	80004c8 <__aeabi_dmul>
 80094c0:	a377      	add	r3, pc, #476	@ (adr r3, 80096a0 <__ieee754_pow+0x728>)
 80094c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094c6:	f7f6 fe49 	bl	800015c <__adddf3>
 80094ca:	4622      	mov	r2, r4
 80094cc:	462b      	mov	r3, r5
 80094ce:	f7f6 fffb 	bl	80004c8 <__aeabi_dmul>
 80094d2:	a375      	add	r3, pc, #468	@ (adr r3, 80096a8 <__ieee754_pow+0x730>)
 80094d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094d8:	f7f6 fe40 	bl	800015c <__adddf3>
 80094dc:	4622      	mov	r2, r4
 80094de:	462b      	mov	r3, r5
 80094e0:	f7f6 fff2 	bl	80004c8 <__aeabi_dmul>
 80094e4:	a372      	add	r3, pc, #456	@ (adr r3, 80096b0 <__ieee754_pow+0x738>)
 80094e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ea:	f7f6 fe37 	bl	800015c <__adddf3>
 80094ee:	4622      	mov	r2, r4
 80094f0:	462b      	mov	r3, r5
 80094f2:	f7f6 ffe9 	bl	80004c8 <__aeabi_dmul>
 80094f6:	a370      	add	r3, pc, #448	@ (adr r3, 80096b8 <__ieee754_pow+0x740>)
 80094f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094fc:	f7f6 fe2e 	bl	800015c <__adddf3>
 8009500:	4622      	mov	r2, r4
 8009502:	4606      	mov	r6, r0
 8009504:	460f      	mov	r7, r1
 8009506:	462b      	mov	r3, r5
 8009508:	4620      	mov	r0, r4
 800950a:	4629      	mov	r1, r5
 800950c:	f7f6 ffdc 	bl	80004c8 <__aeabi_dmul>
 8009510:	4602      	mov	r2, r0
 8009512:	460b      	mov	r3, r1
 8009514:	4630      	mov	r0, r6
 8009516:	4639      	mov	r1, r7
 8009518:	f7f6 ffd6 	bl	80004c8 <__aeabi_dmul>
 800951c:	4604      	mov	r4, r0
 800951e:	460d      	mov	r5, r1
 8009520:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009524:	4642      	mov	r2, r8
 8009526:	464b      	mov	r3, r9
 8009528:	f7f6 fe18 	bl	800015c <__adddf3>
 800952c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009530:	f7f6 ffca 	bl	80004c8 <__aeabi_dmul>
 8009534:	4622      	mov	r2, r4
 8009536:	462b      	mov	r3, r5
 8009538:	f7f6 fe10 	bl	800015c <__adddf3>
 800953c:	4642      	mov	r2, r8
 800953e:	4682      	mov	sl, r0
 8009540:	468b      	mov	fp, r1
 8009542:	464b      	mov	r3, r9
 8009544:	4640      	mov	r0, r8
 8009546:	4649      	mov	r1, r9
 8009548:	f7f6 ffbe 	bl	80004c8 <__aeabi_dmul>
 800954c:	2200      	movs	r2, #0
 800954e:	4b68      	ldr	r3, [pc, #416]	@ (80096f0 <__ieee754_pow+0x778>)
 8009550:	4606      	mov	r6, r0
 8009552:	460f      	mov	r7, r1
 8009554:	f7f6 fe02 	bl	800015c <__adddf3>
 8009558:	4652      	mov	r2, sl
 800955a:	465b      	mov	r3, fp
 800955c:	f7f6 fdfe 	bl	800015c <__adddf3>
 8009560:	2400      	movs	r4, #0
 8009562:	460d      	mov	r5, r1
 8009564:	4622      	mov	r2, r4
 8009566:	460b      	mov	r3, r1
 8009568:	4640      	mov	r0, r8
 800956a:	4649      	mov	r1, r9
 800956c:	f7f6 ffac 	bl	80004c8 <__aeabi_dmul>
 8009570:	2200      	movs	r2, #0
 8009572:	4680      	mov	r8, r0
 8009574:	4689      	mov	r9, r1
 8009576:	4620      	mov	r0, r4
 8009578:	4629      	mov	r1, r5
 800957a:	4b5d      	ldr	r3, [pc, #372]	@ (80096f0 <__ieee754_pow+0x778>)
 800957c:	f7f6 fdec 	bl	8000158 <__aeabi_dsub>
 8009580:	4632      	mov	r2, r6
 8009582:	463b      	mov	r3, r7
 8009584:	f7f6 fde8 	bl	8000158 <__aeabi_dsub>
 8009588:	4602      	mov	r2, r0
 800958a:	460b      	mov	r3, r1
 800958c:	4650      	mov	r0, sl
 800958e:	4659      	mov	r1, fp
 8009590:	f7f6 fde2 	bl	8000158 <__aeabi_dsub>
 8009594:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009598:	f7f6 ff96 	bl	80004c8 <__aeabi_dmul>
 800959c:	4622      	mov	r2, r4
 800959e:	4606      	mov	r6, r0
 80095a0:	460f      	mov	r7, r1
 80095a2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80095a6:	462b      	mov	r3, r5
 80095a8:	f7f6 ff8e 	bl	80004c8 <__aeabi_dmul>
 80095ac:	4602      	mov	r2, r0
 80095ae:	460b      	mov	r3, r1
 80095b0:	4630      	mov	r0, r6
 80095b2:	4639      	mov	r1, r7
 80095b4:	f7f6 fdd2 	bl	800015c <__adddf3>
 80095b8:	2400      	movs	r4, #0
 80095ba:	4606      	mov	r6, r0
 80095bc:	460f      	mov	r7, r1
 80095be:	4602      	mov	r2, r0
 80095c0:	460b      	mov	r3, r1
 80095c2:	4640      	mov	r0, r8
 80095c4:	4649      	mov	r1, r9
 80095c6:	f7f6 fdc9 	bl	800015c <__adddf3>
 80095ca:	a33d      	add	r3, pc, #244	@ (adr r3, 80096c0 <__ieee754_pow+0x748>)
 80095cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095d0:	4620      	mov	r0, r4
 80095d2:	460d      	mov	r5, r1
 80095d4:	f7f6 ff78 	bl	80004c8 <__aeabi_dmul>
 80095d8:	4642      	mov	r2, r8
 80095da:	464b      	mov	r3, r9
 80095dc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80095e0:	4620      	mov	r0, r4
 80095e2:	4629      	mov	r1, r5
 80095e4:	f7f6 fdb8 	bl	8000158 <__aeabi_dsub>
 80095e8:	4602      	mov	r2, r0
 80095ea:	460b      	mov	r3, r1
 80095ec:	4630      	mov	r0, r6
 80095ee:	4639      	mov	r1, r7
 80095f0:	f7f6 fdb2 	bl	8000158 <__aeabi_dsub>
 80095f4:	a334      	add	r3, pc, #208	@ (adr r3, 80096c8 <__ieee754_pow+0x750>)
 80095f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095fa:	f7f6 ff65 	bl	80004c8 <__aeabi_dmul>
 80095fe:	a334      	add	r3, pc, #208	@ (adr r3, 80096d0 <__ieee754_pow+0x758>)
 8009600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009604:	4606      	mov	r6, r0
 8009606:	460f      	mov	r7, r1
 8009608:	4620      	mov	r0, r4
 800960a:	4629      	mov	r1, r5
 800960c:	f7f6 ff5c 	bl	80004c8 <__aeabi_dmul>
 8009610:	4602      	mov	r2, r0
 8009612:	460b      	mov	r3, r1
 8009614:	4630      	mov	r0, r6
 8009616:	4639      	mov	r1, r7
 8009618:	f7f6 fda0 	bl	800015c <__adddf3>
 800961c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800961e:	4b35      	ldr	r3, [pc, #212]	@ (80096f4 <__ieee754_pow+0x77c>)
 8009620:	2400      	movs	r4, #0
 8009622:	4413      	add	r3, r2
 8009624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009628:	f7f6 fd98 	bl	800015c <__adddf3>
 800962c:	4682      	mov	sl, r0
 800962e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009630:	468b      	mov	fp, r1
 8009632:	f7f6 fedf 	bl	80003f4 <__aeabi_i2d>
 8009636:	4606      	mov	r6, r0
 8009638:	460f      	mov	r7, r1
 800963a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800963c:	4b2e      	ldr	r3, [pc, #184]	@ (80096f8 <__ieee754_pow+0x780>)
 800963e:	4413      	add	r3, r2
 8009640:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009644:	4652      	mov	r2, sl
 8009646:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800964a:	465b      	mov	r3, fp
 800964c:	f7f6 fd86 	bl	800015c <__adddf3>
 8009650:	4642      	mov	r2, r8
 8009652:	464b      	mov	r3, r9
 8009654:	f7f6 fd82 	bl	800015c <__adddf3>
 8009658:	4632      	mov	r2, r6
 800965a:	463b      	mov	r3, r7
 800965c:	f7f6 fd7e 	bl	800015c <__adddf3>
 8009660:	4632      	mov	r2, r6
 8009662:	463b      	mov	r3, r7
 8009664:	4620      	mov	r0, r4
 8009666:	460d      	mov	r5, r1
 8009668:	f7f6 fd76 	bl	8000158 <__aeabi_dsub>
 800966c:	4642      	mov	r2, r8
 800966e:	464b      	mov	r3, r9
 8009670:	f7f6 fd72 	bl	8000158 <__aeabi_dsub>
 8009674:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009678:	f7f6 fd6e 	bl	8000158 <__aeabi_dsub>
 800967c:	4602      	mov	r2, r0
 800967e:	460b      	mov	r3, r1
 8009680:	4650      	mov	r0, sl
 8009682:	4659      	mov	r1, fp
 8009684:	e618      	b.n	80092b8 <__ieee754_pow+0x340>
 8009686:	2400      	movs	r4, #0
 8009688:	e68a      	b.n	80093a0 <__ieee754_pow+0x428>
 800968a:	2601      	movs	r6, #1
 800968c:	e6a0      	b.n	80093d0 <__ieee754_pow+0x458>
 800968e:	bf00      	nop
 8009690:	4a454eef 	.word	0x4a454eef
 8009694:	3fca7e28 	.word	0x3fca7e28
 8009698:	93c9db65 	.word	0x93c9db65
 800969c:	3fcd864a 	.word	0x3fcd864a
 80096a0:	a91d4101 	.word	0xa91d4101
 80096a4:	3fd17460 	.word	0x3fd17460
 80096a8:	518f264d 	.word	0x518f264d
 80096ac:	3fd55555 	.word	0x3fd55555
 80096b0:	db6fabff 	.word	0xdb6fabff
 80096b4:	3fdb6db6 	.word	0x3fdb6db6
 80096b8:	33333303 	.word	0x33333303
 80096bc:	3fe33333 	.word	0x3fe33333
 80096c0:	e0000000 	.word	0xe0000000
 80096c4:	3feec709 	.word	0x3feec709
 80096c8:	dc3a03fd 	.word	0xdc3a03fd
 80096cc:	3feec709 	.word	0x3feec709
 80096d0:	145b01f5 	.word	0x145b01f5
 80096d4:	be3e2fe0 	.word	0xbe3e2fe0
 80096d8:	7ff00000 	.word	0x7ff00000
 80096dc:	43400000 	.word	0x43400000
 80096e0:	0003988e 	.word	0x0003988e
 80096e4:	000bb679 	.word	0x000bb679
 80096e8:	08009b98 	.word	0x08009b98
 80096ec:	3ff00000 	.word	0x3ff00000
 80096f0:	40080000 	.word	0x40080000
 80096f4:	08009b78 	.word	0x08009b78
 80096f8:	08009b88 	.word	0x08009b88
 80096fc:	a39a      	add	r3, pc, #616	@ (adr r3, 8009968 <__ieee754_pow+0x9f0>)
 80096fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009702:	4630      	mov	r0, r6
 8009704:	4639      	mov	r1, r7
 8009706:	f7f6 fd29 	bl	800015c <__adddf3>
 800970a:	4642      	mov	r2, r8
 800970c:	e9cd 0100 	strd	r0, r1, [sp]
 8009710:	464b      	mov	r3, r9
 8009712:	4620      	mov	r0, r4
 8009714:	4629      	mov	r1, r5
 8009716:	f7f6 fd1f 	bl	8000158 <__aeabi_dsub>
 800971a:	4602      	mov	r2, r0
 800971c:	460b      	mov	r3, r1
 800971e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009722:	f7f7 f961 	bl	80009e8 <__aeabi_dcmpgt>
 8009726:	2800      	cmp	r0, #0
 8009728:	f47f ae09 	bne.w	800933e <__ieee754_pow+0x3c6>
 800972c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009730:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8009734:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8009738:	fa43 fa0a 	asr.w	sl, r3, sl
 800973c:	44da      	add	sl, fp
 800973e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8009742:	489b      	ldr	r0, [pc, #620]	@ (80099b0 <__ieee754_pow+0xa38>)
 8009744:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8009748:	4108      	asrs	r0, r1
 800974a:	ea00 030a 	and.w	r3, r0, sl
 800974e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8009752:	f1c1 0114 	rsb	r1, r1, #20
 8009756:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800975a:	4640      	mov	r0, r8
 800975c:	fa4a fa01 	asr.w	sl, sl, r1
 8009760:	f1bb 0f00 	cmp.w	fp, #0
 8009764:	4649      	mov	r1, r9
 8009766:	f04f 0200 	mov.w	r2, #0
 800976a:	bfb8      	it	lt
 800976c:	f1ca 0a00 	rsblt	sl, sl, #0
 8009770:	f7f6 fcf2 	bl	8000158 <__aeabi_dsub>
 8009774:	4680      	mov	r8, r0
 8009776:	4689      	mov	r9, r1
 8009778:	2400      	movs	r4, #0
 800977a:	4632      	mov	r2, r6
 800977c:	463b      	mov	r3, r7
 800977e:	4640      	mov	r0, r8
 8009780:	4649      	mov	r1, r9
 8009782:	f7f6 fceb 	bl	800015c <__adddf3>
 8009786:	a37a      	add	r3, pc, #488	@ (adr r3, 8009970 <__ieee754_pow+0x9f8>)
 8009788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800978c:	4620      	mov	r0, r4
 800978e:	460d      	mov	r5, r1
 8009790:	f7f6 fe9a 	bl	80004c8 <__aeabi_dmul>
 8009794:	4642      	mov	r2, r8
 8009796:	464b      	mov	r3, r9
 8009798:	e9cd 0100 	strd	r0, r1, [sp]
 800979c:	4620      	mov	r0, r4
 800979e:	4629      	mov	r1, r5
 80097a0:	f7f6 fcda 	bl	8000158 <__aeabi_dsub>
 80097a4:	4602      	mov	r2, r0
 80097a6:	460b      	mov	r3, r1
 80097a8:	4630      	mov	r0, r6
 80097aa:	4639      	mov	r1, r7
 80097ac:	f7f6 fcd4 	bl	8000158 <__aeabi_dsub>
 80097b0:	a371      	add	r3, pc, #452	@ (adr r3, 8009978 <__ieee754_pow+0xa00>)
 80097b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097b6:	f7f6 fe87 	bl	80004c8 <__aeabi_dmul>
 80097ba:	a371      	add	r3, pc, #452	@ (adr r3, 8009980 <__ieee754_pow+0xa08>)
 80097bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097c0:	4680      	mov	r8, r0
 80097c2:	4689      	mov	r9, r1
 80097c4:	4620      	mov	r0, r4
 80097c6:	4629      	mov	r1, r5
 80097c8:	f7f6 fe7e 	bl	80004c8 <__aeabi_dmul>
 80097cc:	4602      	mov	r2, r0
 80097ce:	460b      	mov	r3, r1
 80097d0:	4640      	mov	r0, r8
 80097d2:	4649      	mov	r1, r9
 80097d4:	f7f6 fcc2 	bl	800015c <__adddf3>
 80097d8:	4604      	mov	r4, r0
 80097da:	460d      	mov	r5, r1
 80097dc:	4602      	mov	r2, r0
 80097de:	460b      	mov	r3, r1
 80097e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80097e4:	f7f6 fcba 	bl	800015c <__adddf3>
 80097e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097ec:	4680      	mov	r8, r0
 80097ee:	4689      	mov	r9, r1
 80097f0:	f7f6 fcb2 	bl	8000158 <__aeabi_dsub>
 80097f4:	4602      	mov	r2, r0
 80097f6:	460b      	mov	r3, r1
 80097f8:	4620      	mov	r0, r4
 80097fa:	4629      	mov	r1, r5
 80097fc:	f7f6 fcac 	bl	8000158 <__aeabi_dsub>
 8009800:	4642      	mov	r2, r8
 8009802:	4606      	mov	r6, r0
 8009804:	460f      	mov	r7, r1
 8009806:	464b      	mov	r3, r9
 8009808:	4640      	mov	r0, r8
 800980a:	4649      	mov	r1, r9
 800980c:	f7f6 fe5c 	bl	80004c8 <__aeabi_dmul>
 8009810:	a35d      	add	r3, pc, #372	@ (adr r3, 8009988 <__ieee754_pow+0xa10>)
 8009812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009816:	4604      	mov	r4, r0
 8009818:	460d      	mov	r5, r1
 800981a:	f7f6 fe55 	bl	80004c8 <__aeabi_dmul>
 800981e:	a35c      	add	r3, pc, #368	@ (adr r3, 8009990 <__ieee754_pow+0xa18>)
 8009820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009824:	f7f6 fc98 	bl	8000158 <__aeabi_dsub>
 8009828:	4622      	mov	r2, r4
 800982a:	462b      	mov	r3, r5
 800982c:	f7f6 fe4c 	bl	80004c8 <__aeabi_dmul>
 8009830:	a359      	add	r3, pc, #356	@ (adr r3, 8009998 <__ieee754_pow+0xa20>)
 8009832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009836:	f7f6 fc91 	bl	800015c <__adddf3>
 800983a:	4622      	mov	r2, r4
 800983c:	462b      	mov	r3, r5
 800983e:	f7f6 fe43 	bl	80004c8 <__aeabi_dmul>
 8009842:	a357      	add	r3, pc, #348	@ (adr r3, 80099a0 <__ieee754_pow+0xa28>)
 8009844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009848:	f7f6 fc86 	bl	8000158 <__aeabi_dsub>
 800984c:	4622      	mov	r2, r4
 800984e:	462b      	mov	r3, r5
 8009850:	f7f6 fe3a 	bl	80004c8 <__aeabi_dmul>
 8009854:	a354      	add	r3, pc, #336	@ (adr r3, 80099a8 <__ieee754_pow+0xa30>)
 8009856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800985a:	f7f6 fc7f 	bl	800015c <__adddf3>
 800985e:	4622      	mov	r2, r4
 8009860:	462b      	mov	r3, r5
 8009862:	f7f6 fe31 	bl	80004c8 <__aeabi_dmul>
 8009866:	4602      	mov	r2, r0
 8009868:	460b      	mov	r3, r1
 800986a:	4640      	mov	r0, r8
 800986c:	4649      	mov	r1, r9
 800986e:	f7f6 fc73 	bl	8000158 <__aeabi_dsub>
 8009872:	4604      	mov	r4, r0
 8009874:	460d      	mov	r5, r1
 8009876:	4602      	mov	r2, r0
 8009878:	460b      	mov	r3, r1
 800987a:	4640      	mov	r0, r8
 800987c:	4649      	mov	r1, r9
 800987e:	f7f6 fe23 	bl	80004c8 <__aeabi_dmul>
 8009882:	2200      	movs	r2, #0
 8009884:	e9cd 0100 	strd	r0, r1, [sp]
 8009888:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800988c:	4620      	mov	r0, r4
 800988e:	4629      	mov	r1, r5
 8009890:	f7f6 fc62 	bl	8000158 <__aeabi_dsub>
 8009894:	4602      	mov	r2, r0
 8009896:	460b      	mov	r3, r1
 8009898:	e9dd 0100 	ldrd	r0, r1, [sp]
 800989c:	f7f6 ff3e 	bl	800071c <__aeabi_ddiv>
 80098a0:	4632      	mov	r2, r6
 80098a2:	4604      	mov	r4, r0
 80098a4:	460d      	mov	r5, r1
 80098a6:	463b      	mov	r3, r7
 80098a8:	4640      	mov	r0, r8
 80098aa:	4649      	mov	r1, r9
 80098ac:	f7f6 fe0c 	bl	80004c8 <__aeabi_dmul>
 80098b0:	4632      	mov	r2, r6
 80098b2:	463b      	mov	r3, r7
 80098b4:	f7f6 fc52 	bl	800015c <__adddf3>
 80098b8:	4602      	mov	r2, r0
 80098ba:	460b      	mov	r3, r1
 80098bc:	4620      	mov	r0, r4
 80098be:	4629      	mov	r1, r5
 80098c0:	f7f6 fc4a 	bl	8000158 <__aeabi_dsub>
 80098c4:	4642      	mov	r2, r8
 80098c6:	464b      	mov	r3, r9
 80098c8:	f7f6 fc46 	bl	8000158 <__aeabi_dsub>
 80098cc:	4602      	mov	r2, r0
 80098ce:	460b      	mov	r3, r1
 80098d0:	2000      	movs	r0, #0
 80098d2:	4938      	ldr	r1, [pc, #224]	@ (80099b4 <__ieee754_pow+0xa3c>)
 80098d4:	f7f6 fc40 	bl	8000158 <__aeabi_dsub>
 80098d8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80098dc:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 80098e0:	da2e      	bge.n	8009940 <__ieee754_pow+0x9c8>
 80098e2:	4652      	mov	r2, sl
 80098e4:	f000 f870 	bl	80099c8 <scalbn>
 80098e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80098ec:	f7ff bbed 	b.w	80090ca <__ieee754_pow+0x152>
 80098f0:	4c31      	ldr	r4, [pc, #196]	@ (80099b8 <__ieee754_pow+0xa40>)
 80098f2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80098f6:	42a3      	cmp	r3, r4
 80098f8:	d91a      	bls.n	8009930 <__ieee754_pow+0x9b8>
 80098fa:	4b30      	ldr	r3, [pc, #192]	@ (80099bc <__ieee754_pow+0xa44>)
 80098fc:	440b      	add	r3, r1
 80098fe:	4303      	orrs	r3, r0
 8009900:	d009      	beq.n	8009916 <__ieee754_pow+0x99e>
 8009902:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009906:	2200      	movs	r2, #0
 8009908:	2300      	movs	r3, #0
 800990a:	f7f7 f84f 	bl	80009ac <__aeabi_dcmplt>
 800990e:	3800      	subs	r0, #0
 8009910:	bf18      	it	ne
 8009912:	2001      	movne	r0, #1
 8009914:	e444      	b.n	80091a0 <__ieee754_pow+0x228>
 8009916:	4642      	mov	r2, r8
 8009918:	464b      	mov	r3, r9
 800991a:	f7f6 fc1d 	bl	8000158 <__aeabi_dsub>
 800991e:	4632      	mov	r2, r6
 8009920:	463b      	mov	r3, r7
 8009922:	f7f7 f857 	bl	80009d4 <__aeabi_dcmpge>
 8009926:	2800      	cmp	r0, #0
 8009928:	d1eb      	bne.n	8009902 <__ieee754_pow+0x98a>
 800992a:	f8df a094 	ldr.w	sl, [pc, #148]	@ 80099c0 <__ieee754_pow+0xa48>
 800992e:	e6fd      	b.n	800972c <__ieee754_pow+0x7b4>
 8009930:	469a      	mov	sl, r3
 8009932:	4b24      	ldr	r3, [pc, #144]	@ (80099c4 <__ieee754_pow+0xa4c>)
 8009934:	459a      	cmp	sl, r3
 8009936:	f63f aef9 	bhi.w	800972c <__ieee754_pow+0x7b4>
 800993a:	f8dd a010 	ldr.w	sl, [sp, #16]
 800993e:	e71b      	b.n	8009778 <__ieee754_pow+0x800>
 8009940:	4621      	mov	r1, r4
 8009942:	e7d1      	b.n	80098e8 <__ieee754_pow+0x970>
 8009944:	2000      	movs	r0, #0
 8009946:	491b      	ldr	r1, [pc, #108]	@ (80099b4 <__ieee754_pow+0xa3c>)
 8009948:	f7ff bb34 	b.w	8008fb4 <__ieee754_pow+0x3c>
 800994c:	2000      	movs	r0, #0
 800994e:	2100      	movs	r1, #0
 8009950:	f7ff bb30 	b.w	8008fb4 <__ieee754_pow+0x3c>
 8009954:	4650      	mov	r0, sl
 8009956:	4659      	mov	r1, fp
 8009958:	f7ff bb2c 	b.w	8008fb4 <__ieee754_pow+0x3c>
 800995c:	460c      	mov	r4, r1
 800995e:	f7ff bb79 	b.w	8009054 <__ieee754_pow+0xdc>
 8009962:	2400      	movs	r4, #0
 8009964:	f7ff bb64 	b.w	8009030 <__ieee754_pow+0xb8>
 8009968:	652b82fe 	.word	0x652b82fe
 800996c:	3c971547 	.word	0x3c971547
 8009970:	00000000 	.word	0x00000000
 8009974:	3fe62e43 	.word	0x3fe62e43
 8009978:	fefa39ef 	.word	0xfefa39ef
 800997c:	3fe62e42 	.word	0x3fe62e42
 8009980:	0ca86c39 	.word	0x0ca86c39
 8009984:	be205c61 	.word	0xbe205c61
 8009988:	72bea4d0 	.word	0x72bea4d0
 800998c:	3e663769 	.word	0x3e663769
 8009990:	c5d26bf1 	.word	0xc5d26bf1
 8009994:	3ebbbd41 	.word	0x3ebbbd41
 8009998:	af25de2c 	.word	0xaf25de2c
 800999c:	3f11566a 	.word	0x3f11566a
 80099a0:	16bebd93 	.word	0x16bebd93
 80099a4:	3f66c16c 	.word	0x3f66c16c
 80099a8:	5555553e 	.word	0x5555553e
 80099ac:	3fc55555 	.word	0x3fc55555
 80099b0:	fff00000 	.word	0xfff00000
 80099b4:	3ff00000 	.word	0x3ff00000
 80099b8:	4090cbff 	.word	0x4090cbff
 80099bc:	3f6f3400 	.word	0x3f6f3400
 80099c0:	4090cc00 	.word	0x4090cc00
 80099c4:	3fe00000 	.word	0x3fe00000

080099c8 <scalbn>:
 80099c8:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 80099cc:	4616      	mov	r6, r2
 80099ce:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80099d2:	4683      	mov	fp, r0
 80099d4:	468c      	mov	ip, r1
 80099d6:	460b      	mov	r3, r1
 80099d8:	b982      	cbnz	r2, 80099fc <scalbn+0x34>
 80099da:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80099de:	4303      	orrs	r3, r0
 80099e0:	d039      	beq.n	8009a56 <scalbn+0x8e>
 80099e2:	4b2f      	ldr	r3, [pc, #188]	@ (8009aa0 <scalbn+0xd8>)
 80099e4:	2200      	movs	r2, #0
 80099e6:	f7f6 fd6f 	bl	80004c8 <__aeabi_dmul>
 80099ea:	4b2e      	ldr	r3, [pc, #184]	@ (8009aa4 <scalbn+0xdc>)
 80099ec:	4683      	mov	fp, r0
 80099ee:	429e      	cmp	r6, r3
 80099f0:	468c      	mov	ip, r1
 80099f2:	da0d      	bge.n	8009a10 <scalbn+0x48>
 80099f4:	a326      	add	r3, pc, #152	@ (adr r3, 8009a90 <scalbn+0xc8>)
 80099f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099fa:	e01b      	b.n	8009a34 <scalbn+0x6c>
 80099fc:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 8009a00:	42ba      	cmp	r2, r7
 8009a02:	d109      	bne.n	8009a18 <scalbn+0x50>
 8009a04:	4602      	mov	r2, r0
 8009a06:	f7f6 fba9 	bl	800015c <__adddf3>
 8009a0a:	4683      	mov	fp, r0
 8009a0c:	468c      	mov	ip, r1
 8009a0e:	e022      	b.n	8009a56 <scalbn+0x8e>
 8009a10:	460b      	mov	r3, r1
 8009a12:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009a16:	3a36      	subs	r2, #54	@ 0x36
 8009a18:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8009a1c:	428e      	cmp	r6, r1
 8009a1e:	dd0c      	ble.n	8009a3a <scalbn+0x72>
 8009a20:	a31d      	add	r3, pc, #116	@ (adr r3, 8009a98 <scalbn+0xd0>)
 8009a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a26:	461c      	mov	r4, r3
 8009a28:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 8009a2c:	f361 74df 	bfi	r4, r1, #31, #1
 8009a30:	4621      	mov	r1, r4
 8009a32:	481d      	ldr	r0, [pc, #116]	@ (8009aa8 <scalbn+0xe0>)
 8009a34:	f7f6 fd48 	bl	80004c8 <__aeabi_dmul>
 8009a38:	e7e7      	b.n	8009a0a <scalbn+0x42>
 8009a3a:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8009a3e:	4432      	add	r2, r6
 8009a40:	428a      	cmp	r2, r1
 8009a42:	dced      	bgt.n	8009a20 <scalbn+0x58>
 8009a44:	2a00      	cmp	r2, #0
 8009a46:	dd0a      	ble.n	8009a5e <scalbn+0x96>
 8009a48:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009a4c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8009a50:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009a54:	46ac      	mov	ip, r5
 8009a56:	4658      	mov	r0, fp
 8009a58:	4661      	mov	r1, ip
 8009a5a:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8009a5e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8009a62:	da09      	bge.n	8009a78 <scalbn+0xb0>
 8009a64:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 8009a68:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 8009a6c:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 8009a70:	480e      	ldr	r0, [pc, #56]	@ (8009aac <scalbn+0xe4>)
 8009a72:	f041 011f 	orr.w	r1, r1, #31
 8009a76:	e7bd      	b.n	80099f4 <scalbn+0x2c>
 8009a78:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009a7c:	3236      	adds	r2, #54	@ 0x36
 8009a7e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8009a82:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009a86:	4658      	mov	r0, fp
 8009a88:	4629      	mov	r1, r5
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	4b08      	ldr	r3, [pc, #32]	@ (8009ab0 <scalbn+0xe8>)
 8009a8e:	e7d1      	b.n	8009a34 <scalbn+0x6c>
 8009a90:	c2f8f359 	.word	0xc2f8f359
 8009a94:	01a56e1f 	.word	0x01a56e1f
 8009a98:	8800759c 	.word	0x8800759c
 8009a9c:	7e37e43c 	.word	0x7e37e43c
 8009aa0:	43500000 	.word	0x43500000
 8009aa4:	ffff3cb0 	.word	0xffff3cb0
 8009aa8:	8800759c 	.word	0x8800759c
 8009aac:	c2f8f359 	.word	0xc2f8f359
 8009ab0:	3c900000 	.word	0x3c900000

08009ab4 <with_errno>:
 8009ab4:	b570      	push	{r4, r5, r6, lr}
 8009ab6:	4604      	mov	r4, r0
 8009ab8:	460d      	mov	r5, r1
 8009aba:	4616      	mov	r6, r2
 8009abc:	f7fe ffb6 	bl	8008a2c <__errno>
 8009ac0:	4629      	mov	r1, r5
 8009ac2:	6006      	str	r6, [r0, #0]
 8009ac4:	4620      	mov	r0, r4
 8009ac6:	bd70      	pop	{r4, r5, r6, pc}

08009ac8 <xflow>:
 8009ac8:	b513      	push	{r0, r1, r4, lr}
 8009aca:	4604      	mov	r4, r0
 8009acc:	4619      	mov	r1, r3
 8009ace:	4610      	mov	r0, r2
 8009ad0:	b10c      	cbz	r4, 8009ad6 <xflow+0xe>
 8009ad2:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009ad6:	e9cd 2300 	strd	r2, r3, [sp]
 8009ada:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ade:	f7f6 fcf3 	bl	80004c8 <__aeabi_dmul>
 8009ae2:	2222      	movs	r2, #34	@ 0x22
 8009ae4:	b002      	add	sp, #8
 8009ae6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009aea:	f7ff bfe3 	b.w	8009ab4 <with_errno>

08009aee <__math_uflow>:
 8009aee:	2200      	movs	r2, #0
 8009af0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009af4:	f7ff bfe8 	b.w	8009ac8 <xflow>

08009af8 <__math_oflow>:
 8009af8:	2200      	movs	r2, #0
 8009afa:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 8009afe:	f7ff bfe3 	b.w	8009ac8 <xflow>
	...

08009b04 <_init>:
 8009b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b06:	bf00      	nop
 8009b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b0a:	bc08      	pop	{r3}
 8009b0c:	469e      	mov	lr, r3
 8009b0e:	4770      	bx	lr

08009b10 <_fini>:
 8009b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b12:	bf00      	nop
 8009b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b16:	bc08      	pop	{r3}
 8009b18:	469e      	mov	lr, r3
 8009b1a:	4770      	bx	lr
