// Seed: 2253556408
module module_0 (
    input tri0  id_0,
    input wire  id_1,
    input tri0  id_2,
    input uwire id_3
);
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1
);
  assign id_0 = id_1 & 1'b0 & id_1 * ~id_1;
  wire id_3;
  module_0(
      id_1, id_1, id_1, id_1
  );
  wire id_4;
endmodule
module module_2 (
    input tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input wor id_3,
    input supply1 id_4
);
  wire id_6;
  module_0(
      id_2, id_0, id_2, id_3
  );
endmodule
module module_3 (
    input tri0 id_0,
    output supply1 id_1,
    output tri id_2,
    input wire id_3
);
  module_0(
      id_3, id_0, id_3, id_3
  );
endmodule
