#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fbf5e402470 .scope module, "C9_5_short_test" "C9_5_short_test" 2 1;
 .timescale 0 0;
v0x7fbf5e412c10_0 .net "F", 0 0, L_0x7fbf5e4131b0;  1 drivers
v0x7fbf5e412cb0_0 .var "in1", 0 0;
v0x7fbf5e412d60_0 .var "in2", 0 0;
v0x7fbf5e412e30_0 .var "in3", 0 0;
S_0x7fbf5e4025d0 .scope module, "DUT" "C9_5_short" 2 6, 3 1 0, S_0x7fbf5e402470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /OUTPUT 1 "F"
L_0x7fbf5e412ee0/d .functor NOT 1, v0x7fbf5e412d60_0, C4<0>, C4<0>, C4<0>;
L_0x7fbf5e412ee0 .delay 1 (1,1,1) L_0x7fbf5e412ee0/d;
L_0x7fbf5e412ff0/d .functor AND 1, L_0x7fbf5e412ee0, v0x7fbf5e412e30_0, C4<1>, C4<1>;
L_0x7fbf5e412ff0 .delay 1 (2,2,2) L_0x7fbf5e412ff0/d;
L_0x7fbf5e4131b0/d .functor OR 1, v0x7fbf5e412cb0_0, L_0x7fbf5e412ff0, C4<0>, C4<0>;
L_0x7fbf5e4131b0 .delay 1 (2,2,2) L_0x7fbf5e4131b0/d;
v0x7fbf5e4027e0_0 .net "A", 0 0, v0x7fbf5e412cb0_0;  1 drivers
v0x7fbf5e412860_0 .net "B", 0 0, v0x7fbf5e412d60_0;  1 drivers
v0x7fbf5e412900_0 .net "C", 0 0, v0x7fbf5e412e30_0;  1 drivers
v0x7fbf5e4129b0_0 .net "F", 0 0, L_0x7fbf5e4131b0;  alias, 1 drivers
v0x7fbf5e412a50_0 .net "notB", 0 0, L_0x7fbf5e412ee0;  1 drivers
v0x7fbf5e412b30_0 .net "notBandC", 0 0, L_0x7fbf5e412ff0;  1 drivers
    .scope S_0x7fbf5e402470;
T_0 ;
    %vpi_call 2 10 "$display", "circuit-short" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbf5e412cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbf5e412d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbf5e412e30_0, 0;
    %delay 7, 0;
    %vpi_call 2 16 "$display", "in1 = %d, in2 = %d, in3 = %d, F = %d", v0x7fbf5e412cb0_0, v0x7fbf5e412d60_0, v0x7fbf5e412e30_0, v0x7fbf5e412c10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbf5e412cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbf5e412d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbf5e412e30_0, 0;
    %delay 7, 0;
    %vpi_call 2 22 "$display", "in1 = %d, in2 = %d, in3 = %d, F = %d", v0x7fbf5e412cb0_0, v0x7fbf5e412d60_0, v0x7fbf5e412e30_0, v0x7fbf5e412c10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbf5e412cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbf5e412d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbf5e412e30_0, 0;
    %delay 7, 0;
    %vpi_call 2 28 "$display", "in1 = %d, in2 = %d, in3 = %d, F = %d", v0x7fbf5e412cb0_0, v0x7fbf5e412d60_0, v0x7fbf5e412e30_0, v0x7fbf5e412c10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbf5e412cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbf5e412d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbf5e412e30_0, 0;
    %delay 7, 0;
    %vpi_call 2 34 "$display", "in1 = %d, in2 = %d, in3 = %d, F = %d", v0x7fbf5e412cb0_0, v0x7fbf5e412d60_0, v0x7fbf5e412e30_0, v0x7fbf5e412c10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbf5e412cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbf5e412d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbf5e412e30_0, 0;
    %delay 7, 0;
    %vpi_call 2 40 "$display", "in1 = %d, in2 = %d, in3 = %d, F = %d", v0x7fbf5e412cb0_0, v0x7fbf5e412d60_0, v0x7fbf5e412e30_0, v0x7fbf5e412c10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbf5e412cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbf5e412d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbf5e412e30_0, 0;
    %delay 7, 0;
    %vpi_call 2 46 "$display", "in1 = %d, in2 = %d, in3 = %d, F = %d", v0x7fbf5e412cb0_0, v0x7fbf5e412d60_0, v0x7fbf5e412e30_0, v0x7fbf5e412c10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbf5e412cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbf5e412d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbf5e412e30_0, 0;
    %delay 7, 0;
    %vpi_call 2 52 "$display", "in1 = %d, in2 = %d, in3 = %d, F = %d", v0x7fbf5e412cb0_0, v0x7fbf5e412d60_0, v0x7fbf5e412e30_0, v0x7fbf5e412c10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbf5e412cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbf5e412d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbf5e412e30_0, 0;
    %delay 7, 0;
    %vpi_call 2 58 "$display", "in1 = %d, in2 = %d, in3 = %d, F = %d", v0x7fbf5e412cb0_0, v0x7fbf5e412d60_0, v0x7fbf5e412e30_0, v0x7fbf5e412c10_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "C9-5-short-test.v";
    "C9-5-short.v";
