<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/pol/Documents/KMITL/year3/project1/BluetoothToSevensegment/tmp/fpga_project/impl/gwsynthesis/fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/pol/Documents/KMITL/year3/project1/BluetoothToSevensegment/tmp/fpga_project/src/fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun May 26 22:02:49 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>203</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>122</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.000
<td>0.000</td>
<td>16.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>myPll/rpll_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>30.000(MHz)</td>
<td>109.703(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>24.218</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_12_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>8.715</td>
</tr>
<tr>
<td>2</td>
<td>24.252</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_5_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>8.682</td>
</tr>
<tr>
<td>3</td>
<td>24.280</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_11_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>8.653</td>
</tr>
<tr>
<td>4</td>
<td>24.288</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_1_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>8.645</td>
</tr>
<tr>
<td>5</td>
<td>24.498</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_6_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>8.435</td>
</tr>
<tr>
<td>6</td>
<td>24.562</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_7_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>8.372</td>
</tr>
<tr>
<td>7</td>
<td>24.681</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_2_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>8.252</td>
</tr>
<tr>
<td>8</td>
<td>24.681</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_10_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>8.252</td>
</tr>
<tr>
<td>9</td>
<td>24.691</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_9_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>8.242</td>
</tr>
<tr>
<td>10</td>
<td>24.725</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_4_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>8.209</td>
</tr>
<tr>
<td>11</td>
<td>25.051</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_3_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>7.883</td>
</tr>
<tr>
<td>12</td>
<td>25.166</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_8_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>7.767</td>
</tr>
<tr>
<td>13</td>
<td>25.230</td>
<td>uart_m/rxState_0_s1/Q</td>
<td>uart_m/rxState_1_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>8.060</td>
</tr>
<tr>
<td>14</td>
<td>26.183</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_0_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>6.751</td>
</tr>
<tr>
<td>15</td>
<td>26.263</td>
<td>uart_m/rxCounter_9_s1/Q</td>
<td>uart_m/rxState_2_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>7.027</td>
</tr>
<tr>
<td>16</td>
<td>26.263</td>
<td>uart_m/rxCounter_9_s1/Q</td>
<td>uart_m/rxState_0_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>7.027</td>
</tr>
<tr>
<td>17</td>
<td>26.516</td>
<td>uart_m/rxCounter_9_s1/Q</td>
<td>uart_m/byteReady_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>6.774</td>
</tr>
<tr>
<td>18</td>
<td>26.712</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_1_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>6.578</td>
</tr>
<tr>
<td>19</td>
<td>26.712</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_6_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>6.578</td>
</tr>
<tr>
<td>20</td>
<td>26.712</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_7_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>6.578</td>
</tr>
<tr>
<td>21</td>
<td>27.077</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_2_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>6.213</td>
</tr>
<tr>
<td>22</td>
<td>27.077</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_8_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>6.213</td>
</tr>
<tr>
<td>23</td>
<td>27.077</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_9_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>6.213</td>
</tr>
<tr>
<td>24</td>
<td>27.077</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_10_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>6.213</td>
</tr>
<tr>
<td>25</td>
<td>27.087</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_0_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>6.203</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>uart_m/rxCounter_12_s1/Q</td>
<td>uart_m/rxCounter_12_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>uart_m/rxBitNumber_2_s0/Q</td>
<td>uart_m/rxBitNumber_2_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>uart_m/rxCounter_5_s1/Q</td>
<td>uart_m/rxCounter_5_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>uart_m/rxCounter_10_s1/Q</td>
<td>uart_m/rxCounter_10_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>uart_m/rxBitNumber_1_s0/Q</td>
<td>uart_m/rxBitNumber_1_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.710</td>
<td>uart_m/rxCounter_6_s1/Q</td>
<td>uart_m/rxCounter_6_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>7</td>
<td>0.710</td>
<td>uart_m/rxCounter_7_s1/Q</td>
<td>uart_m/rxCounter_7_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>8</td>
<td>0.711</td>
<td>uart_m/rxCounter_0_s1/Q</td>
<td>uart_m/rxCounter_0_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>9</td>
<td>0.711</td>
<td>uart_m/rxState_0_s1/Q</td>
<td>uart_m/rxState_0_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>10</td>
<td>0.714</td>
<td>uart_m/rxState_1_s1/Q</td>
<td>uart_m/rxState_1_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>11</td>
<td>0.892</td>
<td>uart_m/rxCounter_2_s1/Q</td>
<td>uart_m/rxCounter_2_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>12</td>
<td>0.940</td>
<td>uart_m/dataIn_2_s0/Q</td>
<td>uart_m/dataIn_1_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.940</td>
</tr>
<tr>
<td>13</td>
<td>0.940</td>
<td>uart_m/dataIn_4_s0/Q</td>
<td>uart_m/dataIn_3_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.940</td>
</tr>
<tr>
<td>14</td>
<td>0.940</td>
<td>uart_m/dataIn_6_s0/Q</td>
<td>uart_m/dataIn_5_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.940</td>
</tr>
<tr>
<td>15</td>
<td>0.956</td>
<td>uart_m/dataIn_1_s0/Q</td>
<td>uart_m/dataIn_0_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.956</td>
</tr>
<tr>
<td>16</td>
<td>0.956</td>
<td>uart_m/dataIn_3_s0/Q</td>
<td>uart_m/dataIn_2_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.956</td>
</tr>
<tr>
<td>17</td>
<td>0.956</td>
<td>uart_m/dataIn_7_s0/Q</td>
<td>uart_m/dataIn_6_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.956</td>
</tr>
<tr>
<td>18</td>
<td>0.963</td>
<td>uart_m/rxState_1_s1/Q</td>
<td>uart_m/rxBitNumber_0_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.963</td>
</tr>
<tr>
<td>19</td>
<td>0.972</td>
<td>uart_m/rxState_2_s1/Q</td>
<td>uart_m/byteReady_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.972</td>
</tr>
<tr>
<td>20</td>
<td>0.975</td>
<td>uart_m/rxCounter_0_s1/Q</td>
<td>uart_m/rxCounter_1_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.975</td>
</tr>
<tr>
<td>21</td>
<td>0.983</td>
<td>r_sync_0_s0/Q</td>
<td>r_sync_1_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.983</td>
</tr>
<tr>
<td>22</td>
<td>1.061</td>
<td>uart_m/rxCounter_4_s1/Q</td>
<td>uart_m/rxCounter_4_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>23</td>
<td>1.061</td>
<td>uart_m/rxCounter_8_s1/Q</td>
<td>uart_m/rxCounter_8_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>24</td>
<td>1.061</td>
<td>uart_m/rxCounter_11_s1/Q</td>
<td>uart_m/rxCounter_11_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>25</td>
<td>1.062</td>
<td>uart_m/rxCounter_9_s1/Q</td>
<td>uart_m/rxCounter_9_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_m/rxBitNumber_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_m/dataIn_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_m/leds_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_m/rxCounter_6_s1</td>
</tr>
<tr>
<td>6</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_m/rxCounter_7_s1</td>
</tr>
<tr>
<td>7</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_m/leds_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_m/rxCounter_8_s1</td>
</tr>
<tr>
<td>9</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_m/rxCounter_9_s1</td>
</tr>
<tr>
<td>10</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_m/dataIn_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.848</td>
<td>3.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>7.463</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>8.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>9.427</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>uart_m/n153_s12/I3</td>
</tr>
<tr>
<td>10.526</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">uart_m/n153_s12/F</td>
</tr>
<tr>
<td>10.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>uart_m/rxCounter_12_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>uart_m/rxCounter_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 32.402%; route: 5.433, 62.339%; tC2Q: 0.458, 5.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.848</td>
<td>3.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>7.463</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>8.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>9.394</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>uart_m/n160_s11/I3</td>
</tr>
<tr>
<td>10.493</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">uart_m/n160_s11/F</td>
</tr>
<tr>
<td>10.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>uart_m/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>uart_m/rxCounter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 32.529%; route: 5.399, 62.192%; tC2Q: 0.458, 5.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.848</td>
<td>3.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>7.463</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>8.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>9.432</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>uart_m/n154_s11/I2</td>
</tr>
<tr>
<td>10.464</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">uart_m/n154_s11/F</td>
</tr>
<tr>
<td>10.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>uart_m/rxCounter_11_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>uart_m/rxCounter_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 31.862%; route: 5.438, 62.842%; tC2Q: 0.458, 5.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.848</td>
<td>3.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>7.463</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>8.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>9.424</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>uart_m/n164_s11/I2</td>
</tr>
<tr>
<td>10.456</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n164_s11/F</td>
</tr>
<tr>
<td>10.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>uart_m/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>uart_m/rxCounter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 31.890%; route: 5.430, 62.809%; tC2Q: 0.458, 5.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.848</td>
<td>3.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>7.463</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>8.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>9.424</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>uart_m/n159_s11/I2</td>
</tr>
<tr>
<td>10.246</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">uart_m/n159_s11/F</td>
</tr>
<tr>
<td>10.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>uart_m/rxCounter_6_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>uart_m/rxCounter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.547, 30.194%; route: 5.430, 64.373%; tC2Q: 0.458, 5.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.848</td>
<td>3.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>7.463</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>8.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>9.084</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_m/n158_s11/I3</td>
</tr>
<tr>
<td>10.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">uart_m/n158_s11/F</td>
</tr>
<tr>
<td>10.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_m/rxCounter_7_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_m/rxCounter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 33.732%; route: 5.089, 60.793%; tC2Q: 0.458, 5.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.848</td>
<td>3.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>7.463</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>8.524</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>8.964</td>
<td>0.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>uart_m/n163_s11/I3</td>
</tr>
<tr>
<td>10.063</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">uart_m/n163_s11/F</td>
</tr>
<tr>
<td>10.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>uart_m/rxCounter_2_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>uart_m/rxCounter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.786, 33.761%; route: 5.008, 60.685%; tC2Q: 0.458, 5.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.848</td>
<td>3.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>7.463</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>8.524</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>8.964</td>
<td>0.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>uart_m/n155_s11/I3</td>
</tr>
<tr>
<td>10.063</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">uart_m/n155_s11/F</td>
</tr>
<tr>
<td>10.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>uart_m/rxCounter_10_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>uart_m/rxCounter_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.786, 33.761%; route: 5.008, 60.685%; tC2Q: 0.458, 5.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.848</td>
<td>3.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>7.463</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>8.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>9.427</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>uart_m/n156_s12/I3</td>
</tr>
<tr>
<td>10.053</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">uart_m/n156_s12/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>uart_m/rxCounter_9_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>uart_m/rxCounter_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.351, 28.523%; route: 5.433, 65.916%; tC2Q: 0.458, 5.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.848</td>
<td>3.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>7.463</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>8.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>9.394</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>uart_m/n161_s11/I2</td>
</tr>
<tr>
<td>10.020</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">uart_m/n161_s11/F</td>
</tr>
<tr>
<td>10.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>uart_m/rxCounter_4_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>uart_m/rxCounter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.351, 28.641%; route: 5.399, 65.776%; tC2Q: 0.458, 5.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.848</td>
<td>3.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>7.463</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>8.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>8.595</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>uart_m/n162_s11/I2</td>
</tr>
<tr>
<td>9.694</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">uart_m/n162_s11/F</td>
</tr>
<tr>
<td>9.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>uart_m/rxCounter_3_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>uart_m/rxCounter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 35.825%; route: 4.600, 58.360%; tC2Q: 0.458, 5.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.848</td>
<td>3.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>7.463</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>8.524</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>8.952</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>uart_m/n157_s11/I3</td>
</tr>
<tr>
<td>9.578</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n157_s11/F</td>
</tr>
<tr>
<td>9.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>uart_m/rxCounter_8_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>uart_m/rxCounter_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.313, 29.778%; route: 4.996, 64.321%; tC2Q: 0.458, 5.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxState_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxState_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>uart_m/rxState_0_s1/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxState_0_s1/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>uart_m/n153_s17/I3</td>
</tr>
<tr>
<td>4.492</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">uart_m/n153_s17/F</td>
</tr>
<tr>
<td>4.911</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>uart_m/n153_s15/I2</td>
</tr>
<tr>
<td>6.010</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">uart_m/n153_s15/F</td>
</tr>
<tr>
<td>6.511</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][B]</td>
<td>uart_m/rxState_1_s4/I3</td>
</tr>
<tr>
<td>7.333</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C24[3][B]</td>
<td style=" background: #97FFFF;">uart_m/rxState_1_s4/F</td>
</tr>
<tr>
<td>8.473</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td>uart_m/rxState_1_s3/I0</td>
</tr>
<tr>
<td>9.534</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td style=" background: #97FFFF;">uart_m/rxState_1_s3/F</td>
</tr>
<tr>
<td>9.871</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxState_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>uart_m/rxState_1_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>uart_m/rxState_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.043, 50.164%; route: 3.558, 44.150%; tC2Q: 0.458, 5.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.848</td>
<td>3.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>7.463</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>uart_m/n165_s12/I3</td>
</tr>
<tr>
<td>8.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">uart_m/n165_s12/F</td>
</tr>
<tr>
<td>8.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>uart_m/rxCounter_0_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>uart_m/rxCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.725, 25.553%; route: 4.567, 67.658%; tC2Q: 0.458, 6.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxState_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>uart_m/rxCounter_9_s1/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_9_s1/Q</td>
</tr>
<tr>
<td>3.106</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>uart_m/rxState_0_s8/I3</td>
</tr>
<tr>
<td>4.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxState_0_s8/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td>uart_m/rxState_0_s5/I3</td>
</tr>
<tr>
<td>5.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C22[3][B]</td>
<td style=" background: #97FFFF;">uart_m/rxState_0_s5/F</td>
</tr>
<tr>
<td>6.398</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>uart_m/rxState_1_s5/I1</td>
</tr>
<tr>
<td>7.430</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C24[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxState_1_s5/F</td>
</tr>
<tr>
<td>7.441</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>uart_m/rxState_0_s4/I0</td>
</tr>
<tr>
<td>8.502</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">uart_m/rxState_0_s4/F</td>
</tr>
<tr>
<td>8.838</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxState_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>uart_m/rxState_2_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>uart_m/rxState_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.751, 53.378%; route: 2.818, 40.100%; tC2Q: 0.458, 6.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxState_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>uart_m/rxCounter_9_s1/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_9_s1/Q</td>
</tr>
<tr>
<td>3.106</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>uart_m/rxState_0_s8/I3</td>
</tr>
<tr>
<td>4.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxState_0_s8/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td>uart_m/rxState_0_s5/I3</td>
</tr>
<tr>
<td>5.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C22[3][B]</td>
<td style=" background: #97FFFF;">uart_m/rxState_0_s5/F</td>
</tr>
<tr>
<td>6.398</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>uart_m/rxState_1_s5/I1</td>
</tr>
<tr>
<td>7.430</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C24[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxState_1_s5/F</td>
</tr>
<tr>
<td>7.441</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>uart_m/rxState_0_s4/I0</td>
</tr>
<tr>
<td>8.502</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">uart_m/rxState_0_s4/F</td>
</tr>
<tr>
<td>8.838</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxState_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>uart_m/rxState_0_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>uart_m/rxState_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.751, 53.378%; route: 2.818, 40.100%; tC2Q: 0.458, 6.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/byteReady_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>uart_m/rxCounter_9_s1/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_9_s1/Q</td>
</tr>
<tr>
<td>3.106</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>uart_m/rxState_0_s8/I3</td>
</tr>
<tr>
<td>4.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxState_0_s8/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td>uart_m/rxState_0_s5/I3</td>
</tr>
<tr>
<td>5.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C22[3][B]</td>
<td style=" background: #97FFFF;">uart_m/rxState_0_s5/F</td>
</tr>
<tr>
<td>6.398</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>uart_m/n157_s12/I1</td>
</tr>
<tr>
<td>7.430</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">uart_m/n157_s12/F</td>
</tr>
<tr>
<td>7.446</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>uart_m/byteReady_s3/I1</td>
</tr>
<tr>
<td>8.248</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">uart_m/byteReady_s3/F</td>
</tr>
<tr>
<td>8.585</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">uart_m/byteReady_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>uart_m/byteReady_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>uart_m/byteReady_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.492, 51.552%; route: 2.823, 41.681%; tC2Q: 0.458, 6.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.859</td>
<td>3.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>uart_m/rxCounter_12_s3/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxCounter_12_s3/F</td>
</tr>
<tr>
<td>8.389</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>uart_m/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>uart_m/rxCounter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 15.597%; route: 5.094, 77.435%; tC2Q: 0.458, 6.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.859</td>
<td>3.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>uart_m/rxCounter_12_s3/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxCounter_12_s3/F</td>
</tr>
<tr>
<td>8.389</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>uart_m/rxCounter_6_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>uart_m/rxCounter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 15.597%; route: 5.094, 77.435%; tC2Q: 0.458, 6.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.859</td>
<td>3.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>uart_m/rxCounter_12_s3/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxCounter_12_s3/F</td>
</tr>
<tr>
<td>8.389</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_m/rxCounter_7_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_m/rxCounter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 15.597%; route: 5.094, 77.435%; tC2Q: 0.458, 6.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.859</td>
<td>3.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>uart_m/rxCounter_12_s3/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxCounter_12_s3/F</td>
</tr>
<tr>
<td>8.024</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>uart_m/rxCounter_2_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>uart_m/rxCounter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 16.513%; route: 4.729, 76.110%; tC2Q: 0.458, 7.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.859</td>
<td>3.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>uart_m/rxCounter_12_s3/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxCounter_12_s3/F</td>
</tr>
<tr>
<td>8.024</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>uart_m/rxCounter_8_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>uart_m/rxCounter_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 16.513%; route: 4.729, 76.110%; tC2Q: 0.458, 7.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.859</td>
<td>3.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>uart_m/rxCounter_12_s3/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxCounter_12_s3/F</td>
</tr>
<tr>
<td>8.024</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>uart_m/rxCounter_9_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>uart_m/rxCounter_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 16.513%; route: 4.729, 76.110%; tC2Q: 0.458, 7.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.859</td>
<td>3.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>uart_m/rxCounter_12_s3/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxCounter_12_s3/F</td>
</tr>
<tr>
<td>8.024</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>uart_m/rxCounter_10_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>uart_m/rxCounter_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 16.513%; route: 4.729, 76.110%; tC2Q: 0.458, 7.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.859</td>
<td>3.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>uart_m/rxCounter_12_s3/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxCounter_12_s3/F</td>
</tr>
<tr>
<td>8.014</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>uart_m/rxCounter_0_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>uart_m/rxCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 16.540%; route: 4.719, 76.071%; tC2Q: 0.458, 7.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>uart_m/rxCounter_12_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_12_s1/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>uart_m/n153_s12/I2</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">uart_m/n153_s12/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>uart_m/rxCounter_12_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>uart_m/rxCounter_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxBitNumber_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxBitNumber_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>uart_m/rxBitNumber_2_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxBitNumber_2_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>uart_m/n179_s9/I2</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" background: #97FFFF;">uart_m/n179_s9/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxBitNumber_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>uart_m/rxBitNumber_2_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>uart_m/rxBitNumber_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>uart_m/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>2.088</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>uart_m/n160_s11/I2</td>
</tr>
<tr>
<td>2.460</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">uart_m/n160_s11/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>uart_m/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>uart_m/rxCounter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>uart_m/rxCounter_10_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_10_s1/Q</td>
</tr>
<tr>
<td>2.088</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>uart_m/n155_s11/I2</td>
</tr>
<tr>
<td>2.460</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">uart_m/n155_s11/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>uart_m/rxCounter_10_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>uart_m/rxCounter_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxBitNumber_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxBitNumber_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>uart_m/rxBitNumber_1_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxBitNumber_1_s0/Q</td>
</tr>
<tr>
<td>2.088</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>uart_m/n180_s9/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">uart_m/n180_s9/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxBitNumber_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>uart_m/rxBitNumber_1_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>uart_m/rxBitNumber_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>uart_m/rxCounter_6_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_6_s1/Q</td>
</tr>
<tr>
<td>2.090</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>uart_m/n159_s11/I0</td>
</tr>
<tr>
<td>2.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">uart_m/n159_s11/F</td>
</tr>
<tr>
<td>2.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>uart_m/rxCounter_6_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>uart_m/rxCounter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_m/rxCounter_7_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_7_s1/Q</td>
</tr>
<tr>
<td>2.090</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_m/n158_s11/I2</td>
</tr>
<tr>
<td>2.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">uart_m/n158_s11/F</td>
</tr>
<tr>
<td>2.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_m/rxCounter_7_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_m/rxCounter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>uart_m/rxCounter_0_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_0_s1/Q</td>
</tr>
<tr>
<td>2.091</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>uart_m/n165_s12/I0</td>
</tr>
<tr>
<td>2.463</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">uart_m/n165_s12/F</td>
</tr>
<tr>
<td>2.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>uart_m/rxCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>uart_m/rxCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxState_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxState_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>uart_m/rxState_0_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxState_0_s1/Q</td>
</tr>
<tr>
<td>2.091</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>uart_m/n169_s21/I0</td>
</tr>
<tr>
<td>2.463</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">uart_m/n169_s21/F</td>
</tr>
<tr>
<td>2.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxState_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>uart_m/rxState_0_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>uart_m/rxState_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxState_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>uart_m/rxState_1_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxState_1_s1/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>uart_m/n168_s18/I2</td>
</tr>
<tr>
<td>2.465</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">uart_m/n168_s18/F</td>
</tr>
<tr>
<td>2.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxState_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>uart_m/rxState_1_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>uart_m/rxState_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>uart_m/rxCounter_2_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_2_s1/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>uart_m/n163_s11/I2</td>
</tr>
<tr>
<td>2.643</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">uart_m/n163_s11/F</td>
</tr>
<tr>
<td>2.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>uart_m/rxCounter_2_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>uart_m/rxCounter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>uart_m/dataIn_2_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C27[2][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_2_s0/Q</td>
</tr>
<tr>
<td>2.691</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>uart_m/dataIn_1_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>uart_m/dataIn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 64.532%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>uart_m/dataIn_4_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_4_s0/Q</td>
</tr>
<tr>
<td>2.691</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>uart_m/dataIn_3_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>uart_m/dataIn_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 64.532%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>uart_m/dataIn_6_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_6_s0/Q</td>
</tr>
<tr>
<td>2.691</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>uart_m/dataIn_5_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>uart_m/dataIn_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 64.532%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>uart_m/dataIn_1_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_1_s0/Q</td>
</tr>
<tr>
<td>2.708</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>uart_m/dataIn_0_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>uart_m/dataIn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.623, 65.129%; tC2Q: 0.333, 34.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>uart_m/dataIn_3_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C27[2][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_3_s0/Q</td>
</tr>
<tr>
<td>2.708</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>uart_m/dataIn_2_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>uart_m/dataIn_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.623, 65.129%; tC2Q: 0.333, 34.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>uart_m/dataIn_7_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_7_s0/Q</td>
</tr>
<tr>
<td>2.708</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>uart_m/dataIn_6_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>uart_m/dataIn_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.623, 65.129%; tC2Q: 0.333, 34.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxBitNumber_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>uart_m/rxState_1_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxState_1_s1/Q</td>
</tr>
<tr>
<td>2.343</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>uart_m/n181_s10/I1</td>
</tr>
<tr>
<td>2.715</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td style=" background: #97FFFF;">uart_m/n181_s10/F</td>
</tr>
<tr>
<td>2.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxBitNumber_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>uart_m/rxBitNumber_0_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>uart_m/rxBitNumber_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.630%; route: 0.258, 26.756%; tC2Q: 0.333, 34.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/byteReady_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>uart_m/rxState_2_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxState_2_s1/Q</td>
</tr>
<tr>
<td>2.723</td>
<td>0.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">uart_m/byteReady_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>uart_m/byteReady_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>uart_m/byteReady_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.639, 65.702%; tC2Q: 0.333, 34.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>uart_m/rxCounter_0_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_0_s1/Q</td>
</tr>
<tr>
<td>2.355</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>uart_m/n164_s11/I0</td>
</tr>
<tr>
<td>2.727</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n164_s11/F</td>
</tr>
<tr>
<td>2.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>uart_m/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>uart_m/rxCounter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.154%; route: 0.270, 27.657%; tC2Q: 0.333, 34.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB2[B]</td>
<td>r_sync_0_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOB2[B]</td>
<td style=" font-weight:bold;">r_sync_0_s0/Q</td>
</tr>
<tr>
<td>2.735</td>
<td>0.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>r_sync_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.650, 66.099%; tC2Q: 0.333, 33.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>uart_m/rxCounter_4_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C19[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_4_s1/Q</td>
</tr>
<tr>
<td>2.088</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>uart_m/n161_s11/I0</td>
</tr>
<tr>
<td>2.812</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">uart_m/n161_s11/F</td>
</tr>
<tr>
<td>2.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>uart_m/rxCounter_4_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>uart_m/rxCounter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>uart_m/rxCounter_8_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C23[1][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_8_s1/Q</td>
</tr>
<tr>
<td>2.088</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>uart_m/n157_s11/I1</td>
</tr>
<tr>
<td>2.812</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n157_s11/F</td>
</tr>
<tr>
<td>2.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>uart_m/rxCounter_8_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>uart_m/rxCounter_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>uart_m/rxCounter_11_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_11_s1/Q</td>
</tr>
<tr>
<td>2.088</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>uart_m/n154_s11/I0</td>
</tr>
<tr>
<td>2.812</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">uart_m/n154_s11/F</td>
</tr>
<tr>
<td>2.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>uart_m/rxCounter_11_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>uart_m/rxCounter_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>uart_m/rxCounter_9_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_9_s1/Q</td>
</tr>
<tr>
<td>2.090</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>uart_m/n156_s12/I0</td>
</tr>
<tr>
<td>2.814</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">uart_m/n156_s12/F</td>
</tr>
<tr>
<td>2.814</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>uart_m/rxCounter_9_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>uart_m/rxCounter_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.170%; route: 0.005, 0.445%; tC2Q: 0.333, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_sync_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.234</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.496</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>r_sync_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.085</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>r_sync_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_m/rxBitNumber_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.234</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.496</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_m/rxBitNumber_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.085</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_m/rxBitNumber_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_m/dataIn_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.234</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.496</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_m/dataIn_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.085</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_m/dataIn_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_m/leds_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.234</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.496</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_m/leds_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.085</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_m/leds_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_m/rxCounter_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.234</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.496</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_m/rxCounter_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.085</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_m/rxCounter_6_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_m/rxCounter_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.234</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.496</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_m/rxCounter_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.085</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_m/rxCounter_7_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_m/leds_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.234</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.496</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_m/leds_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.085</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_m/leds_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_m/rxCounter_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.234</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.496</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_m/rxCounter_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.085</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_m/rxCounter_8_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_m/rxCounter_9_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.234</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.496</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_m/rxCounter_9_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.085</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_m/rxCounter_9_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_m/dataIn_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.234</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.496</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_m/dataIn_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.085</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_m/dataIn_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>38</td>
<td>clk_30MHz</td>
<td>24.218</td>
<td>0.262</td>
</tr>
<tr>
<td>13</td>
<td>rxCounter_12_8</td>
<td>26.712</td>
<td>1.645</td>
</tr>
<tr>
<td>12</td>
<td>n153_18</td>
<td>24.218</td>
<td>0.870</td>
</tr>
<tr>
<td>11</td>
<td>rxState[2]</td>
<td>26.545</td>
<td>0.997</td>
</tr>
<tr>
<td>11</td>
<td>rxState[1]</td>
<td>26.750</td>
<td>0.850</td>
</tr>
<tr>
<td>9</td>
<td>n171_7</td>
<td>28.097</td>
<td>0.510</td>
</tr>
<tr>
<td>9</td>
<td>rxState[0]</td>
<td>25.230</td>
<td>1.161</td>
</tr>
<tr>
<td>8</td>
<td>byteReady</td>
<td>30.422</td>
<td>3.584</td>
</tr>
<tr>
<td>7</td>
<td>rxCounter[0]</td>
<td>26.036</td>
<td>0.505</td>
</tr>
<tr>
<td>6</td>
<td>rxBitNumber_2_8</td>
<td>24.218</td>
<td>0.989</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C27</td>
<td>77.78%</td>
</tr>
<tr>
<td>R15C26</td>
<td>76.39%</td>
</tr>
<tr>
<td>R15C24</td>
<td>62.50%</td>
</tr>
<tr>
<td>R15C23</td>
<td>61.11%</td>
</tr>
<tr>
<td>R15C22</td>
<td>55.56%</td>
</tr>
<tr>
<td>R15C25</td>
<td>54.17%</td>
</tr>
<tr>
<td>R15C20</td>
<td>45.83%</td>
</tr>
<tr>
<td>R15C19</td>
<td>41.67%</td>
</tr>
<tr>
<td>R27C2</td>
<td>27.78%</td>
</tr>
<tr>
<td>R15C21</td>
<td>25.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
