\BOOKMARK [0][-]{chapter.1}{PC to CRU control interface}{}% 1
\BOOKMARK [1][-]{section.1.1}{Readily Available Standards}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{User Defined Communication}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{Duplex Systems}{chapter.1}% 4
\BOOKMARK [1][-]{section.1.4}{Choosing Communication Protocol}{chapter.1}% 5
\BOOKMARK [1][-]{section.1.5}{Hardware Design on the FPGA Side}{chapter.1}% 6
\BOOKMARK [2][-]{subsection.1.5.1}{Specification}{section.1.5}% 7
\BOOKMARK [2][-]{subsection.1.5.2}{Hardware Components}{section.1.5}% 8
\BOOKMARK [2][-]{subsection.1.5.3}{UART}{section.1.5}% 9
\BOOKMARK [2][-]{subsection.1.5.4}{UART Oversampling and the Baud Rate Generator}{section.1.5}% 10
\BOOKMARK [2][-]{subsection.1.5.5}{UART Receiver}{section.1.5}% 11
\BOOKMARK [2][-]{subsection.1.5.6}{UART Transmitter}{section.1.5}% 12
\BOOKMARK [2][-]{subsection.1.5.7}{FIFO Buffers}{section.1.5}% 13
\BOOKMARK [2][-]{subsection.1.5.8}{UART Decoder}{section.1.5}% 14
\BOOKMARK [1][-]{section.1.6}{Software on the PC Side}{chapter.1}% 15
\BOOKMARK [2][-]{subsection.1.6.1}{Specification}{section.1.6}% 16
\BOOKMARK [2][-]{subsection.1.6.2}{Software Structure and Flowchart}{section.1.6}% 17
\BOOKMARK [1][-]{section.1.7}{Conclusion and Discussion}{chapter.1}% 18
