
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
    11    0.069112    0.049158    2.385023    2.962655 v i_sram.sram6/DO[15] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[15] (net)
                      0.049158    0.002456    2.965112 v _554_/A (sky130_fd_sc_hd__or3_1)
     1    0.012536    0.082684    0.258296    3.223408 v _554_/X (sky130_fd_sc_hd__or3_1)
                                                         _150_ (net)
                      0.082686    0.000471    3.223879 v _557_/A2 (sky130_fd_sc_hd__a311o_2)
     1    0.033149    0.092491    0.303060    3.526938 v _557_/X (sky130_fd_sc_hd__a311o_2)
                                                         _153_ (net)
                      0.092661    0.003490    3.530428 v _559_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.025905    0.098438    0.169640    3.700068 v _559_/X (sky130_fd_sc_hd__a22o_1)
                                                         _155_ (net)
                      0.098496    0.002171    3.702239 v _560_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.032809    0.090754    0.229028    3.931267 v _560_/X (sky130_fd_sc_hd__mux2_2)
                                                         _156_ (net)
                      0.090923    0.003460    3.934728 v _561_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.014624    0.079893    0.217657    4.152384 v _561_/X (sky130_fd_sc_hd__mux2_1)
                                                         _157_ (net)
                      0.079896    0.000630    4.153014 v _563_/A2 (sky130_fd_sc_hd__o211a_2)
     2    0.063936    0.122922    0.252213    4.405227 v _563_/X (sky130_fd_sc_hd__o211a_2)
                                                         net61 (net)
                      0.125831    0.015024    4.420251 v output61/A (sky130_fd_sc_hd__buf_1)
     1    0.000367    0.013394    0.078840    4.499092 v output61/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[15] (net)
                      0.013394    0.000001    4.499093 v wbs_dat_o[15] (out)
                                              4.499093   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.499093   data arrival time
---------------------------------------------------------------------------------------------
                                             14.250909   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     4    0.064269    0.050779    2.378446    2.956078 v i_sram.sram6/DO[0] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[0] (net)
                      0.055351    0.011802    2.967880 v _424_/A (sky130_fd_sc_hd__or3_1)
     1    0.010620    0.077399    0.253542    3.221421 v _424_/X (sky130_fd_sc_hd__or3_1)
                                                         _035_ (net)
                      0.077399    0.000370    3.221791 v _427_/A2 (sky130_fd_sc_hd__a311o_2)
     1    0.045598    0.107055    0.322082    3.543873 v _427_/X (sky130_fd_sc_hd__a311o_2)
                                                         _038_ (net)
                      0.107965    0.007182    3.551055 v _429_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.028109    0.101638    0.181208    3.732263 v _429_/X (sky130_fd_sc_hd__a22o_1)
                                                         _040_ (net)
                      0.101714    0.002530    3.734792 v _430_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.032364    0.089309    0.229824    3.964617 v _430_/X (sky130_fd_sc_hd__mux2_2)
                                                         _041_ (net)
                      0.089444    0.003089    3.967706 v _431_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.019381    0.095638    0.232232    4.199937 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                                         _042_ (net)
                      0.095663    0.001509    4.201447 v _433_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.003459    0.031171    0.152605    4.354052 v _433_/X (sky130_fd_sc_hd__o211a_1)
                                                         net55 (net)
                      0.031171    0.000048    4.354100 v output55/A (sky130_fd_sc_hd__buf_1)
     1    0.000922    0.012005    0.049232    4.403332 v output55/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[0] (net)
                      0.012005    0.000006    4.403337 v wbs_dat_o[0] (out)
                                              4.403337   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.403337   data arrival time
---------------------------------------------------------------------------------------------
                                             14.346663   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.053444    0.043140    2.375759    2.953391 v i_sram.sram6/DO[5] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[5] (net)
                      0.043913    0.008096    2.961488 v _466_/A (sky130_fd_sc_hd__or3_1)
     1    0.014532    0.088960    0.263551    3.225039 v _466_/X (sky130_fd_sc_hd__or3_1)
                                                         _072_ (net)
                      0.088963    0.000657    3.225696 v _468_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.061774    0.118665    0.177997    3.403693 v _468_/X (sky130_fd_sc_hd__o211a_2)
                                                         _074_ (net)
                      0.120404    0.011507    3.415200 v _470_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.042412    0.101909    0.311205    3.726404 v _470_/X (sky130_fd_sc_hd__o311a_2)
                                                         _076_ (net)
                      0.101939    0.001694    3.728098 v _473_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.044364    0.091617    0.256125    3.984223 v _473_/X (sky130_fd_sc_hd__o211a_2)
                                                         _079_ (net)
                      0.092232    0.005563    3.989786 v _474_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.020768    0.088462    0.178304    4.168090 v _474_/X (sky130_fd_sc_hd__a211o_1)
                                                         _080_ (net)
                      0.088489    0.001471    4.169561 v _475_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.042975    0.090100    0.146818    4.316379 v _475_/X (sky130_fd_sc_hd__o211a_2)
                                                         net82 (net)
                      0.091128    0.007113    4.323493 v output82/A (sky130_fd_sc_hd__buf_1)
     1    0.000699    0.013043    0.069609    4.393102 v output82/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[5] (net)
                      0.013043    0.000003    4.393105 v wbs_dat_o[5] (out)
                                              4.393105   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.393105   data arrival time
---------------------------------------------------------------------------------------------
                                             14.356896   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
    10    0.056855    0.045317    2.378723    2.956355 v i_sram.sram6/DO[24] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[24] (net)
                      0.045317    0.003819    2.960174 v _632_/A (sky130_fd_sc_hd__or3_1)
     1    0.009281    0.073531    0.244501    3.204675 v _632_/X (sky130_fd_sc_hd__or3_1)
                                                         _219_ (net)
                      0.073531    0.000335    3.205010 v _634_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.038124    0.088100    0.149206    3.354216 v _634_/X (sky130_fd_sc_hd__o211a_2)
                                                         _221_ (net)
                      0.088423    0.004645    3.358861 v _636_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.089236    0.117380    0.294598    3.653459 v _636_/X (sky130_fd_sc_hd__o311a_4)
                                                         _223_ (net)
                      0.124687    0.022601    3.676060 v _639_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.058484    0.113590    0.277888    3.953949 v _639_/X (sky130_fd_sc_hd__o211a_2)
                                                         _226_ (net)
                      0.115545    0.011862    3.965811 v _640_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.008198    0.051858    0.151837    4.117648 v _640_/X (sky130_fd_sc_hd__a211o_1)
                                                         _227_ (net)
                      0.051858    0.000195    4.117844 v _641_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.085543    0.098432    0.141024    4.258868 v _641_/X (sky130_fd_sc_hd__o211a_4)
                                                         net71 (net)
                      0.110723    0.026183    4.285051 v output71/A (sky130_fd_sc_hd__buf_1)
     1    0.000806    0.014234    0.076552    4.361603 v output71/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[24] (net)
                      0.014234    0.000004    4.361607 v wbs_dat_o[24] (out)
                                              4.361607   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.361607   data arrival time
---------------------------------------------------------------------------------------------
                                             14.388395   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.038742    0.039259    2.371897    2.949529 v i_sram.sram6/DO[7] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[7] (net)
                      0.039259    0.001454    2.950983 v _486_/A (sky130_fd_sc_hd__or3_1)
     1    0.010366    0.076425    0.248168    3.199151 v _486_/X (sky130_fd_sc_hd__or3_1)
                                                         _090_ (net)
                      0.076425    0.000384    3.199535 v _488_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.058750    0.113857    0.170074    3.369609 v _488_/X (sky130_fd_sc_hd__o211a_2)
                                                         _092_ (net)
                      0.115355    0.010450    3.380059 v _490_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.038889    0.102561    0.301027    3.681085 v _490_/X (sky130_fd_sc_hd__o311a_2)
                                                         _094_ (net)
                      0.102815    0.004440    3.685526 v _493_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.047393    0.096055    0.259606    3.945132 v _493_/X (sky130_fd_sc_hd__o211a_2)
                                                         _097_ (net)
                      0.096871    0.006610    3.951742 v _494_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.013433    0.066614    0.160983    4.112724 v _494_/X (sky130_fd_sc_hd__a211o_1)
                                                         _098_ (net)
                      0.066618    0.000569    4.113294 v _495_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.049594    0.100302    0.143592    4.256886 v _495_/X (sky130_fd_sc_hd__o211a_2)
                                                         net84 (net)
                      0.101828    0.009346    4.266232 v output84/A (sky130_fd_sc_hd__buf_1)
     1    0.000411    0.012540    0.071640    4.337872 v output84/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[7] (net)
                      0.012540    0.000002    4.337873 v wbs_dat_o[7] (out)
                                              4.337873   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.337873   data arrival time
---------------------------------------------------------------------------------------------
                                             14.412127   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.040336    0.039734    2.372674    2.950306 v i_sram.sram6/DO[2] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[2] (net)
                      0.039734    0.001328    2.951634 v _442_/A (sky130_fd_sc_hd__or3_1)
     1    0.011664    0.080384    0.252875    3.204509 v _442_/X (sky130_fd_sc_hd__or3_1)
                                                         _051_ (net)
                      0.080431    0.000496    3.205005 v _443_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.071926    0.131047    0.192403    3.397408 v _443_/X (sky130_fd_sc_hd__o211a_2)
                                                         _052_ (net)
                      0.131122    0.002909    3.400317 v _444_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.029111    0.113980    0.214341    3.614657 v _444_/X (sky130_fd_sc_hd__a211o_1)
                                                         _053_ (net)
                      0.114067    0.002841    3.617498 v _446_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.021117    0.091991    0.227447    3.844944 v _446_/X (sky130_fd_sc_hd__a221o_1)
                                                         _055_ (net)
                      0.092024    0.001639    3.846584 v _448_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.049265    0.107347    0.262045    4.108628 v _448_/X (sky130_fd_sc_hd__a221o_2)
                                                         _057_ (net)
                      0.108403    0.007883    4.116512 v _449_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.022832    0.087020    0.145675    4.262187 v _449_/X (sky130_fd_sc_hd__o211a_1)
                                                         net77 (net)
                      0.087044    0.001387    4.263574 v output77/A (sky130_fd_sc_hd__buf_1)
     1    0.000723    0.012949    0.068395    4.331969 v output77/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[2] (net)
                      0.012949    0.000003    4.331972 v wbs_dat_o[2] (out)
                                              4.331972   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.331972   data arrival time
---------------------------------------------------------------------------------------------
                                             14.418030   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.051493    0.044547    2.373376    2.951009 v i_sram.sram6/DO[25] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[25] (net)
                      0.049219    0.010823    2.961832 v _642_/A (sky130_fd_sc_hd__or3_1)
     1    0.015054    0.090677    0.266749    3.228581 v _642_/X (sky130_fd_sc_hd__or3_1)
                                                         _228_ (net)
                      0.090680    0.000633    3.229213 v _643_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.021948    0.084126    0.148823    3.378036 v _643_/X (sky130_fd_sc_hd__o211a_1)
                                                         _229_ (net)
                      0.084152    0.001404    3.379441 v _644_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.047927    0.105418    0.213310    3.592751 v _644_/X (sky130_fd_sc_hd__a211o_2)
                                                         _230_ (net)
                      0.106763    0.009307    3.602058 v _646_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.062693    0.093467    0.252552    3.854610 v _646_/X (sky130_fd_sc_hd__a221o_4)
                                                         _232_ (net)
                      0.096137    0.012124    3.866735 v _648_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.016347    0.076490    0.207964    4.074699 v _648_/X (sky130_fd_sc_hd__a221o_1)
                                                         _234_ (net)
                      0.076497    0.000768    4.075467 v _649_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.088377    0.101108    0.152071    4.227538 v _649_/X (sky130_fd_sc_hd__o211a_4)
                                                         net72 (net)
                      0.114514    0.027670    4.255208 v output72/A (sky130_fd_sc_hd__buf_1)
     1    0.000426    0.013153    0.075824    4.331032 v output72/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[25] (net)
                      0.013153    0.000002    4.331033 v wbs_dat_o[25] (out)
                                              4.331033   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.331033   data arrival time
---------------------------------------------------------------------------------------------
                                             14.418968   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.051450    0.042072    2.374825    2.952457 v i_sram.sram6/DO[3] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[3] (net)
                      0.043012    0.008316    2.960773 v _450_/A (sky130_fd_sc_hd__or3_1)
     1    0.009306    0.073510    0.244034    3.204807 v _450_/X (sky130_fd_sc_hd__or3_1)
                                                         _058_ (net)
                      0.073510    0.000328    3.205135 v _451_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.051041    0.101831    0.161137    3.366272 v _451_/X (sky130_fd_sc_hd__o211a_2)
                                                         _059_ (net)
                      0.103009    0.008650    3.374923 v _452_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.030870    0.113713    0.208327    3.583249 v _452_/X (sky130_fd_sc_hd__a211o_1)
                                                         _060_ (net)
                      0.113821    0.003160    3.586409 v _454_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.027927    0.110276    0.247016    3.833425 v _454_/X (sky130_fd_sc_hd__a221o_1)
                                                         _062_ (net)
                      0.110344    0.002524    3.835949 v _456_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.044170    0.099557    0.262550    4.098499 v _456_/X (sky130_fd_sc_hd__a221o_2)
                                                         _064_ (net)
                      0.100191    0.005763    4.104262 v _457_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.025430    0.094650    0.147633    4.251896 v _457_/X (sky130_fd_sc_hd__o211a_1)
                                                         net80 (net)
                      0.094725    0.002413    4.254309 v output80/A (sky130_fd_sc_hd__buf_1)
     1    0.000796    0.013521    0.071267    4.325575 v output80/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[3] (net)
                      0.013521    0.000004    4.325580 v wbs_dat_o[3] (out)
                                              4.325580   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.325580   data arrival time
---------------------------------------------------------------------------------------------
                                             14.424421   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.054831    0.044319    2.378676    2.956308 v i_sram.sram6/DO[11] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[11] (net)
                      0.044319    0.002135    2.958443 v _520_/A (sky130_fd_sc_hd__or3_1)
     1    0.014753    0.089518    0.264377    3.222821 v _520_/X (sky130_fd_sc_hd__or3_1)
                                                         _120_ (net)
                      0.089523    0.000745    3.223566 v _521_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.034161    0.081697    0.150805    3.374371 v _521_/X (sky130_fd_sc_hd__o211a_2)
                                                         _121_ (net)
                      0.082018    0.004422    3.378794 v _522_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.034723    0.124491    0.208521    3.587315 v _522_/X (sky130_fd_sc_hd__a211o_1)
                                                         _122_ (net)
                      0.124670    0.004227    3.591542 v _524_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.047890    0.105234    0.271732    3.863274 v _524_/X (sky130_fd_sc_hd__a221o_2)
                                                         _124_ (net)
                      0.106080    0.007026    3.870301 v _526_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.015970    0.075307    0.210187    4.080487 v _526_/X (sky130_fd_sc_hd__a221o_1)
                                                         _126_ (net)
                      0.075313    0.000761    4.081248 v _527_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.057804    0.111327    0.158596    4.239845 v _527_/X (sky130_fd_sc_hd__o211a_2)
                                                         net57 (net)
                      0.112553    0.009291    4.249136 v output57/A (sky130_fd_sc_hd__buf_1)
     1    0.000402    0.012984    0.075063    4.324199 v output57/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[11] (net)
                      0.012984    0.000001    4.324200 v wbs_dat_o[11] (out)
                                              4.324200   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.324200   data arrival time
---------------------------------------------------------------------------------------------
                                             14.425801   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.047968    0.041944    2.375990    2.953623 v i_sram.sram6/DO[10] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[10] (net)
                      0.041944    0.001533    2.955156 v _512_/A (sky130_fd_sc_hd__or3_1)
     1    0.014895    0.089958    0.264294    3.219450 v _512_/X (sky130_fd_sc_hd__or3_1)
                                                         _113_ (net)
                      0.089961    0.000640    3.220090 v _513_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.050982    0.101700    0.168507    3.388597 v _513_/X (sky130_fd_sc_hd__o211a_2)
                                                         _114_ (net)
                      0.102787    0.008255    3.396852 v _514_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.036193    0.093295    0.204229    3.601081 v _514_/X (sky130_fd_sc_hd__a211o_2)
                                                         _115_ (net)
                      0.093692    0.005266    3.606346 v _516_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.039716    0.098438    0.249770    3.856117 v _516_/X (sky130_fd_sc_hd__a221o_2)
                                                         _117_ (net)
                      0.098791    0.005091    3.861208 v _518_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.017360    0.079767    0.211668    4.072875 v _518_/X (sky130_fd_sc_hd__a221o_1)
                                                         _119_ (net)
                      0.079781    0.001061    4.073936 v _519_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.056456    0.111011    0.154923    4.228859 v _519_/X (sky130_fd_sc_hd__o211a_2)
                                                         net56 (net)
                      0.112960    0.011681    4.240541 v output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000393    0.012971    0.075147    4.315689 v output56/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[10] (net)
                      0.012971    0.000001    4.315690 v wbs_dat_o[10] (out)
                                              4.315690   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.315690   data arrival time
---------------------------------------------------------------------------------------------
                                             14.434312   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.049423    0.042544    2.376359    2.953991 v i_sram.sram6/DO[6] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[6] (net)
                      0.042544    0.001957    2.955947 v _476_/A (sky130_fd_sc_hd__or3_1)
     1    0.009235    0.073149    0.243580    3.199527 v _476_/X (sky130_fd_sc_hd__or3_1)
                                                         _081_ (net)
                      0.073150    0.000340    3.199867 v _478_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.045891    0.094166    0.156425    3.356292 v _478_/X (sky130_fd_sc_hd__o211a_2)
                                                         _083_ (net)
                      0.095103    0.007176    3.363468 v _480_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.046949    0.107225    0.308687    3.672155 v _480_/X (sky130_fd_sc_hd__o311a_2)
                                                         _085_ (net)
                      0.107241    0.001389    3.673544 v _483_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.039988    0.085309    0.252471    3.926015 v _483_/X (sky130_fd_sc_hd__o211a_2)
                                                         _088_ (net)
                      0.085848    0.004947    3.930962 v _484_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.016024    0.074101    0.163631    4.094593 v _484_/X (sky130_fd_sc_hd__a211o_1)
                                                         _089_ (net)
                      0.074109    0.000784    4.095377 v _485_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.042447    0.089325    0.140471    4.235848 v _485_/X (sky130_fd_sc_hd__o211a_2)
                                                         net83 (net)
                      0.090242    0.006671    4.242519 v output83/A (sky130_fd_sc_hd__buf_1)
     1    0.000346    0.011803    0.067575    4.310094 v output83/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[6] (net)
                      0.011803    0.000000    4.310095 v wbs_dat_o[6] (out)
                                              4.310095   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.310095   data arrival time
---------------------------------------------------------------------------------------------
                                             14.439906   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.046558    0.043188    2.372475    2.950107 v i_sram.sram6/DO[26] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[26] (net)
                      0.045587    0.007751    2.957858 v _650_/A (sky130_fd_sc_hd__or3_1)
     1    0.010255    0.076207    0.249315    3.207174 v _650_/X (sky130_fd_sc_hd__or3_1)
                                                         _235_ (net)
                      0.076259    0.000327    3.207500 v _651_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.027132    0.099711    0.154335    3.361836 v _651_/X (sky130_fd_sc_hd__o211a_1)
                                                         _236_ (net)
                      0.099763    0.002123    3.363959 v _652_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.051273    0.110180    0.223843    3.587802 v _652_/X (sky130_fd_sc_hd__a211o_2)
                                                         _237_ (net)
                      0.111418    0.009194    3.596996 v _654_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.066827    0.092488    0.257836    3.854832 v _654_/X (sky130_fd_sc_hd__a221o_4)
                                                         _239_ (net)
                      0.095953    0.013781    3.868613 v _656_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.008742    0.054028    0.184135    4.052748 v _656_/X (sky130_fd_sc_hd__a221o_1)
                                                         _241_ (net)
                      0.054028    0.000254    4.053002 v _657_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.089994    0.102471    0.142717    4.195719 v _657_/X (sky130_fd_sc_hd__o211a_4)
                                                         net73 (net)
                      0.116627    0.028586    4.224305 v output73/A (sky130_fd_sc_hd__buf_1)
     1    0.000346    0.012972    0.076087    4.300392 v output73/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[26] (net)
                      0.012972    0.000001    4.300393 v wbs_dat_o[26] (out)
                                              4.300393   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.300393   data arrival time
---------------------------------------------------------------------------------------------
                                             14.449608   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.041894    0.040243    2.373327    2.950959 v i_sram.sram6/DO[12] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[12] (net)
                      0.040243    0.001366    2.952324 v _528_/A (sky130_fd_sc_hd__or3_1)
     1    0.015986    0.093426    0.267406    3.219730 v _528_/X (sky130_fd_sc_hd__or3_1)
                                                         _127_ (net)
                      0.093432    0.000873    3.220603 v _529_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.051380    0.101767    0.172847    3.393450 v _529_/X (sky130_fd_sc_hd__o211a_2)
                                                         _128_ (net)
                      0.102438    0.006208    3.399658 v _530_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.037048    0.094506    0.205857    3.605515 v _530_/X (sky130_fd_sc_hd__a211o_2)
                                                         _129_ (net)
                      0.094877    0.005148    3.610663 v _532_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.041556    0.102127    0.252741    3.863404 v _532_/X (sky130_fd_sc_hd__a221o_2)
                                                         _131_ (net)
                      0.102531    0.005531    3.868935 v _534_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.009519    0.056436    0.189353    4.058287 v _534_/X (sky130_fd_sc_hd__a221o_1)
                                                         _133_ (net)
                      0.056437    0.000361    4.058648 v _535_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.057075    0.112157    0.144574    4.203222 v _535_/X (sky130_fd_sc_hd__o211a_2)
                                                         net58 (net)
                      0.114837    0.013632    4.216854 v output58/A (sky130_fd_sc_hd__buf_1)
     1    0.000901    0.014718    0.078393    4.295248 v output58/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[12] (net)
                      0.014718    0.000005    4.295252 v wbs_dat_o[12] (out)
                                              4.295252   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.295252   data arrival time
---------------------------------------------------------------------------------------------
                                             14.454749   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.039399    0.034271    2.371307    2.948940 v i_sram.sram6/DO[27] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[27] (net)
                      0.041079    0.006043    2.954983 v _658_/A (sky130_fd_sc_hd__or3_1)
     1    0.014189    0.088112    0.261571    3.216554 v _658_/X (sky130_fd_sc_hd__or3_1)
                                                         _242_ (net)
                      0.088116    0.000742    3.217296 v _659_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.034769    0.082155    0.151908    3.369204 v _659_/X (sky130_fd_sc_hd__o211a_2)
                                                         _243_ (net)
                      0.082344    0.003433    3.372637 v _660_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.052600    0.111928    0.219393    3.592030 v _660_/X (sky130_fd_sc_hd__a211o_2)
                                                         _244_ (net)
                      0.113072    0.008945    3.600975 v _662_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.061593    0.095965    0.254152    3.855127 v _662_/X (sky130_fd_sc_hd__a221o_4)
                                                         _246_ (net)
                      0.098205    0.011533    3.866660 v _664_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.009771    0.056838    0.188923    4.055583 v _664_/X (sky130_fd_sc_hd__a221o_1)
                                                         _248_ (net)
                      0.056839    0.000324    4.055907 v _665_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.078831    0.091603    0.144908    4.200815 v _665_/X (sky130_fd_sc_hd__o211a_4)
                                                         net74 (net)
                      0.100504    0.021528    4.222343 v output74/A (sky130_fd_sc_hd__buf_1)
     1    0.000743    0.013593    0.072891    4.295234 v output74/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[27] (net)
                      0.013593    0.000004    4.295238 v wbs_dat_o[27] (out)
                                              4.295238   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.295238   data arrival time
---------------------------------------------------------------------------------------------
                                             14.454763   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.049160    0.040760    2.374362    2.951994 v i_sram.sram6/DO[8] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[8] (net)
                      0.041357    0.007615    2.959609 v _496_/A (sky130_fd_sc_hd__or3_1)
     1    0.011508    0.079859    0.252818    3.212427 v _496_/X (sky130_fd_sc_hd__or3_1)
                                                         _099_ (net)
                      0.079904    0.000434    3.212861 v _497_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.050070    0.100301    0.163217    3.376078 v _497_/X (sky130_fd_sc_hd__o211a_2)
                                                         _100_ (net)
                      0.101451    0.008195    3.384273 v _498_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.039479    0.098365    0.209984    3.594257 v _498_/X (sky130_fd_sc_hd__a211o_2)
                                                         _101_ (net)
                      0.098640    0.004512    3.598769 v _500_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.045906    0.102222    0.261130    3.859898 v _500_/X (sky130_fd_sc_hd__a221o_2)
                                                         _103_ (net)
                      0.102913    0.006178    3.866076 v _502_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.012876    0.065752    0.200130    4.066206 v _502_/X (sky130_fd_sc_hd__a221o_1)
                                                         _105_ (net)
                      0.065756    0.000567    4.066773 v _503_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.046420    0.095119    0.140411    4.207184 v _503_/X (sky130_fd_sc_hd__o211a_2)
                                                         net85 (net)
                      0.096475    0.008512    4.215696 v output85/A (sky130_fd_sc_hd__buf_1)
     1    0.001021    0.014349    0.072969    4.288666 v output85/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[8] (net)
                      0.014349    0.000006    4.288672 v wbs_dat_o[8] (out)
                                              4.288672   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.288672   data arrival time
---------------------------------------------------------------------------------------------
                                             14.461329   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.040250    0.037648    2.371178    2.948810 v i_sram.sram6/DO[1] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[1] (net)
                      0.037858    0.005977    2.954787 v _434_/A (sky130_fd_sc_hd__or3_1)
     1    0.008981    0.072115    0.241148    3.195935 v _434_/X (sky130_fd_sc_hd__or3_1)
                                                         _044_ (net)
                      0.072115    0.000308    3.196243 v _435_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.055092    0.108319    0.164523    3.360765 v _435_/X (sky130_fd_sc_hd__o211a_2)
                                                         _045_ (net)
                      0.109784    0.010030    3.370795 v _436_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.037993    0.096316    0.209923    3.580719 v _436_/X (sky130_fd_sc_hd__a211o_2)
                                                         _046_ (net)
                      0.096676    0.005080    3.585799 v _438_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.035970    0.091318    0.245041    3.830840 v _438_/X (sky130_fd_sc_hd__a221o_2)
                                                         _048_ (net)
                      0.091535    0.003896    3.834735 v _440_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.034014    0.087830    0.240038    4.074773 v _440_/X (sky130_fd_sc_hd__a221o_2)
                                                         _050_ (net)
                      0.088019    0.003559    4.078332 v _441_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.023402    0.088769    0.138691    4.217024 v _441_/X (sky130_fd_sc_hd__o211a_1)
                                                         net66 (net)
                      0.088800    0.001581    4.218605 v output66/A (sky130_fd_sc_hd__buf_1)
     1    0.000697    0.012939    0.068843    4.287448 v output66/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[1] (net)
                      0.012939    0.000003    4.287451 v wbs_dat_o[1] (out)
                                              4.287451   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.287451   data arrival time
---------------------------------------------------------------------------------------------
                                             14.462551   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     8    0.051696    0.043256    2.376469    2.954101 v i_sram.sram6/DO[19] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[19] (net)
                      0.043256    0.004110    2.958211 v _588_/A (sky130_fd_sc_hd__or3_1)
     1    0.007620    0.066350    0.236079    3.194290 v _588_/X (sky130_fd_sc_hd__or3_1)
                                                         _180_ (net)
                      0.066350    0.000156    3.194446 v _590_/B1 (sky130_fd_sc_hd__o211a_4)
     1    0.072911    0.086788    0.150422    3.344869 v _590_/X (sky130_fd_sc_hd__o211a_4)
                                                         _182_ (net)
                      0.090223    0.013443    3.358312 v _592_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.058030    0.124415    0.315382    3.673694 v _592_/X (sky130_fd_sc_hd__o311a_2)
                                                         _184_ (net)
                      0.126376    0.012299    3.685993 v _595_/A1 (sky130_fd_sc_hd__o211a_1)
     1    0.018095    0.072278    0.217259    3.903253 v _595_/X (sky130_fd_sc_hd__o211a_1)
                                                         _187_ (net)
                      0.072298    0.001141    3.904393 v _596_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.011441    0.061035    0.146377    4.050770 v _596_/X (sky130_fd_sc_hd__a211o_1)
                                                         _188_ (net)
                      0.061037    0.000440    4.051210 v _597_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.077955    0.092019    0.142840    4.194050 v _597_/X (sky130_fd_sc_hd__o211a_4)
                                                         net65 (net)
                      0.101072    0.021856    4.215906 v output65/A (sky130_fd_sc_hd__buf_1)
     1    0.000436    0.012594    0.071524    4.287430 v output65/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[19] (net)
                      0.012594    0.000002    4.287432 v wbs_dat_o[19] (out)
                                              4.287432   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.287432   data arrival time
---------------------------------------------------------------------------------------------
                                             14.462569   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.059986    0.046971    2.376302    2.953934 v i_sram.sram6/DO[28] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[28] (net)
                      0.053642    0.013590    2.967524 v _666_/A (sky130_fd_sc_hd__or3_1)
     1    0.010874    0.078330    0.253886    3.221410 v _666_/X (sky130_fd_sc_hd__or3_1)
                                                         _249_ (net)
                      0.078330    0.000443    3.221853 v _667_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.028435    0.103856    0.157705    3.379558 v _667_/X (sky130_fd_sc_hd__o211a_1)
                                                         _250_ (net)
                      0.103952    0.002824    3.382382 v _668_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.036350    0.093210    0.205516    3.587898 v _668_/X (sky130_fd_sc_hd__a211o_2)
                                                         _251_ (net)
                      0.093503    0.004527    3.592426 v _670_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.049082    0.081089    0.236882    3.829308 v _670_/X (sky130_fd_sc_hd__a221o_4)
                                                         _253_ (net)
                      0.082501    0.008297    3.837605 v _672_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.010670    0.059164    0.186867    4.024471 v _672_/X (sky130_fd_sc_hd__a221o_1)
                                                         _255_ (net)
                      0.059165    0.000364    4.024835 v _673_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.098261    0.109437    0.145559    4.170394 v _673_/X (sky130_fd_sc_hd__o211a_4)
                                                         net75 (net)
                      0.128335    0.034058    4.204452 v output75/A (sky130_fd_sc_hd__buf_1)
     1    0.000828    0.014971    0.081849    4.286301 v output75/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[28] (net)
                      0.014971    0.000005    4.286305 v wbs_dat_o[28] (out)
                                              4.286305   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.286305   data arrival time
---------------------------------------------------------------------------------------------
                                             14.463696   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     6    0.050937    0.043029    2.377071    2.954703 v i_sram.sram6/DO[13] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[13] (net)
                      0.043029    0.001941    2.956644 v _536_/A (sky130_fd_sc_hd__or3_1)
     1    0.012932    0.083926    0.257923    3.214567 v _536_/X (sky130_fd_sc_hd__or3_1)
                                                         _134_ (net)
                      0.083931    0.000700    3.215267 v _537_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.036802    0.086295    0.151453    3.366720 v _537_/X (sky130_fd_sc_hd__o211a_2)
                                                         _135_ (net)
                      0.086637    0.004687    3.371407 v _538_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.034803    0.125429    0.209864    3.581271 v _538_/X (sky130_fd_sc_hd__a211o_1)
                                                         _136_ (net)
                      0.125658    0.004762    3.586034 v _540_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.052076    0.111364    0.277182    3.863216 v _540_/X (sky130_fd_sc_hd__a221o_2)
                                                         _138_ (net)
                      0.112361    0.007879    3.871095 v _542_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.008455    0.052944    0.188488    4.059583 v _542_/X (sky130_fd_sc_hd__a221o_1)
                                                         _140_ (net)
                      0.052944    0.000197    4.059780 v _543_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.071546    0.085479    0.143314    4.203094 v _543_/X (sky130_fd_sc_hd__o211a_4)
                                                         net59 (net)
                      0.089755    0.014569    4.217663 v output59/A (sky130_fd_sc_hd__buf_1)
     1    0.000403    0.011981    0.067700    4.285362 v output59/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[13] (net)
                      0.011981    0.000001    4.285364 v wbs_dat_o[13] (out)
                                              4.285364   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.285364   data arrival time
---------------------------------------------------------------------------------------------
                                             14.464638   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.044508    0.038845    2.372868    2.950500 v i_sram.sram6/DO[4] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[4] (net)
                      0.039069    0.006483    2.956983 v _458_/A (sky130_fd_sc_hd__or3_1)
     1    0.006113    0.060329    0.227766    3.184749 v _458_/X (sky130_fd_sc_hd__or3_1)
                                                         _065_ (net)
                      0.060329    0.000129    3.184878 v _459_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.059700    0.115517    0.163488    3.348366 v _459_/X (sky130_fd_sc_hd__o211a_2)
                                                         _066_ (net)
                      0.117159    0.011024    3.359389 v _460_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.038227    0.096690    0.213094    3.572483 v _460_/X (sky130_fd_sc_hd__a211o_2)
                                                         _067_ (net)
                      0.097070    0.005252    3.577735 v _462_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.038146    0.095544    0.248310    3.826045 v _462_/X (sky130_fd_sc_hd__a221o_2)
                                                         _069_ (net)
                      0.095838    0.004600    3.830645 v _464_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.021023    0.091640    0.221112    4.051756 v _464_/X (sky130_fd_sc_hd__a221o_1)
                                                         _071_ (net)
                      0.091670    0.001581    4.053338 v _465_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.027865    0.102386    0.149645    4.202982 v _465_/X (sky130_fd_sc_hd__o211a_1)
                                                         net81 (net)
                      0.102502    0.003096    4.206079 v output81/A (sky130_fd_sc_hd__buf_1)
     1    0.000768    0.013760    0.073669    4.279748 v output81/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[4] (net)
                      0.013760    0.000004    4.279752 v wbs_dat_o[4] (out)
                                              4.279752   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.279752   data arrival time
---------------------------------------------------------------------------------------------
                                             14.470249   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.047772    0.043528    2.372699    2.950332 v i_sram.sram6/DO[22] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[22] (net)
                      0.046504    0.007957    2.958289 v _614_/A (sky130_fd_sc_hd__or3_1)
     1    0.009578    0.074655    0.246287    3.204576 v _614_/X (sky130_fd_sc_hd__or3_1)
                                                         _203_ (net)
                      0.074655    0.000275    3.204850 v _615_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.038865    0.084984    0.151186    3.356036 v _615_/X (sky130_fd_sc_hd__o211a_2)
                                                         _204_ (net)
                      0.085219    0.003930    3.359967 v _616_/C1 (sky130_fd_sc_hd__a211o_4)
     1    0.059134    0.096312    0.197342    3.557308 v _616_/X (sky130_fd_sc_hd__a211o_4)
                                                         _205_ (net)
                      0.099519    0.013889    3.571197 v _618_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.057520    0.091276    0.245612    3.816810 v _618_/X (sky130_fd_sc_hd__a221o_4)
                                                         _207_ (net)
                      0.093430    0.010955    3.827765 v _620_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.015950    0.075263    0.205870    4.033635 v _620_/X (sky130_fd_sc_hd__a221o_1)
                                                         _209_ (net)
                      0.075271    0.000802    4.034437 v _621_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.075072    0.087913    0.155489    4.189926 v _621_/X (sky130_fd_sc_hd__o211a_4)
                                                         net69 (net)
                      0.092483    0.015146    4.205072 v output69/A (sky130_fd_sc_hd__buf_1)
     1    0.000359    0.011949    0.068364    4.273436 v output69/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[22] (net)
                      0.011949    0.000001    4.273438 v wbs_dat_o[22] (out)
                                              4.273438   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.273438   data arrival time
---------------------------------------------------------------------------------------------
                                             14.476564   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.046595    0.041653    2.375122    2.952754 v i_sram.sram6/DO[14] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[14] (net)
                      0.041653    0.001957    2.954711 v _544_/A (sky130_fd_sc_hd__or3_1)
     1    0.010778    0.077760    0.250411    3.205122 v _544_/X (sky130_fd_sc_hd__or3_1)
                                                         _141_ (net)
                      0.077760    0.000492    3.205614 v _546_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.043592    0.090768    0.156517    3.362130 v _546_/X (sky130_fd_sc_hd__o211a_2)
                                                         _143_ (net)
                      0.091537    0.006581    3.368711 v _548_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.057645    0.098856    0.270301    3.639012 v _548_/X (sky130_fd_sc_hd__o311a_4)
                                                         _145_ (net)
                      0.101517    0.012903    3.651915 v _551_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.054961    0.107225    0.267489    3.919405 v _551_/X (sky130_fd_sc_hd__o211a_2)
                                                         _148_ (net)
                      0.108334    0.008354    3.927759 v _552_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.006008    0.044169    0.141353    4.069111 v _552_/X (sky130_fd_sc_hd__a211o_1)
                                                         _149_ (net)
                      0.044169    0.000091    4.069202 v _553_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.051099    0.074864    0.125119    4.194321 v _553_/X (sky130_fd_sc_hd__o211a_4)
                                                         net60 (net)
                      0.078345    0.012554    4.206875 v output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000357    0.011311    0.063785    4.270660 v output60/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[14] (net)
                      0.011311    0.000001    4.270662 v wbs_dat_o[14] (out)
                                              4.270662   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.270662   data arrival time
---------------------------------------------------------------------------------------------
                                             14.479339   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.047094    0.041732    2.375535    2.953167 v i_sram.sram6/DO[9] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[9] (net)
                      0.041732    0.001575    2.954742 v _504_/A (sky130_fd_sc_hd__or3_1)
     1    0.007695    0.066522    0.236030    3.190771 v _504_/X (sky130_fd_sc_hd__or3_1)
                                                         _106_ (net)
                      0.066522    0.000205    3.190976 v _505_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.034342    0.081549    0.141696    3.332672 v _505_/X (sky130_fd_sc_hd__o211a_2)
                                                         _107_ (net)
                      0.081810    0.004036    3.336708 v _506_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.027707    0.110225    0.191868    3.528575 v _506_/X (sky130_fd_sc_hd__a211o_1)
                                                         _108_ (net)
                      0.110315    0.002845    3.531420 v _508_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.046898    0.103894    0.265040    3.796461 v _508_/X (sky130_fd_sc_hd__a221o_2)
                                                         _110_ (net)
                      0.105014    0.008002    3.804462 v _510_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.021321    0.065242    0.223901    4.028363 v _510_/X (sky130_fd_sc_hd__a221o_2)
                                                         _112_ (net)
                      0.065280    0.001442    4.029805 v _511_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.055153    0.108950    0.147858    4.177663 v _511_/X (sky130_fd_sc_hd__o211a_2)
                                                         net86 (net)
                      0.110837    0.011370    4.189033 v output86/A (sky130_fd_sc_hd__buf_1)
     1    0.000386    0.012855    0.074428    4.263461 v output86/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[9] (net)
                      0.012855    0.000001    4.263462 v wbs_dat_o[9] (out)
                                              4.263462   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.263462   data arrival time
---------------------------------------------------------------------------------------------
                                             14.486539   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     7    0.048544    0.042297    2.375945    2.953577 v i_sram.sram6/DO[17] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[17] (net)
                      0.042297    0.002304    2.955881 v _572_/A (sky130_fd_sc_hd__or3_1)
     1    0.009442    0.074163    0.244490    3.200372 v _572_/X (sky130_fd_sc_hd__or3_1)
                                                         _166_ (net)
                      0.074164    0.000357    3.200728 v _573_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.056779    0.111120    0.166535    3.367263 v _573_/X (sky130_fd_sc_hd__o211a_2)
                                                         _167_ (net)
                      0.112660    0.010455    3.377718 v _574_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.044893    0.100333    0.224654    3.602372 v _574_/X (sky130_fd_sc_hd__a211o_2)
                                                         _168_ (net)
                      0.100364    0.001730    3.604102 v _576_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.020937    0.091471    0.222236    3.826338 v _576_/X (sky130_fd_sc_hd__a221o_1)
                                                         _170_ (net)
                      0.091507    0.001698    3.828036 v _578_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.011945    0.062973    0.193578    4.021615 v _578_/X (sky130_fd_sc_hd__a221o_1)
                                                         _172_ (net)
                      0.062976    0.000490    4.022105 v _579_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.071648    0.086467    0.142495    4.164599 v _579_/X (sky130_fd_sc_hd__o211a_4)
                                                         net63 (net)
                      0.093201    0.018325    4.182925 v output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000437    0.012250    0.068982    4.251906 v output63/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[17] (net)
                      0.012250    0.000002    4.251908 v wbs_dat_o[17] (out)
                                              4.251908   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.251908   data arrival time
---------------------------------------------------------------------------------------------
                                             14.498093   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.060500    0.047076    2.376147    2.953779 v i_sram.sram6/DO[29] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[29] (net)
                      0.054403    0.013751    2.967530 v _398_/A (sky130_fd_sc_hd__or3_1)
     1    0.017790    0.099492    0.277131    3.244662 v _398_/X (sky130_fd_sc_hd__or3_1)
                                                         _013_ (net)
                      0.099500    0.000986    3.245648 v _399_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.031595    0.077073    0.152503    3.398151 v _399_/X (sky130_fd_sc_hd__o211a_2)
                                                         _014_ (net)
                      0.077291    0.003568    3.401719 v _400_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.032748    0.086861    0.189906    3.591625 v _400_/X (sky130_fd_sc_hd__a211o_2)
                                                         _015_ (net)
                      0.087135    0.004258    3.595883 v _402_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.054692    0.087862    0.239069    3.834952 v _402_/X (sky130_fd_sc_hd__a221o_4)
                                                         _017_ (net)
                      0.089449    0.009261    3.844213 v _404_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.006860    0.047044    0.174607    4.018820 v _404_/X (sky130_fd_sc_hd__a221o_1)
                                                         _019_ (net)
                      0.047044    0.000111    4.018930 v _406_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.073699    0.087227    0.135596    4.154527 v _406_/X (sky130_fd_sc_hd__o211a_4)
                                                         net76 (net)
                      0.097076    0.022075    4.176602 v output76/A (sky130_fd_sc_hd__buf_1)
     1    0.000415    0.012346    0.070126    4.246728 v output76/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[29] (net)
                      0.012346    0.000002    4.246730 v wbs_dat_o[29] (out)
                                              4.246730   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.246730   data arrival time
---------------------------------------------------------------------------------------------
                                             14.503272   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.064144    0.047920    2.376417    2.954049 v i_sram.sram6/DO[30] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[30] (net)
                      0.058127    0.016047    2.970097 v _407_/A (sky130_fd_sc_hd__or3_1)
     1    0.013697    0.086585    0.264564    3.234661 v _407_/X (sky130_fd_sc_hd__or3_1)
                                                         _021_ (net)
                      0.086589    0.000721    3.235382 v _408_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.027665    0.069970    0.142651    3.378032 v _408_/X (sky130_fd_sc_hd__o211a_2)
                                                         _022_ (net)
                      0.070086    0.002590    3.380622 v _409_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.032102    0.085727    0.186201    3.566823 v _409_/X (sky130_fd_sc_hd__a211o_2)
                                                         _023_ (net)
                      0.086006    0.004268    3.571091 v _411_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.053072    0.086154    0.236974    3.808066 v _411_/X (sky130_fd_sc_hd__a221o_4)
                                                         _025_ (net)
                      0.087826    0.009377    3.817443 v _413_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.012778    0.065462    0.194794    4.012238 v _413_/X (sky130_fd_sc_hd__a221o_1)
                                                         _027_ (net)
                      0.065466    0.000549    4.012786 v _414_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.069958    0.084372    0.147472    4.160258 v _414_/X (sky130_fd_sc_hd__o211a_4)
                                                         net78 (net)
                      0.089389    0.015869    4.176126 v output78/A (sky130_fd_sc_hd__buf_1)
     1    0.000329    0.011704    0.067216    4.243342 v output78/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[30] (net)
                      0.011704    0.000000    4.243343 v wbs_dat_o[30] (out)
                                              4.243343   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.243343   data arrival time
---------------------------------------------------------------------------------------------
                                             14.506658   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     5    0.038830    0.039329    2.372040    2.949672 v i_sram.sram6/DO[18] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[18] (net)
                      0.039329    0.001232    2.950905 v _580_/A (sky130_fd_sc_hd__or3_1)
     1    0.005886    0.059517    0.226740    3.177645 v _580_/X (sky130_fd_sc_hd__or3_1)
                                                         _173_ (net)
                      0.059517    0.000122    3.177767 v _581_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.037219    0.086580    0.141983    3.319749 v _581_/X (sky130_fd_sc_hd__o211a_2)
                                                         _174_ (net)
                      0.086886    0.004461    3.324211 v _582_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.037660    0.095296    0.201419    3.525629 v _582_/X (sky130_fd_sc_hd__a211o_2)
                                                         _175_ (net)
                      0.095626    0.004875    3.530504 v _584_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.028727    0.111839    0.242637    3.773142 v _584_/X (sky130_fd_sc_hd__a221o_1)
                                                         _177_ (net)
                      0.111947    0.003164    3.776306 v _586_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.017575    0.080412    0.216747    3.993053 v _586_/X (sky130_fd_sc_hd__a221o_1)
                                                         _179_ (net)
                      0.080423    0.000951    3.994004 v _587_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.072082    0.086796    0.149571    4.143575 v _587_/X (sky130_fd_sc_hd__o211a_4)
                                                         net64 (net)
                      0.094063    0.019051    4.162626 v output64/A (sky130_fd_sc_hd__buf_1)
     1    0.000357    0.012009    0.068860    4.231486 v output64/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[18] (net)
                      0.012009    0.000001    4.231488 v wbs_dat_o[18] (out)
                                              4.231488   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.231488   data arrival time
---------------------------------------------------------------------------------------------
                                             14.518513   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     5    0.047691    0.041854    2.375661    2.953294 v i_sram.sram6/DO[16] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[16] (net)
                      0.041854    0.001937    2.955230 v _564_/A (sky130_fd_sc_hd__or3_1)
     1    0.005270    0.057316    0.224448    3.179678 v _564_/X (sky130_fd_sc_hd__or3_1)
                                                         _159_ (net)
                      0.057316    0.000089    3.179768 v _565_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.040603    0.086271    0.145432    3.325200 v _565_/X (sky130_fd_sc_hd__o211a_2)
                                                         _160_ (net)
                      0.086896    0.005743    3.330943 v _566_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.031565    0.115623    0.203827    3.534769 v _566_/X (sky130_fd_sc_hd__a211o_1)
                                                         _161_ (net)
                      0.115736    0.003259    3.538028 v _568_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.024679    0.103684    0.238211    3.776239 v _568_/X (sky130_fd_sc_hd__a221o_1)
                                                         _163_ (net)
                      0.103736    0.002150    3.778389 v _570_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.016155    0.075928    0.209873    3.988263 v _570_/X (sky130_fd_sc_hd__a221o_1)
                                                         _165_ (net)
                      0.075937    0.000874    3.989137 v _571_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.055295    0.107971    0.154871    4.144008 v _571_/X (sky130_fd_sc_hd__o211a_2)
                                                         net62 (net)
                      0.109266    0.009117    4.153125 v output62/A (sky130_fd_sc_hd__buf_1)
     1    0.000870    0.014381    0.076403    4.229528 v output62/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[16] (net)
                      0.014381    0.000004    4.229532 v wbs_dat_o[16] (out)
                                              4.229532   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.229532   data arrival time
---------------------------------------------------------------------------------------------
                                             14.520469   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
    10    0.053820    0.044195    2.377821    2.955454 v i_sram.sram6/DO[23] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[23] (net)
                      0.044195    0.003032    2.958486 v _622_/A (sky130_fd_sc_hd__or3_1)
     1    0.012534    0.083071    0.256974    3.215460 v _622_/X (sky130_fd_sc_hd__or3_1)
                                                         _210_ (net)
                      0.083072    0.000449    3.215909 v _624_/B1 (sky130_fd_sc_hd__o211a_4)
     1    0.055442    0.079499    0.144464    3.360373 v _624_/X (sky130_fd_sc_hd__o211a_4)
                                                         _212_ (net)
                      0.082717    0.012536    3.372909 v _626_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.077601    0.107909    0.284705    3.657614 v _626_/X (sky130_fd_sc_hd__o311a_4)
                                                         _214_ (net)
                      0.113233    0.018434    3.676048 v _629_/A1 (sky130_fd_sc_hd__o211a_1)
     1    0.017897    0.071588    0.212431    3.888479 v _629_/X (sky130_fd_sc_hd__o211a_1)
                                                         _217_ (net)
                      0.071602    0.001007    3.889486 v _630_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.005045    0.041030    0.123950    4.013436 v _630_/X (sky130_fd_sc_hd__a211o_1)
                                                         _218_ (net)
                      0.041030    0.000037    4.013473 v _631_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.064984    0.079633    0.132299    4.145772 v _631_/X (sky130_fd_sc_hd__o211a_4)
                                                         net70 (net)
                      0.085557    0.016254    4.162025 v output70/A (sky130_fd_sc_hd__buf_1)
     1    0.000364    0.011658    0.066151    4.228176 v output70/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[23] (net)
                      0.011658    0.000001    4.228178 v wbs_dat_o[23] (out)
                                              4.228178   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.228178   data arrival time
---------------------------------------------------------------------------------------------
                                             14.521824   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     8    0.045810    0.041423    2.374823    2.952455 v i_sram.sram6/DO[21] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[21] (net)
                      0.041423    0.001974    2.954428 v _606_/A (sky130_fd_sc_hd__or3_1)
     1    0.005961    0.059813    0.227644    3.182072 v _606_/X (sky130_fd_sc_hd__or3_1)
                                                         _196_ (net)
                      0.059813    0.000129    3.182201 v _607_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.041371    0.087356    0.147547    3.329748 v _607_/X (sky130_fd_sc_hd__o211a_2)
                                                         _197_ (net)
                      0.087804    0.005054    3.334802 v _608_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.047913    0.105315    0.215746    3.550548 v _608_/X (sky130_fd_sc_hd__a211o_2)
                                                         _198_ (net)
                      0.106362    0.008221    3.558768 v _610_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.021397    0.092859    0.225767    3.784534 v _610_/X (sky130_fd_sc_hd__a221o_1)
                                                         _200_ (net)
                      0.092887    0.001530    3.786065 v _612_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.012018    0.063198    0.194243    3.980308 v _612_/X (sky130_fd_sc_hd__a221o_1)
                                                         _202_ (net)
                      0.063200    0.000486    3.980794 v _613_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.084624    0.097475    0.146015    4.126810 v _613_/X (sky130_fd_sc_hd__o211a_4)
                                                         net68 (net)
                      0.109536    0.025823    4.152633 v output68/A (sky130_fd_sc_hd__buf_1)
     1    0.000440    0.012979    0.074282    4.226915 v output68/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[21] (net)
                      0.012979    0.000002    4.226917 v wbs_dat_o[21] (out)
                                              4.226917   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.226917   data arrival time
---------------------------------------------------------------------------------------------
                                             14.523084   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     9    0.046317    0.041344    2.375253    2.952885 v i_sram.sram6/DO[20] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[20] (net)
                      0.041344    0.001591    2.954475 v _598_/A (sky130_fd_sc_hd__or3_1)
     1    0.005558    0.058328    0.225694    3.180169 v _598_/X (sky130_fd_sc_hd__or3_1)
                                                         _189_ (net)
                      0.058328    0.000114    3.180283 v _599_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.064501    0.120055    0.174653    3.354937 v _599_/X (sky130_fd_sc_hd__o211a_2)
                                                         _190_ (net)
                      0.120102    0.002305    3.357242 v _600_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.029862    0.111481    0.212533    3.569775 v _600_/X (sky130_fd_sc_hd__a211o_1)
                                                         _191_ (net)
                      0.111569    0.002867    3.572641 v _602_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.028037    0.110391    0.247145    3.819787 v _602_/X (sky130_fd_sc_hd__a221o_1)
                                                         _193_ (net)
                      0.110408    0.001379    3.821166 v _604_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.005757    0.043182    0.177251    3.998416 v _604_/X (sky130_fd_sc_hd__a221o_1)
                                                         _195_ (net)
                      0.043213    0.000076    3.998493 v _605_/C1 (sky130_fd_sc_hd__o211a_4)
     1    0.079809    0.090911    0.150187    4.148680 v _605_/X (sky130_fd_sc_hd__o211a_4)
                                                         net67 (net)
                      0.091081    0.003487    4.152167 v output67/A (sky130_fd_sc_hd__buf_1)
     1    0.000888    0.013678    0.070534    4.222701 v output67/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[20] (net)
                      0.013678    0.000004    4.222705 v wbs_dat_o[20] (out)
                                              4.222705   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.222705   data arrival time
---------------------------------------------------------------------------------------------
                                             14.527295   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.067980    0.048999    2.378111    2.955744 v i_sram.sram6/DO[31] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[31] (net)
                      0.059613    0.017055    2.972799 v _415_/A (sky130_fd_sc_hd__or3_1)
     1    0.009854    0.075155    0.251182    3.223981 v _415_/X (sky130_fd_sc_hd__or3_1)
                                                         _028_ (net)
                      0.075155    0.000321    3.224302 v _416_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.029857    0.073558    0.140280    3.364581 v _416_/X (sky130_fd_sc_hd__o211a_2)
                                                         _029_ (net)
                      0.073704    0.002935    3.367516 v _417_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.027338    0.076866    0.180985    3.548501 v _417_/X (sky130_fd_sc_hd__a211o_2)
                                                         _030_ (net)
                      0.077021    0.003068    3.551569 v _419_/B1 (sky130_fd_sc_hd__a221o_4)
     1    0.051722    0.084637    0.232580    3.784150 v _419_/X (sky130_fd_sc_hd__a221o_4)
                                                         _032_ (net)
                      0.086240    0.009090    3.793239 v _421_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.007991    0.051193    0.177959    3.971198 v _421_/X (sky130_fd_sc_hd__a221o_1)
                                                         _034_ (net)
                      0.051193    0.000208    3.971406 v _422_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.080406    0.092955    0.139061    4.110467 v _422_/X (sky130_fd_sc_hd__o211a_4)
                                                         net79 (net)
                      0.106062    0.026132    4.136600 v output79/A (sky130_fd_sc_hd__buf_1)
     1    0.000388    0.012648    0.072891    4.209491 v output79/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[31] (net)
                      0.012648    0.000002    4.209493 v wbs_dat_o[31] (out)
                                              4.209493   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.209493   data arrival time
---------------------------------------------------------------------------------------------
                                             14.540508   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003513    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000047    0.000024    1.000024 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005098    0.052723    0.376907    1.376931 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.052723    0.000020    1.376951 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.127889    0.191442    0.182601    1.559553 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.191789    0.006685    1.566238 ^ _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.226860    0.496852    0.396480    1.962718 ^ _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.496866    0.002353    1.965071 ^ _391_/B (sky130_fd_sc_hd__or2_4)
    33    0.212719    0.478805    0.401984    2.367054 ^ _391_/X (sky130_fd_sc_hd__or2_4)
                                                         _010_ (net)
                      0.479362    0.013784    2.380839 ^ _392_/A (sky130_fd_sc_hd__inv_16)
    31    0.240201    0.151886    0.076412    2.457251 v _392_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[2] (net)
                      0.184274    0.053788    2.511039 v i_sram.sram2/EN (CF_SRAM_1024x32)
                                              2.511039   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -1.207097   19.095325   library setup time
                                             19.095325   data required time
---------------------------------------------------------------------------------------------
                                             19.095325   data required time
                                             -2.511039   data arrival time
---------------------------------------------------------------------------------------------
                                             16.584284   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003513    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000047    0.000024    1.000024 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005098    0.052723    0.376907    1.376931 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.052723    0.000020    1.376951 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.127889    0.191442    0.182601    1.559553 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.191617    0.004801    1.564354 ^ _423_/A (sky130_fd_sc_hd__and3_4)
     2    0.034579    0.090228    0.175171    1.739525 ^ _423_/X (sky130_fd_sc_hd__and3_4)
                                                         i_sram.sram_cs[7] (net)
                      0.090574    0.004424    1.743949 ^ hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062493    0.466335    0.686067    2.430016 ^ hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.466347    0.003006    2.433022 ^ i_sram.sram7/EN (CF_SRAM_1024x32)
                                              2.433022   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -1.293219   19.038357   library setup time
                                             19.038357   data required time
---------------------------------------------------------------------------------------------
                                             19.038357   data required time
                                             -2.433022   data arrival time
---------------------------------------------------------------------------------------------
                                             16.605335   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003343    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000044    0.000022    1.000022 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004610    0.044712    0.359651    1.359673 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.044712    0.000018    1.359691 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126270    0.081103    0.137536    1.497228 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.081906    0.006483    1.503710 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.214953    0.305214    0.286419    1.790130 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.322250    0.056116    1.846245 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.210159    0.554544    0.524579    2.370825 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      0.554595    0.004428    2.375252 ^ i_sram.sram6/EN (CF_SRAM_1024x32)
                                              2.375252   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -1.308255   19.019379   library setup time
                                             19.019379   data required time
---------------------------------------------------------------------------------------------
                                             19.019379   data required time
                                             -2.375252   data arrival time
---------------------------------------------------------------------------------------------
                                             16.644127   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002685    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000022    0.000011    1.000011 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.074288    0.171621    0.169792    1.169803 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.173524    0.014517    1.184320 ^ _380_/B (sky130_fd_sc_hd__nand3_4)
    37    0.238539    0.490692    0.327213    1.511533 v _380_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _002_ (net)
                      0.493329    0.030957    1.542490 v _384_/C (sky130_fd_sc_hd__or3_4)
    33    0.250806    0.248197    0.547294    2.089784 v _384_/X (sky130_fd_sc_hd__or3_4)
                                                         _005_ (net)
                      0.254562    0.030938    2.120722 v _385_/A (sky130_fd_sc_hd__inv_16)
    33    0.323021    0.240864    0.253732    2.374454 ^ _385_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[4] (net)
                      0.255709    0.046842    2.421296 ^ i_sram.sram4/EN (CF_SRAM_1024x32)
                                              2.421296   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -1.246886   19.100380   library setup time
                                             19.100380   data required time
---------------------------------------------------------------------------------------------
                                             19.100380   data required time
                                             -2.421296   data arrival time
---------------------------------------------------------------------------------------------
                                             16.679083   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003513    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000047    0.000024    1.000024 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005098    0.052723    0.376907    1.376931 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.052723    0.000020    1.376951 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.127889    0.191442    0.182601    1.559553 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.191792    0.006712    1.566265 ^ _381_/B (sky130_fd_sc_hd__and2b_4)
    11    0.129252    0.324337    0.314071    1.880336 ^ _381_/X (sky130_fd_sc_hd__and2b_4)
                                                         _003_ (net)
                      0.324406    0.003946    1.884282 ^ _393_/A (sky130_fd_sc_hd__nand2_8)
    33    0.222994    0.246778    0.195984    2.080266 v _393_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _011_ (net)
                      0.252367    0.029502    2.109767 v _394_/A (sky130_fd_sc_hd__inv_12)
    31    0.217795    0.196329    0.233806    2.343573 ^ _394_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[1] (net)
                      0.199614    0.020093    2.363667 ^ i_sram.sram1/EN (CF_SRAM_1024x32)
                                              2.363667   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -1.230657   19.093817   library setup time
                                             19.093817   data required time
---------------------------------------------------------------------------------------------
                                             19.093817   data required time
                                             -2.363667   data arrival time
---------------------------------------------------------------------------------------------
                                             16.730150   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003513    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000047    0.000024    1.000024 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005098    0.052723    0.376907    1.376931 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.052723    0.000020    1.376951 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.127889    0.191442    0.182601    1.559553 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.191792    0.006712    1.566265 ^ _381_/B (sky130_fd_sc_hd__and2b_4)
    11    0.129252    0.324337    0.314071    1.880336 ^ _381_/X (sky130_fd_sc_hd__and2b_4)
                                                         _003_ (net)
                      0.324851    0.010579    1.890915 ^ _382_/B (sky130_fd_sc_hd__nand2_8)
    33    0.213738    0.248251    0.162463    2.053378 v _382_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _004_ (net)
                      0.251422    0.022812    2.076190 v _383_/A (sky130_fd_sc_hd__inv_12)
    24    0.213287    0.193145    0.229476    2.305666 ^ _383_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[5] (net)
                      0.197779    0.023629    2.329295 ^ i_sram.sram5/EN (CF_SRAM_1024x32)
                                              2.329295   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -1.230126   19.111368   library setup time
                                             19.111368   data required time
---------------------------------------------------------------------------------------------
                                             19.111368   data required time
                                             -2.329295   data arrival time
---------------------------------------------------------------------------------------------
                                             16.782074   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003343    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000044    0.000022    1.000022 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004610    0.044712    0.359651    1.359673 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.044712    0.000018    1.359691 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126270    0.081103    0.137536    1.497228 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.081388    0.003943    1.501171 v _395_/A (sky130_fd_sc_hd__or3_4)
    33    0.267637    0.261554    0.452022    1.953193 v _395_/X (sky130_fd_sc_hd__or3_4)
                                                         _012_ (net)
                      0.268020    0.032583    1.985776 v _396_/A (sky130_fd_sc_hd__inv_16)
    33    0.263584    0.205605    0.237626    2.223402 ^ _396_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[0] (net)
                      0.214145    0.033119    2.256521 ^ i_sram.sram0/EN (CF_SRAM_1024x32)
                                              2.256521   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -1.234861   19.096575   library setup time
                                             19.096575   data required time
---------------------------------------------------------------------------------------------
                                             19.096575   data required time
                                             -2.256521   data arrival time
---------------------------------------------------------------------------------------------
                                             16.840055   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.620194    0.099243    2.604557 ^ i_sram.sram7/BEN[0] (CF_SRAM_1024x32)
                                              2.604557   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.725924   19.605652   library setup time
                                             19.605652   data required time
---------------------------------------------------------------------------------------------
                                             19.605652   data required time
                                             -2.604557   data arrival time
---------------------------------------------------------------------------------------------
                                             17.001095   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.620097    0.099072    2.604386 ^ i_sram.sram7/BEN[1] (CF_SRAM_1024x32)
                                              2.604386   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.725903   19.605673   library setup time
                                             19.605673   data required time
---------------------------------------------------------------------------------------------
                                             19.605673   data required time
                                             -2.604386   data arrival time
---------------------------------------------------------------------------------------------
                                             17.001286   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.619908    0.098737    2.604051 ^ i_sram.sram7/BEN[2] (CF_SRAM_1024x32)
                                              2.604051   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.725863   19.605713   library setup time
                                             19.605713   data required time
---------------------------------------------------------------------------------------------
                                             19.605713   data required time
                                             -2.604051   data arrival time
---------------------------------------------------------------------------------------------
                                             17.001663   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.619635    0.098250    2.603564 ^ i_sram.sram7/BEN[3] (CF_SRAM_1024x32)
                                              2.603564   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.725804   19.605772   library setup time
                                             19.605772   data required time
---------------------------------------------------------------------------------------------
                                             19.605772   data required time
                                             -2.603564   data arrival time
---------------------------------------------------------------------------------------------
                                             17.002209   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.619266    0.097591    2.602905 ^ i_sram.sram7/BEN[4] (CF_SRAM_1024x32)
                                              2.602905   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.725725   19.605850   library setup time
                                             19.605850   data required time
---------------------------------------------------------------------------------------------
                                             19.605850   data required time
                                             -2.602905   data arrival time
---------------------------------------------------------------------------------------------
                                             17.002945   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.618808    0.096765    2.602080 ^ i_sram.sram7/BEN[5] (CF_SRAM_1024x32)
                                              2.602080   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.725627   19.605947   library setup time
                                             19.605947   data required time
---------------------------------------------------------------------------------------------
                                             19.605947   data required time
                                             -2.602080   data arrival time
---------------------------------------------------------------------------------------------
                                             17.003868   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.618263    0.095773    2.601087 ^ i_sram.sram7/BEN[6] (CF_SRAM_1024x32)
                                              2.601087   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.725510   19.606066   library setup time
                                             19.606066   data required time
---------------------------------------------------------------------------------------------
                                             19.606066   data required time
                                             -2.601087   data arrival time
---------------------------------------------------------------------------------------------
                                             17.004978   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.616356    0.092223    2.597537 ^ i_sram.sram6/BEN[0] (CF_SRAM_1024x32)
                                              2.597537   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.725050   19.602583   library setup time
                                             19.602583   data required time
---------------------------------------------------------------------------------------------
                                             19.602583   data required time
                                             -2.597537   data arrival time
---------------------------------------------------------------------------------------------
                                             17.005047   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.616271    0.092061    2.597375 ^ i_sram.sram6/BEN[1] (CF_SRAM_1024x32)
                                              2.597375   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.725032   19.602600   library setup time
                                             19.602600   data required time
---------------------------------------------------------------------------------------------
                                             19.602600   data required time
                                             -2.597375   data arrival time
---------------------------------------------------------------------------------------------
                                             17.005226   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.616101    0.091739    2.597053 ^ i_sram.sram6/BEN[2] (CF_SRAM_1024x32)
                                              2.597053   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.724996   19.602638   library setup time
                                             19.602638   data required time
---------------------------------------------------------------------------------------------
                                             19.602638   data required time
                                             -2.597053   data arrival time
---------------------------------------------------------------------------------------------
                                             17.005585   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.617760    0.094850    2.600164 ^ i_sram.sram7/BEN[7] (CF_SRAM_1024x32)
                                              2.600164   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.725402   19.606173   library setup time
                                             19.606173   data required time
---------------------------------------------------------------------------------------------
                                             19.606173   data required time
                                             -2.600164   data arrival time
---------------------------------------------------------------------------------------------
                                             17.006010   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.615848    0.091254    2.596568 ^ i_sram.sram6/BEN[3] (CF_SRAM_1024x32)
                                              2.596568   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.724941   19.602692   library setup time
                                             19.602692   data required time
---------------------------------------------------------------------------------------------
                                             19.602692   data required time
                                             -2.596568   data arrival time
---------------------------------------------------------------------------------------------
                                             17.006123   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.615510    0.090606    2.595920 ^ i_sram.sram6/BEN[4] (CF_SRAM_1024x32)
                                              2.595920   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.724869   19.602764   library setup time
                                             19.602764   data required time
---------------------------------------------------------------------------------------------
                                             19.602764   data required time
                                             -2.595920   data arrival time
---------------------------------------------------------------------------------------------
                                             17.006844   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.615092    0.089794    2.595108 ^ i_sram.sram6/BEN[5] (CF_SRAM_1024x32)
                                              2.595108   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.724779   19.602856   library setup time
                                             19.602856   data required time
---------------------------------------------------------------------------------------------
                                             19.602856   data required time
                                             -2.595108   data arrival time
---------------------------------------------------------------------------------------------
                                             17.007748   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.614593    0.088818    2.594132 ^ i_sram.sram6/BEN[6] (CF_SRAM_1024x32)
                                              2.594132   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.724672   19.602962   library setup time
                                             19.602962   data required time
---------------------------------------------------------------------------------------------
                                             19.602962   data required time
                                             -2.594132   data arrival time
---------------------------------------------------------------------------------------------
                                             17.008831   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.613873    0.087389    2.592703 ^ i_sram.sram6/BEN[7] (CF_SRAM_1024x32)
                                              2.592703   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.724518   19.603117   library setup time
                                             19.603117   data required time
---------------------------------------------------------------------------------------------
                                             19.603117   data required time
                                             -2.592703   data arrival time
---------------------------------------------------------------------------------------------
                                             17.010412   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.608179    0.106084    2.597828 ^ i_sram.sram7/BEN[8] (CF_SRAM_1024x32)
                                              2.597828   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.723348   19.608227   library setup time
                                             19.608227   data required time
---------------------------------------------------------------------------------------------
                                             19.608227   data required time
                                             -2.597828   data arrival time
---------------------------------------------------------------------------------------------
                                             17.010399   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.608075    0.105920    2.597664 ^ i_sram.sram7/BEN[9] (CF_SRAM_1024x32)
                                              2.597664   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.723326   19.608250   library setup time
                                             19.608250   data required time
---------------------------------------------------------------------------------------------
                                             19.608250   data required time
                                             -2.597664   data arrival time
---------------------------------------------------------------------------------------------
                                             17.010586   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.607885    0.105617    2.597362 ^ i_sram.sram7/BEN[10] (CF_SRAM_1024x32)
                                              2.597362   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.723285   19.608290   library setup time
                                             19.608290   data required time
---------------------------------------------------------------------------------------------
                                             19.608290   data required time
                                             -2.597362   data arrival time
---------------------------------------------------------------------------------------------
                                             17.010929   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.607625    0.105201    2.596946 ^ i_sram.sram7/BEN[11] (CF_SRAM_1024x32)
                                              2.596946   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.723229   19.608345   library setup time
                                             19.608345   data required time
---------------------------------------------------------------------------------------------
                                             19.608345   data required time
                                             -2.596946   data arrival time
---------------------------------------------------------------------------------------------
                                             17.011400   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.607255    0.104608    2.596352 ^ i_sram.sram7/BEN[12] (CF_SRAM_1024x32)
                                              2.596352   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.723150   19.608425   library setup time
                                             19.608425   data required time
---------------------------------------------------------------------------------------------
                                             19.608425   data required time
                                             -2.596352   data arrival time
---------------------------------------------------------------------------------------------
                                             17.012074   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.606612    0.103570    2.595315 ^ i_sram.sram7/BEN[13] (CF_SRAM_1024x32)
                                              2.595315   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.723012   19.608562   library setup time
                                             19.608562   data required time
---------------------------------------------------------------------------------------------
                                             19.608562   data required time
                                             -2.595315   data arrival time
---------------------------------------------------------------------------------------------
                                             17.013248   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.606046    0.102647    2.594391 ^ i_sram.sram7/BEN[14] (CF_SRAM_1024x32)
                                              2.594391   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.722891   19.608685   library setup time
                                             19.608685   data required time
---------------------------------------------------------------------------------------------
                                             19.608685   data required time
                                             -2.594391   data arrival time
---------------------------------------------------------------------------------------------
                                             17.014294   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.603689    0.098718    2.590463 ^ i_sram.sram6/BEN[8] (CF_SRAM_1024x32)
                                              2.590463   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.722335   19.605299   library setup time
                                             19.605299   data required time
---------------------------------------------------------------------------------------------
                                             19.605299   data required time
                                             -2.590463   data arrival time
---------------------------------------------------------------------------------------------
                                             17.014835   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.603595    0.098559    2.590303 ^ i_sram.sram6/BEN[9] (CF_SRAM_1024x32)
                                              2.590303   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.722315   19.605318   library setup time
                                             19.605318   data required time
---------------------------------------------------------------------------------------------
                                             19.605318   data required time
                                             -2.590303   data arrival time
---------------------------------------------------------------------------------------------
                                             17.015017   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.605509    0.101765    2.593509 ^ i_sram.sram7/BEN[15] (CF_SRAM_1024x32)
                                              2.593509   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.722775   19.608801   library setup time
                                             19.608801   data required time
---------------------------------------------------------------------------------------------
                                             19.608801   data required time
                                             -2.593509   data arrival time
---------------------------------------------------------------------------------------------
                                             17.015291   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.603409    0.098241    2.589985 ^ i_sram.sram6/BEN[10] (CF_SRAM_1024x32)
                                              2.589985   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.722274   19.605360   library setup time
                                             19.605360   data required time
---------------------------------------------------------------------------------------------
                                             19.605360   data required time
                                             -2.589985   data arrival time
---------------------------------------------------------------------------------------------
                                             17.015375   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.603129    0.097762    2.589506 ^ i_sram.sram6/BEN[11] (CF_SRAM_1024x32)
                                              2.589506   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.722214   19.605419   library setup time
                                             19.605419   data required time
---------------------------------------------------------------------------------------------
                                             19.605419   data required time
                                             -2.589506   data arrival time
---------------------------------------------------------------------------------------------
                                             17.015913   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.602646    0.096930    2.588675 ^ i_sram.sram6/BEN[12] (CF_SRAM_1024x32)
                                              2.588675   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.722111   19.605522   library setup time
                                             19.605522   data required time
---------------------------------------------------------------------------------------------
                                             19.605522   data required time
                                             -2.588675   data arrival time
---------------------------------------------------------------------------------------------
                                             17.016850   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.601911    0.095651    2.587395 ^ i_sram.sram6/BEN[13] (CF_SRAM_1024x32)
                                              2.587395   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.721953   19.605679   library setup time
                                             19.605679   data required time
---------------------------------------------------------------------------------------------
                                             19.605679   data required time
                                             -2.587395   data arrival time
---------------------------------------------------------------------------------------------
                                             17.018284   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.601343    0.094651    2.586396 ^ i_sram.sram6/BEN[14] (CF_SRAM_1024x32)
                                              2.586396   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.721832   19.605803   library setup time
                                             19.605803   data required time
---------------------------------------------------------------------------------------------
                                             19.605803   data required time
                                             -2.586396   data arrival time
---------------------------------------------------------------------------------------------
                                             17.019407   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.600643    0.093405    2.585149 ^ i_sram.sram6/BEN[15] (CF_SRAM_1024x32)
                                              2.585149   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.721682   19.605951   library setup time
                                             19.605951   data required time
---------------------------------------------------------------------------------------------
                                             19.605951   data required time
                                             -2.585149   data arrival time
---------------------------------------------------------------------------------------------
                                             17.020802   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003513    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000047    0.000024    1.000024 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005098    0.052723    0.376907    1.376931 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.052723    0.000020    1.376951 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.127889    0.191442    0.182601    1.559553 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.191563    0.004003    1.563556 ^ _388_/A (sky130_fd_sc_hd__nand3_4)
     7    0.093338    0.211185    0.186754    1.750310 v _388_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _008_ (net)
                      0.211948    0.010227    1.760537 v _389_/A (sky130_fd_sc_hd__inv_16)
    33    0.324513    0.238940    0.231797    1.992334 ^ _389_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[3] (net)
                      0.246766    0.033904    2.026238 ^ i_sram.sram3/EN (CF_SRAM_1024x32)
                                              2.026238   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -1.244299   19.061731   library setup time
                                             19.061731   data required time
---------------------------------------------------------------------------------------------
                                             19.061731   data required time
                                             -2.026238   data arrival time
---------------------------------------------------------------------------------------------
                                             17.035494   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.607882    0.074433    2.579747 ^ i_sram.sram5/BEN[0] (CF_SRAM_1024x32)
                                              2.579747   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.724134   19.617363   library setup time
                                             19.617363   data required time
---------------------------------------------------------------------------------------------
                                             19.617363   data required time
                                             -2.579747   data arrival time
---------------------------------------------------------------------------------------------
                                             17.037615   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.607810    0.074265    2.579579 ^ i_sram.sram5/BEN[1] (CF_SRAM_1024x32)
                                              2.579579   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.724118   19.617378   library setup time
                                             19.617378   data required time
---------------------------------------------------------------------------------------------
                                             19.617378   data required time
                                             -2.579579   data arrival time
---------------------------------------------------------------------------------------------
                                             17.037800   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.607697    0.073997    2.579311 ^ i_sram.sram5/BEN[2] (CF_SRAM_1024x32)
                                              2.579311   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.724094   19.617401   library setup time
                                             19.617401   data required time
---------------------------------------------------------------------------------------------
                                             19.617401   data required time
                                             -2.579311   data arrival time
---------------------------------------------------------------------------------------------
                                             17.038090   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.607487    0.073498    2.578812 ^ i_sram.sram5/BEN[3] (CF_SRAM_1024x32)
                                              2.578812   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.724049   19.617447   library setup time
                                             19.617447   data required time
---------------------------------------------------------------------------------------------
                                             19.617447   data required time
                                             -2.578812   data arrival time
---------------------------------------------------------------------------------------------
                                             17.038635   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.607115    0.072602    2.577916 ^ i_sram.sram5/BEN[4] (CF_SRAM_1024x32)
                                              2.577916   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.723969   19.617527   library setup time
                                             19.617527   data required time
---------------------------------------------------------------------------------------------
                                             19.617527   data required time
                                             -2.577916   data arrival time
---------------------------------------------------------------------------------------------
                                             17.039612   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.606769    0.071760    2.577074 ^ i_sram.sram5/BEN[5] (CF_SRAM_1024x32)
                                              2.577074   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.723895   19.617601   library setup time
                                             19.617601   data required time
---------------------------------------------------------------------------------------------
                                             19.617601   data required time
                                             -2.577074   data arrival time
---------------------------------------------------------------------------------------------
                                             17.040525   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.606360    0.070747    2.576061 ^ i_sram.sram5/BEN[6] (CF_SRAM_1024x32)
                                              2.576061   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.723807   19.617689   library setup time
                                             19.617689   data required time
---------------------------------------------------------------------------------------------
                                             19.617689   data required time
                                             -2.576061   data arrival time
---------------------------------------------------------------------------------------------
                                             17.041628   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.605905    0.069606    2.574920 ^ i_sram.sram5/BEN[7] (CF_SRAM_1024x32)
                                              2.574920   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.723710   19.617786   library setup time
                                             19.617786   data required time
---------------------------------------------------------------------------------------------
                                             19.617786   data required time
                                             -2.574920   data arrival time
---------------------------------------------------------------------------------------------
                                             17.042868   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.594178    0.080987    2.572731 ^ i_sram.sram5/BEN[8] (CF_SRAM_1024x32)
                                              2.572731   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.721196   19.620300   library setup time
                                             19.620300   data required time
---------------------------------------------------------------------------------------------
                                             19.620300   data required time
                                             -2.572731   data arrival time
---------------------------------------------------------------------------------------------
                                             17.047569   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.594109    0.080843    2.572587 ^ i_sram.sram5/BEN[9] (CF_SRAM_1024x32)
                                              2.572587   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.721181   19.620316   library setup time
                                             19.620316   data required time
---------------------------------------------------------------------------------------------
                                             19.620316   data required time
                                             -2.572587   data arrival time
---------------------------------------------------------------------------------------------
                                             17.047728   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.593950    0.080513    2.572257 ^ i_sram.sram5/BEN[10] (CF_SRAM_1024x32)
                                              2.572257   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.721147   19.620348   library setup time
                                             19.620348   data required time
---------------------------------------------------------------------------------------------
                                             19.620348   data required time
                                             -2.572257   data arrival time
---------------------------------------------------------------------------------------------
                                             17.048092   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.593719    0.080030    2.571775 ^ i_sram.sram5/BEN[11] (CF_SRAM_1024x32)
                                              2.571775   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.721097   19.620398   library setup time
                                             19.620398   data required time
---------------------------------------------------------------------------------------------
                                             19.620398   data required time
                                             -2.571775   data arrival time
---------------------------------------------------------------------------------------------
                                             17.048624   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.593428    0.079418    2.571162 ^ i_sram.sram5/BEN[12] (CF_SRAM_1024x32)
                                              2.571162   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.721035   19.620461   library setup time
                                             19.620461   data required time
---------------------------------------------------------------------------------------------
                                             19.620461   data required time
                                             -2.571162   data arrival time
---------------------------------------------------------------------------------------------
                                             17.049297   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.592927    0.078349    2.570094 ^ i_sram.sram5/BEN[13] (CF_SRAM_1024x32)
                                              2.570094   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.720927   19.620569   library setup time
                                             19.620569   data required time
---------------------------------------------------------------------------------------------
                                             19.620569   data required time
                                             -2.570094   data arrival time
---------------------------------------------------------------------------------------------
                                             17.050476   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.592464    0.077352    2.569096 ^ i_sram.sram5/BEN[14] (CF_SRAM_1024x32)
                                              2.569096   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.720828   19.620668   library setup time
                                             19.620668   data required time
---------------------------------------------------------------------------------------------
                                             19.620668   data required time
                                             -2.569096   data arrival time
---------------------------------------------------------------------------------------------
                                             17.051573   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.591890    0.076091    2.567836 ^ i_sram.sram5/BEN[15] (CF_SRAM_1024x32)
                                              2.567836   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.720705   19.620790   library setup time
                                             19.620790   data required time
---------------------------------------------------------------------------------------------
                                             19.620790   data required time
                                             -2.567836   data arrival time
---------------------------------------------------------------------------------------------
                                             17.052956   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.596587    0.037957    2.543272 ^ i_sram.sram1/BEN[0] (CF_SRAM_1024x32)
                                              2.543272   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.721422   19.603050   library setup time
                                             19.603050   data required time
---------------------------------------------------------------------------------------------
                                             19.603050   data required time
                                             -2.543272   data arrival time
---------------------------------------------------------------------------------------------
                                             17.059780   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.595536    0.031938    2.537252 ^ i_sram.sram1/BEN[1] (CF_SRAM_1024x32)
                                              2.537252   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.721197   19.603275   library setup time
                                             19.603275   data required time
---------------------------------------------------------------------------------------------
                                             19.603275   data required time
                                             -2.537252   data arrival time
---------------------------------------------------------------------------------------------
                                             17.066023   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.594743    0.026272    2.531586 ^ i_sram.sram1/BEN[2] (CF_SRAM_1024x32)
                                              2.531586   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.721027   19.603447   library setup time
                                             19.603447   data required time
---------------------------------------------------------------------------------------------
                                             19.603447   data required time
                                             -2.531586   data arrival time
---------------------------------------------------------------------------------------------
                                             17.071861   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.580377    0.042228    2.533973 ^ i_sram.sram1/BEN[8] (CF_SRAM_1024x32)
                                              2.533973   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.717947   19.606527   library setup time
                                             19.606527   data required time
---------------------------------------------------------------------------------------------
                                             19.606527   data required time
                                             -2.533973   data arrival time
---------------------------------------------------------------------------------------------
                                             17.072554   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.594179    0.021158    2.526472 ^ i_sram.sram1/BEN[3] (CF_SRAM_1024x32)
                                              2.526472   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.720906   19.603567   library setup time
                                             19.603567   data required time
---------------------------------------------------------------------------------------------
                                             19.603567   data required time
                                             -2.526472   data arrival time
---------------------------------------------------------------------------------------------
                                             17.077095   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.579276    0.036930    2.528675 ^ i_sram.sram1/BEN[9] (CF_SRAM_1024x32)
                                              2.528675   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.717711   19.606764   library setup time
                                             19.606764   data required time
---------------------------------------------------------------------------------------------
                                             19.606764   data required time
                                             -2.528675   data arrival time
---------------------------------------------------------------------------------------------
                                             17.078089   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426968    0.041030    2.037491 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.593189    0.467823    2.505314 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.593685    0.015109    2.520423 ^ i_sram.sram1/BEN[4] (CF_SRAM_1024x32)
                                              2.520423   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.720800   19.603674   library setup time
                                             19.603674   data required time
---------------------------------------------------------------------------------------------
                                             19.603674   data required time
                                             -2.520423   data arrival time
---------------------------------------------------------------------------------------------
                                             17.083250   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.578165    0.030388    2.522133 ^ i_sram.sram1/BEN[10] (CF_SRAM_1024x32)
                                              2.522133   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.717473   19.607000   library setup time
                                             19.607000   data required time
---------------------------------------------------------------------------------------------
                                             19.607000   data required time
                                             -2.522133   data arrival time
---------------------------------------------------------------------------------------------
                                             17.084869   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.577251    0.023312    2.515056 ^ i_sram.sram1/BEN[11] (CF_SRAM_1024x32)
                                              2.515056   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.717277   19.607197   library setup time
                                             19.607197   data required time
---------------------------------------------------------------------------------------------
                                             19.607197   data required time
                                             -2.515056   data arrival time
---------------------------------------------------------------------------------------------
                                             17.092140   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423916    0.054885    2.039478 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.576025    0.452266    2.491744 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.576378    0.012711    2.504455 ^ i_sram.sram1/BEN[12] (CF_SRAM_1024x32)
                                              2.504455   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.717090   19.607384   library setup time
                                             19.607384   data required time
---------------------------------------------------------------------------------------------
                                             19.607384   data required time
                                             -2.504455   data arrival time
---------------------------------------------------------------------------------------------
                                             17.102928   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.509965    0.036593    2.354022 ^ i_sram.sram7/BEN[23] (CF_SRAM_1024x32)
                                              2.354022   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.702291   19.629284   library setup time
                                             19.629284   data required time
---------------------------------------------------------------------------------------------
                                             19.629284   data required time
                                             -2.354022   data arrival time
---------------------------------------------------------------------------------------------
                                             17.275263   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.509923    0.036413    2.353841 ^ i_sram.sram7/BEN[22] (CF_SRAM_1024x32)
                                              2.353841   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.702282   19.629293   library setup time
                                             19.629293   data required time
---------------------------------------------------------------------------------------------
                                             19.629293   data required time
                                             -2.353841   data arrival time
---------------------------------------------------------------------------------------------
                                             17.275454   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.509840    0.036049    2.353477 ^ i_sram.sram7/BEN[21] (CF_SRAM_1024x32)
                                              2.353477   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.702264   19.629313   library setup time
                                             19.629313   data required time
---------------------------------------------------------------------------------------------
                                             19.629313   data required time
                                             -2.353477   data arrival time
---------------------------------------------------------------------------------------------
                                             17.275835   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.509722    0.035526    2.352954 ^ i_sram.sram7/BEN[20] (CF_SRAM_1024x32)
                                              2.352954   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.702239   19.629337   library setup time
                                             19.629337   data required time
---------------------------------------------------------------------------------------------
                                             19.629337   data required time
                                             -2.352954   data arrival time
---------------------------------------------------------------------------------------------
                                             17.276384   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.509568    0.034829    2.352257 ^ i_sram.sram7/BEN[19] (CF_SRAM_1024x32)
                                              2.352257   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.702206   19.629370   library setup time
                                             19.629370   data required time
---------------------------------------------------------------------------------------------
                                             19.629370   data required time
                                             -2.352257   data arrival time
---------------------------------------------------------------------------------------------
                                             17.277111   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.509380    0.033957    2.351385 ^ i_sram.sram7/BEN[18] (CF_SRAM_1024x32)
                                              2.351385   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.702165   19.629410   library setup time
                                             19.629410   data required time
---------------------------------------------------------------------------------------------
                                             19.629410   data required time
                                             -2.351385   data arrival time
---------------------------------------------------------------------------------------------
                                             17.278025   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.509066    0.032453    2.349881 ^ i_sram.sram7/BEN[17] (CF_SRAM_1024x32)
                                              2.349881   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.702098   19.629477   library setup time
                                             19.629477   data required time
---------------------------------------------------------------------------------------------
                                             19.629477   data required time
                                             -2.349881   data arrival time
---------------------------------------------------------------------------------------------
                                             17.279594   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.508259    0.028187    2.345616 ^ i_sram.sram6/BEN[23] (CF_SRAM_1024x32)
                                              2.345616   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.701874   19.625759   library setup time
                                             19.625759   data required time
---------------------------------------------------------------------------------------------
                                             19.625759   data required time
                                             -2.345616   data arrival time
---------------------------------------------------------------------------------------------
                                             17.280144   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.508959    0.031919    2.349347 ^ i_sram.sram7/BEN[16] (CF_SRAM_1024x32)
                                              2.349347   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.702075   19.629499   library setup time
                                             19.629499   data required time
---------------------------------------------------------------------------------------------
                                             19.629499   data required time
                                             -2.349347   data arrival time
---------------------------------------------------------------------------------------------
                                             17.280153   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.508229    0.028015    2.345443 ^ i_sram.sram6/BEN[22] (CF_SRAM_1024x32)
                                              2.345443   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.701868   19.625765   library setup time
                                             19.625765   data required time
---------------------------------------------------------------------------------------------
                                             19.625765   data required time
                                             -2.345443   data arrival time
---------------------------------------------------------------------------------------------
                                             17.280321   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.508171    0.027678    2.345106 ^ i_sram.sram6/BEN[21] (CF_SRAM_1024x32)
                                              2.345106   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.701856   19.625776   library setup time
                                             19.625776   data required time
---------------------------------------------------------------------------------------------
                                             19.625776   data required time
                                             -2.345106   data arrival time
---------------------------------------------------------------------------------------------
                                             17.280672   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.508083    0.027160    2.344588 ^ i_sram.sram6/BEN[20] (CF_SRAM_1024x32)
                                              2.344588   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.701837   19.625797   library setup time
                                             19.625797   data required time
---------------------------------------------------------------------------------------------
                                             19.625797   data required time
                                             -2.344588   data arrival time
---------------------------------------------------------------------------------------------
                                             17.281208   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.507978    0.026525    2.343953 ^ i_sram.sram6/BEN[19] (CF_SRAM_1024x32)
                                              2.343953   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.701814   19.625820   library setup time
                                             19.625820   data required time
---------------------------------------------------------------------------------------------
                                             19.625820   data required time
                                             -2.343953   data arrival time
---------------------------------------------------------------------------------------------
                                             17.281868   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.507758    0.025140    2.342568 ^ i_sram.sram6/BEN[18] (CF_SRAM_1024x32)
                                              2.342568   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.701767   19.625866   library setup time
                                             19.625866   data required time
---------------------------------------------------------------------------------------------
                                             19.625866   data required time
                                             -2.342568   data arrival time
---------------------------------------------------------------------------------------------
                                             17.283297   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.497940    0.034510    2.347928 ^ i_sram.sram7/BEN[31] (CF_SRAM_1024x32)
                                              2.347928   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.699457   19.632118   library setup time
                                             19.632118   data required time
---------------------------------------------------------------------------------------------
                                             19.632118   data required time
                                             -2.347928   data arrival time
---------------------------------------------------------------------------------------------
                                             17.284191   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.497912    0.034382    2.347800 ^ i_sram.sram7/BEN[30] (CF_SRAM_1024x32)
                                              2.347800   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.699448   19.632128   library setup time
                                             19.632128   data required time
---------------------------------------------------------------------------------------------
                                             19.632128   data required time
                                             -2.347800   data arrival time
---------------------------------------------------------------------------------------------
                                             17.284327   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.507564    0.023846    2.341274 ^ i_sram.sram6/BEN[17] (CF_SRAM_1024x32)
                                              2.341274   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.701725   19.625908   library setup time
                                             19.625908   data required time
---------------------------------------------------------------------------------------------
                                             19.625908   data required time
                                             -2.341274   data arrival time
---------------------------------------------------------------------------------------------
                                             17.284636   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.497839    0.034049    2.347466 ^ i_sram.sram7/BEN[29] (CF_SRAM_1024x32)
                                              2.347466   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.699423   19.632153   library setup time
                                             19.632153   data required time
---------------------------------------------------------------------------------------------
                                             19.632153   data required time
                                             -2.347466   data arrival time
---------------------------------------------------------------------------------------------
                                             17.284687   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.497729    0.033545    2.346962 ^ i_sram.sram7/BEN[28] (CF_SRAM_1024x32)
                                              2.346962   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.699386   19.632191   library setup time
                                             19.632191   data required time
---------------------------------------------------------------------------------------------
                                             19.632191   data required time
                                             -2.346962   data arrival time
---------------------------------------------------------------------------------------------
                                             17.285229   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.497590    0.032895    2.346313 ^ i_sram.sram7/BEN[27] (CF_SRAM_1024x32)
                                              2.346313   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.699339   19.632236   library setup time
                                             19.632236   data required time
---------------------------------------------------------------------------------------------
                                             19.632236   data required time
                                             -2.346313   data arrival time
---------------------------------------------------------------------------------------------
                                             17.285923   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.497393    0.031948    2.345365 ^ i_sram.sram7/BEN[26] (CF_SRAM_1024x32)
                                              2.345365   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.699272   19.632303   library setup time
                                             19.632303   data required time
---------------------------------------------------------------------------------------------
                                             19.632303   data required time
                                             -2.345365   data arrival time
---------------------------------------------------------------------------------------------
                                             17.286938   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.507191    0.021119    2.338547 ^ i_sram.sram6/BEN[16] (CF_SRAM_1024x32)
                                              2.338547   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.701646   19.625988   library setup time
                                             19.625988   data required time
---------------------------------------------------------------------------------------------
                                             19.625988   data required time
                                             -2.338547   data arrival time
---------------------------------------------------------------------------------------------
                                             17.287441   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.497204    0.031012    2.344430 ^ i_sram.sram7/BEN[24] (CF_SRAM_1024x32)
                                              2.344430   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.699208   19.632368   library setup time
                                             19.632368   data required time
---------------------------------------------------------------------------------------------
                                             19.632368   data required time
                                             -2.344430   data arrival time
---------------------------------------------------------------------------------------------
                                             17.287937   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.497166    0.030817    2.344234 ^ i_sram.sram7/BEN[25] (CF_SRAM_1024x32)
                                              2.344234   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.699195   19.632380   library setup time
                                             19.632380   data required time
---------------------------------------------------------------------------------------------
                                             19.632380   data required time
                                             -2.344234   data arrival time
---------------------------------------------------------------------------------------------
                                             17.288145   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.496202    0.025433    2.338851 ^ i_sram.sram6/BEN[31] (CF_SRAM_1024x32)
                                              2.338851   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.698818   19.628815   library setup time
                                             19.628815   data required time
---------------------------------------------------------------------------------------------
                                             19.628815   data required time
                                             -2.338851   data arrival time
---------------------------------------------------------------------------------------------
                                             17.289965   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.496175    0.025264    2.338682 ^ i_sram.sram6/BEN[30] (CF_SRAM_1024x32)
                                              2.338682   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.698809   19.628826   library setup time
                                             19.628826   data required time
---------------------------------------------------------------------------------------------
                                             19.628826   data required time
                                             -2.338682   data arrival time
---------------------------------------------------------------------------------------------
                                             17.290144   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.496122    0.024929    2.338346 ^ i_sram.sram6/BEN[29] (CF_SRAM_1024x32)
                                              2.338346   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.698791   19.628843   library setup time
                                             19.628843   data required time
---------------------------------------------------------------------------------------------
                                             19.628843   data required time
                                             -2.338346   data arrival time
---------------------------------------------------------------------------------------------
                                             17.290497   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.496039    0.024396    2.337814 ^ i_sram.sram6/BEN[28] (CF_SRAM_1024x32)
                                              2.337814   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.698763   19.628872   library setup time
                                             19.628872   data required time
---------------------------------------------------------------------------------------------
                                             19.628872   data required time
                                             -2.337814   data arrival time
---------------------------------------------------------------------------------------------
                                             17.291058   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.495937    0.023721    2.337139 ^ i_sram.sram6/BEN[27] (CF_SRAM_1024x32)
                                              2.337139   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.698728   19.628904   library setup time
                                             19.628904   data required time
---------------------------------------------------------------------------------------------
                                             19.628904   data required time
                                             -2.337139   data arrival time
---------------------------------------------------------------------------------------------
                                             17.291767   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.495814    0.022876    2.336293 ^ i_sram.sram6/BEN[26] (CF_SRAM_1024x32)
                                              2.336293   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.698687   19.628946   library setup time
                                             19.628946   data required time
---------------------------------------------------------------------------------------------
                                             19.628946   data required time
                                             -2.336293   data arrival time
---------------------------------------------------------------------------------------------
                                             17.292654   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.495663    0.021797    2.335214 ^ i_sram.sram6/BEN[25] (CF_SRAM_1024x32)
                                              2.335214   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.698636   19.628998   library setup time
                                             19.628998   data required time
---------------------------------------------------------------------------------------------
                                             19.628998   data required time
                                             -2.335214   data arrival time
---------------------------------------------------------------------------------------------
                                             17.293783   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.495369    0.019495    2.332913 ^ i_sram.sram6/BEN[24] (CF_SRAM_1024x32)
                                              2.332913   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.698536   19.629097   library setup time
                                             19.629097   data required time
---------------------------------------------------------------------------------------------
                                             19.629097   data required time
                                             -2.332913   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296185   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.506702    0.016787    2.334215 ^ i_sram.sram4/BEN[23] (CF_SRAM_1024x32)
                                              2.334215   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.702551   19.644714   library setup time
                                             19.644714   data required time
---------------------------------------------------------------------------------------------
                                             19.644714   data required time
                                             -2.334215   data arrival time
---------------------------------------------------------------------------------------------
                                             17.310501   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.506689    0.016663    2.334091 ^ i_sram.sram4/BEN[22] (CF_SRAM_1024x32)
                                              2.334091   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.702549   19.644716   library setup time
                                             19.644716   data required time
---------------------------------------------------------------------------------------------
                                             19.644716   data required time
                                             -2.334091   data arrival time
---------------------------------------------------------------------------------------------
                                             17.310627   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.506650    0.016262    2.333690 ^ i_sram.sram4/BEN[21] (CF_SRAM_1024x32)
                                              2.333690   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.702540   19.644726   library setup time
                                             19.644726   data required time
---------------------------------------------------------------------------------------------
                                             19.644726   data required time
                                             -2.333690   data arrival time
---------------------------------------------------------------------------------------------
                                             17.311035   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.506598    0.015699    2.333127 ^ i_sram.sram4/BEN[20] (CF_SRAM_1024x32)
                                              2.333127   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.702529   19.644735   library setup time
                                             19.644735   data required time
---------------------------------------------------------------------------------------------
                                             19.644735   data required time
                                             -2.333127   data arrival time
---------------------------------------------------------------------------------------------
                                             17.311609   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.506536    0.015018    2.332446 ^ i_sram.sram4/BEN[19] (CF_SRAM_1024x32)
                                              2.332446   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.702516   19.644751   library setup time
                                             19.644751   data required time
---------------------------------------------------------------------------------------------
                                             19.644751   data required time
                                             -2.332446   data arrival time
---------------------------------------------------------------------------------------------
                                             17.312305   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.506464    0.014164    2.331592 ^ i_sram.sram4/BEN[18] (CF_SRAM_1024x32)
                                              2.331592   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.702500   19.644766   library setup time
                                             19.644766   data required time
---------------------------------------------------------------------------------------------
                                             19.644766   data required time
                                             -2.331592   data arrival time
---------------------------------------------------------------------------------------------
                                             17.313173   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.506387    0.013191    2.330620 ^ i_sram.sram4/BEN[17] (CF_SRAM_1024x32)
                                              2.330620   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.702484   19.644783   library setup time
                                             19.644783   data required time
---------------------------------------------------------------------------------------------
                                             19.644783   data required time
                                             -2.330620   data arrival time
---------------------------------------------------------------------------------------------
                                             17.314163   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.506304    0.012056    2.329484 ^ i_sram.sram4/BEN[16] (CF_SRAM_1024x32)
                                              2.329484   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.702466   19.644800   library setup time
                                             19.644800   data required time
---------------------------------------------------------------------------------------------
                                             19.644800   data required time
                                             -2.329484   data arrival time
---------------------------------------------------------------------------------------------
                                             17.315315   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.495073    0.016821    2.330238 ^ i_sram.sram4/BEN[31] (CF_SRAM_1024x32)
                                              2.330238   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.699446   19.647820   library setup time
                                             19.647820   data required time
---------------------------------------------------------------------------------------------
                                             19.647820   data required time
                                             -2.330238   data arrival time
---------------------------------------------------------------------------------------------
                                             17.317583   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.495055    0.016650    2.330068 ^ i_sram.sram4/BEN[30] (CF_SRAM_1024x32)
                                              2.330068   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.699441   19.647825   library setup time
                                             19.647825   data required time
---------------------------------------------------------------------------------------------
                                             19.647825   data required time
                                             -2.330068   data arrival time
---------------------------------------------------------------------------------------------
                                             17.317759   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.510300    0.094102    1.860246 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.505897    0.457182    2.317428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.505935    0.003747    2.321176 ^ i_sram.sram5/BEN[16] (CF_SRAM_1024x32)
                                              2.321176   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.702276   19.639221   library setup time
                                             19.639221   data required time
---------------------------------------------------------------------------------------------
                                             19.639221   data required time
                                             -2.321176   data arrival time
---------------------------------------------------------------------------------------------
                                             17.318045   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.495021    0.016310    2.329728 ^ i_sram.sram4/BEN[29] (CF_SRAM_1024x32)
                                              2.329728   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.699429   19.647837   library setup time
                                             19.647837   data required time
---------------------------------------------------------------------------------------------
                                             19.647837   data required time
                                             -2.329728   data arrival time
---------------------------------------------------------------------------------------------
                                             17.318108   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.494975    0.015832    2.329250 ^ i_sram.sram4/BEN[28] (CF_SRAM_1024x32)
                                              2.329250   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.699413   19.647852   library setup time
                                             19.647852   data required time
---------------------------------------------------------------------------------------------
                                             19.647852   data required time
                                             -2.329250   data arrival time
---------------------------------------------------------------------------------------------
                                             17.318602   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.494907    0.015103    2.328520 ^ i_sram.sram4/BEN[27] (CF_SRAM_1024x32)
                                              2.328520   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.699390   19.647875   library setup time
                                             19.647875   data required time
---------------------------------------------------------------------------------------------
                                             19.647875   data required time
                                             -2.328520   data arrival time
---------------------------------------------------------------------------------------------
                                             17.319355   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.494832    0.014249    2.327667 ^ i_sram.sram4/BEN[26] (CF_SRAM_1024x32)
                                              2.327667   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.699365   19.647900   library setup time
                                             19.647900   data required time
---------------------------------------------------------------------------------------------
                                             19.647900   data required time
                                             -2.327667   data arrival time
---------------------------------------------------------------------------------------------
                                             17.320232   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.494746    0.013197    2.326615 ^ i_sram.sram4/BEN[25] (CF_SRAM_1024x32)
                                              2.326615   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.699336   19.647930   library setup time
                                             19.647930   data required time
---------------------------------------------------------------------------------------------
                                             19.647930   data required time
                                             -2.326615   data arrival time
---------------------------------------------------------------------------------------------
                                             17.321316   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.494665    0.012109    2.325527 ^ i_sram.sram4/BEN[24] (CF_SRAM_1024x32)
                                              2.325527   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.699308   19.647957   library setup time
                                             19.647957   data required time
---------------------------------------------------------------------------------------------
                                             19.647957   data required time
                                             -2.325527   data arrival time
---------------------------------------------------------------------------------------------
                                             17.322430   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517199    0.100810    1.862814 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.494242    0.450604    2.313417 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.494282    0.003800    2.317218 ^ i_sram.sram5/BEN[24] (CF_SRAM_1024x32)
                                              2.317218   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.699068   19.642429   library setup time
                                             19.642429   data required time
---------------------------------------------------------------------------------------------
                                             19.642429   data required time
                                             -2.317218   data arrival time
---------------------------------------------------------------------------------------------
                                             17.325211   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.486413    0.036313    1.798316 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.340187    0.338158    2.136475 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.345682    0.034593    2.171068 ^ i_sram.sram3/BEN[31] (CF_SRAM_1024x32)
                                              2.171068   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.647888   19.658140   library setup time
                                             19.658140   data required time
---------------------------------------------------------------------------------------------
                                             19.658140   data required time
                                             -2.171068   data arrival time
---------------------------------------------------------------------------------------------
                                             17.487072   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.486413    0.036313    1.798316 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.340187    0.338158    2.136475 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.345639    0.034463    2.170938 ^ i_sram.sram3/BEN[30] (CF_SRAM_1024x32)
                                              2.170938   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.647874   19.658157   library setup time
                                             19.658157   data required time
---------------------------------------------------------------------------------------------
                                             19.658157   data required time
                                             -2.170938   data arrival time
---------------------------------------------------------------------------------------------
                                             17.487217   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.486413    0.036313    1.798316 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.340187    0.338158    2.136475 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.345523    0.034107    2.170582 ^ i_sram.sram3/BEN[29] (CF_SRAM_1024x32)
                                              2.170582   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.647834   19.658195   library setup time
                                             19.658195   data required time
---------------------------------------------------------------------------------------------
                                             19.658195   data required time
                                             -2.170582   data arrival time
---------------------------------------------------------------------------------------------
                                             17.487614   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.486413    0.036313    1.798316 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.340187    0.338158    2.136475 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.345367    0.033627    2.170102 ^ i_sram.sram3/BEN[28] (CF_SRAM_1024x32)
                                              2.170102   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.647781   19.658249   library setup time
                                             19.658249   data required time
---------------------------------------------------------------------------------------------
                                             19.658249   data required time
                                             -2.170102   data arrival time
---------------------------------------------------------------------------------------------
                                             17.488146   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.486413    0.036313    1.798316 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.340187    0.338158    2.136475 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.345016    0.032516    2.168990 ^ i_sram.sram3/BEN[27] (CF_SRAM_1024x32)
                                              2.168990   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.647663   19.658365   library setup time
                                             19.658365   data required time
---------------------------------------------------------------------------------------------
                                             19.658365   data required time
                                             -2.168990   data arrival time
---------------------------------------------------------------------------------------------
                                             17.489376   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.486413    0.036313    1.798316 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.340187    0.338158    2.136475 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.344871    0.032044    2.168519 ^ i_sram.sram3/BEN[26] (CF_SRAM_1024x32)
                                              2.168519   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.647613   19.658417   library setup time
                                             19.658417   data required time
---------------------------------------------------------------------------------------------
                                             19.658417   data required time
                                             -2.168519   data arrival time
---------------------------------------------------------------------------------------------
                                             17.489897   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.486413    0.036313    1.798316 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.340187    0.338158    2.136475 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.344865    0.032027    2.168501 ^ i_sram.sram3/BEN[24] (CF_SRAM_1024x32)
                                              2.168501   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.647611   19.658417   library setup time
                                             19.658417   data required time
---------------------------------------------------------------------------------------------
                                             19.658417   data required time
                                             -2.168501   data arrival time
---------------------------------------------------------------------------------------------
                                             17.489916   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.486413    0.036313    1.798316 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.340187    0.338158    2.136475 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.344813    0.031854    2.168329 ^ i_sram.sram3/BEN[25] (CF_SRAM_1024x32)
                                              2.168329   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.647594   19.658436   library setup time
                                             19.658436   data required time
---------------------------------------------------------------------------------------------
                                             19.658436   data required time
                                             -2.168329   data arrival time
---------------------------------------------------------------------------------------------
                                             17.490107   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.486413    0.036313    1.798316 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.340187    0.338158    2.136475 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.343425    0.026886    2.163361 ^ i_sram.sram2/BEN[31] (CF_SRAM_1024x32)
                                              2.163361   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.647153   19.655268   library setup time
                                             19.655268   data required time
---------------------------------------------------------------------------------------------
                                             19.655268   data required time
                                             -2.163361   data arrival time
---------------------------------------------------------------------------------------------
                                             17.491907   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.486413    0.036313    1.798316 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.340187    0.338158    2.136475 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.343383    0.026720    2.163195 ^ i_sram.sram2/BEN[30] (CF_SRAM_1024x32)
                                              2.163195   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.647139   19.655283   library setup time
                                             19.655283   data required time
---------------------------------------------------------------------------------------------
                                             19.655283   data required time
                                             -2.163195   data arrival time
---------------------------------------------------------------------------------------------
                                             17.492086   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.486413    0.036313    1.798316 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.340187    0.338158    2.136475 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.343286    0.026334    2.162809 ^ i_sram.sram2/BEN[29] (CF_SRAM_1024x32)
                                              2.162809   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.647106   19.655315   library setup time
                                             19.655315   data required time
---------------------------------------------------------------------------------------------
                                             19.655315   data required time
                                             -2.162809   data arrival time
---------------------------------------------------------------------------------------------
                                             17.492508   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.486413    0.036313    1.798316 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.340187    0.338158    2.136475 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.343159    0.025815    2.162290 ^ i_sram.sram2/BEN[28] (CF_SRAM_1024x32)
                                              2.162290   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.647063   19.655359   library setup time
                                             19.655359   data required time
---------------------------------------------------------------------------------------------
                                             19.655359   data required time
                                             -2.162290   data arrival time
---------------------------------------------------------------------------------------------
                                             17.493069   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.486413    0.036313    1.798316 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.340187    0.338158    2.136475 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.342972    0.025038    2.161512 ^ i_sram.sram2/BEN[27] (CF_SRAM_1024x32)
                                              2.161512   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.647000   19.655420   library setup time
                                             19.655420   data required time
---------------------------------------------------------------------------------------------
                                             19.655420   data required time
                                             -2.161512   data arrival time
---------------------------------------------------------------------------------------------
                                             17.493910   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.482449    0.028761    1.794906 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.338577    0.338575    2.133481 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.343074    0.031322    2.164803 ^ i_sram.sram3/BEN[23] (CF_SRAM_1024x32)
                                              2.164803   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.647005   19.659023   library setup time
                                             19.659023   data required time
---------------------------------------------------------------------------------------------
                                             19.659023   data required time
                                             -2.164803   data arrival time
---------------------------------------------------------------------------------------------
                                             17.494221   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.482449    0.028761    1.794906 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.338577    0.338575    2.133481 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.343025    0.031156    2.164637 ^ i_sram.sram3/BEN[22] (CF_SRAM_1024x32)
                                              2.164637   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.646988   19.659040   library setup time
                                             19.659040   data required time
---------------------------------------------------------------------------------------------
                                             19.659040   data required time
                                             -2.164637   data arrival time
---------------------------------------------------------------------------------------------
                                             17.494404   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.482449    0.028761    1.794906 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.338577    0.338575    2.133481 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.342913    0.030778    2.164259 ^ i_sram.sram3/BEN[21] (CF_SRAM_1024x32)
                                              2.164259   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.646951   19.659079   library setup time
                                             19.659079   data required time
---------------------------------------------------------------------------------------------
                                             19.659079   data required time
                                             -2.164259   data arrival time
---------------------------------------------------------------------------------------------
                                             17.494818   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.486413    0.036313    1.798316 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.340187    0.338158    2.136475 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.342709    0.023889    2.160364 ^ i_sram.sram2/BEN[26] (CF_SRAM_1024x32)
                                              2.160364   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.646911   19.655510   library setup time
                                             19.655510   data required time
---------------------------------------------------------------------------------------------
                                             19.655510   data required time
                                             -2.160364   data arrival time
---------------------------------------------------------------------------------------------
                                             17.495146   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.482449    0.028761    1.794906 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.338577    0.338575    2.133481 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.342753    0.030229    2.163710 ^ i_sram.sram3/BEN[20] (CF_SRAM_1024x32)
                                              2.163710   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.646896   19.659134   library setup time
                                             19.659134   data required time
---------------------------------------------------------------------------------------------
                                             19.659134   data required time
                                             -2.163710   data arrival time
---------------------------------------------------------------------------------------------
                                             17.495424   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.482449    0.028761    1.794906 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.338577    0.338575    2.133481 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.342686    0.029996    2.163477 ^ i_sram.sram3/BEN[19] (CF_SRAM_1024x32)
                                              2.163477   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.646874   19.659155   library setup time
                                             19.659155   data required time
---------------------------------------------------------------------------------------------
                                             19.659155   data required time
                                             -2.163477   data arrival time
---------------------------------------------------------------------------------------------
                                             17.495678   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.482449    0.028761    1.794906 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.338577    0.338575    2.133481 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.342643    0.029848    2.163329 ^ i_sram.sram3/BEN[18] (CF_SRAM_1024x32)
                                              2.163329   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.646859   19.659170   library setup time
                                             19.659170   data required time
---------------------------------------------------------------------------------------------
                                             19.659170   data required time
                                             -2.163329   data arrival time
---------------------------------------------------------------------------------------------
                                             17.495842   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.482449    0.028761    1.794906 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.338577    0.338575    2.133481 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.342587    0.029648    2.163129 ^ i_sram.sram3/BEN[17] (CF_SRAM_1024x32)
                                              2.163129   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.646840   19.659189   library setup time
                                             19.659189   data required time
---------------------------------------------------------------------------------------------
                                             19.659189   data required time
                                             -2.163129   data arrival time
---------------------------------------------------------------------------------------------
                                             17.496059   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.482449    0.028761    1.794906 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.338577    0.338575    2.133481 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.342570    0.029589    2.163070 ^ i_sram.sram3/BEN[16] (CF_SRAM_1024x32)
                                              2.163070   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.646834   19.659195   library setup time
                                             19.659195   data required time
---------------------------------------------------------------------------------------------
                                             19.659195   data required time
                                             -2.163070   data arrival time
---------------------------------------------------------------------------------------------
                                             17.496126   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.482449    0.028761    1.794906 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.338577    0.338575    2.133481 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.341608    0.025949    2.159431 ^ i_sram.sram2/BEN[23] (CF_SRAM_1024x32)
                                              2.159431   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.646538   19.655882   library setup time
                                             19.655882   data required time
---------------------------------------------------------------------------------------------
                                             19.655882   data required time
                                             -2.159431   data arrival time
---------------------------------------------------------------------------------------------
                                             17.496452   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.482449    0.028761    1.794906 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.338577    0.338575    2.133481 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.341565    0.025773    2.159254 ^ i_sram.sram2/BEN[22] (CF_SRAM_1024x32)
                                              2.159254   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.646524   19.655899   library setup time
                                             19.655899   data required time
---------------------------------------------------------------------------------------------
                                             19.655899   data required time
                                             -2.159254   data arrival time
---------------------------------------------------------------------------------------------
                                             17.496645   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.486413    0.036313    1.798316 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.340187    0.338158    2.136475 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.342356    0.022247    2.158722 ^ i_sram.sram2/BEN[25] (CF_SRAM_1024x32)
                                              2.158722   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.646791   19.655630   library setup time
                                             19.655630   data required time
---------------------------------------------------------------------------------------------
                                             19.655630   data required time
                                             -2.158722   data arrival time
---------------------------------------------------------------------------------------------
                                             17.496910   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.482449    0.028761    1.794906 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.338577    0.338575    2.133481 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.341481    0.025428    2.158909 ^ i_sram.sram2/BEN[21] (CF_SRAM_1024x32)
                                              2.158909   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.646495   19.655926   library setup time
                                             19.655926   data required time
---------------------------------------------------------------------------------------------
                                             19.655926   data required time
                                             -2.158909   data arrival time
---------------------------------------------------------------------------------------------
                                             17.497015   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.482449    0.028761    1.794906 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.338577    0.338575    2.133481 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.341357    0.024903    2.158384 ^ i_sram.sram2/BEN[20] (CF_SRAM_1024x32)
                                              2.158384   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.646453   19.655968   library setup time
                                             19.655968   data required time
---------------------------------------------------------------------------------------------
                                             19.655968   data required time
                                             -2.158384   data arrival time
---------------------------------------------------------------------------------------------
                                             17.497583   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.482449    0.028761    1.794906 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.338577    0.338575    2.133481 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.341219    0.024311    2.157793 ^ i_sram.sram2/BEN[19] (CF_SRAM_1024x32)
                                              2.157793   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.646407   19.656013   library setup time
                                             19.656013   data required time
---------------------------------------------------------------------------------------------
                                             19.656013   data required time
                                             -2.157793   data arrival time
---------------------------------------------------------------------------------------------
                                             17.498222   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.486413    0.036313    1.798316 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.340187    0.338158    2.136475 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.341857    0.019658    2.156133 ^ i_sram.sram2/BEN[24] (CF_SRAM_1024x32)
                                              2.156133   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.646622   19.655800   library setup time
                                             19.655800   data required time
---------------------------------------------------------------------------------------------
                                             19.655800   data required time
                                             -2.156133   data arrival time
---------------------------------------------------------------------------------------------
                                             17.499666   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.482449    0.028761    1.794906 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.338577    0.338575    2.133481 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.340875    0.022757    2.156238 ^ i_sram.sram2/BEN[18] (CF_SRAM_1024x32)
                                              2.156238   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.646290   19.656132   library setup time
                                             19.656132   data required time
---------------------------------------------------------------------------------------------
                                             19.656132   data required time
                                             -2.156238   data arrival time
---------------------------------------------------------------------------------------------
                                             17.499893   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.482449    0.028761    1.794906 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.338577    0.338575    2.133481 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.340597    0.021408    2.154889 ^ i_sram.sram2/BEN[17] (CF_SRAM_1024x32)
                                              2.154889   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.646196   19.656225   library setup time
                                             19.656225   data required time
---------------------------------------------------------------------------------------------
                                             19.656225   data required time
                                             -2.154889   data arrival time
---------------------------------------------------------------------------------------------
                                             17.501335   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.482449    0.028761    1.794906 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.338577    0.338575    2.133481 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.340220    0.019412    2.152893 ^ i_sram.sram2/BEN[16] (CF_SRAM_1024x32)
                                              2.152893   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.646068   19.656353   library setup time
                                             19.656353   data required time
---------------------------------------------------------------------------------------------
                                             19.656353   data required time
                                             -2.152893   data arrival time
---------------------------------------------------------------------------------------------
                                             17.503460   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.440539    0.083197    2.067790 ^ i_sram.sram3/BEN[8] (CF_SRAM_1024x32)
                                              2.067790   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.679998   19.626032   library setup time
                                             19.626032   data required time
---------------------------------------------------------------------------------------------
                                             19.626032   data required time
                                             -2.067790   data arrival time
---------------------------------------------------------------------------------------------
                                             17.558241   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.440429    0.083041    2.067634 ^ i_sram.sram3/BEN[9] (CF_SRAM_1024x32)
                                              2.067634   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.679961   19.626068   library setup time
                                             19.626068   data required time
---------------------------------------------------------------------------------------------
                                             19.626068   data required time
                                             -2.067634   data arrival time
---------------------------------------------------------------------------------------------
                                             17.558435   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.440212    0.082732    2.067325 ^ i_sram.sram3/BEN[10] (CF_SRAM_1024x32)
                                              2.067325   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.679887   19.626141   library setup time
                                             19.626141   data required time
---------------------------------------------------------------------------------------------
                                             19.626141   data required time
                                             -2.067325   data arrival time
---------------------------------------------------------------------------------------------
                                             17.558817   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.439888    0.082269    2.066862 ^ i_sram.sram3/BEN[11] (CF_SRAM_1024x32)
                                              2.066862   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.679778   19.626251   library setup time
                                             19.626251   data required time
---------------------------------------------------------------------------------------------
                                             19.626251   data required time
                                             -2.066862   data arrival time
---------------------------------------------------------------------------------------------
                                             17.559389   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.439450    0.081640    2.066233 ^ i_sram.sram3/BEN[12] (CF_SRAM_1024x32)
                                              2.066233   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.679630   19.626400   library setup time
                                             19.626400   data required time
---------------------------------------------------------------------------------------------
                                             19.626400   data required time
                                             -2.066233   data arrival time
---------------------------------------------------------------------------------------------
                                             17.560169   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.439397    0.069174    2.065635 ^ i_sram.sram3/BEN[0] (CF_SRAM_1024x32)
                                              2.065635   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.679612   19.626419   library setup time
                                             19.626419   data required time
---------------------------------------------------------------------------------------------
                                             19.626419   data required time
                                             -2.065635   data arrival time
---------------------------------------------------------------------------------------------
                                             17.560783   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.439300    0.068999    2.065460 ^ i_sram.sram3/BEN[1] (CF_SRAM_1024x32)
                                              2.065460   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.679579   19.626450   library setup time
                                             19.626450   data required time
---------------------------------------------------------------------------------------------
                                             19.626450   data required time
                                             -2.065460   data arrival time
---------------------------------------------------------------------------------------------
                                             17.560989   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.438900    0.080842    2.065435 ^ i_sram.sram3/BEN[13] (CF_SRAM_1024x32)
                                              2.065435   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.679443   19.626585   library setup time
                                             19.626585   data required time
---------------------------------------------------------------------------------------------
                                             19.626585   data required time
                                             -2.065435   data arrival time
---------------------------------------------------------------------------------------------
                                             17.561152   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.439101    0.068638    2.065100 ^ i_sram.sram3/BEN[2] (CF_SRAM_1024x32)
                                              2.065100   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.679511   19.626518   library setup time
                                             19.626518   data required time
---------------------------------------------------------------------------------------------
                                             19.626518   data required time
                                             -2.065100   data arrival time
---------------------------------------------------------------------------------------------
                                             17.561419   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.438809    0.068108    2.064569 ^ i_sram.sram3/BEN[3] (CF_SRAM_1024x32)
                                              2.064569   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.679413   19.626617   library setup time
                                             19.626617   data required time
---------------------------------------------------------------------------------------------
                                             19.626617   data required time
                                             -2.064569   data arrival time
---------------------------------------------------------------------------------------------
                                             17.562048   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.438231    0.079862    2.064455 ^ i_sram.sram3/BEN[14] (CF_SRAM_1024x32)
                                              2.064455   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.679217   19.626812   library setup time
                                             19.626812   data required time
---------------------------------------------------------------------------------------------
                                             19.626812   data required time
                                             -2.064455   data arrival time
---------------------------------------------------------------------------------------------
                                             17.562357   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.436141    0.076726    2.061319 ^ i_sram.sram2/BEN[8] (CF_SRAM_1024x32)
                                              2.061319   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.678539   19.623882   library setup time
                                             19.623882   data required time
---------------------------------------------------------------------------------------------
                                             19.623882   data required time
                                             -2.061319   data arrival time
---------------------------------------------------------------------------------------------
                                             17.562561   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.438476    0.067496    2.063958 ^ i_sram.sram3/BEN[4] (CF_SRAM_1024x32)
                                              2.063958   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.679300   19.626730   library setup time
                                             19.626730   data required time
---------------------------------------------------------------------------------------------
                                             19.626730   data required time
                                             -2.063958   data arrival time
---------------------------------------------------------------------------------------------
                                             17.562771   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.436020    0.076540    2.061133 ^ i_sram.sram2/BEN[9] (CF_SRAM_1024x32)
                                              2.061133   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.678498   19.623924   library setup time
                                             19.623924   data required time
---------------------------------------------------------------------------------------------
                                             19.623924   data required time
                                             -2.061133   data arrival time
---------------------------------------------------------------------------------------------
                                             17.562790   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.438332    0.067230    2.063692 ^ i_sram.sram3/BEN[7] (CF_SRAM_1024x32)
                                              2.063692   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.679251   19.626780   library setup time
                                             19.626780   data required time
---------------------------------------------------------------------------------------------
                                             19.626780   data required time
                                             -2.063692   data arrival time
---------------------------------------------------------------------------------------------
                                             17.563087   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.438269    0.067114    2.063576 ^ i_sram.sram3/BEN[6] (CF_SRAM_1024x32)
                                              2.063576   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.679230   19.626801   library setup time
                                             19.626801   data required time
---------------------------------------------------------------------------------------------
                                             19.626801   data required time
                                             -2.063576   data arrival time
---------------------------------------------------------------------------------------------
                                             17.563225   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.435723    0.076083    2.060676 ^ i_sram.sram2/BEN[10] (CF_SRAM_1024x32)
                                              2.060676   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.678397   19.624023   library setup time
                                             19.624023   data required time
---------------------------------------------------------------------------------------------
                                             19.624023   data required time
                                             -2.060676   data arrival time
---------------------------------------------------------------------------------------------
                                             17.563349   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.437563    0.078874    2.063467 ^ i_sram.sram3/BEN[15] (CF_SRAM_1024x32)
                                              2.063467   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.678991   19.627039   library setup time
                                             19.627039   data required time
---------------------------------------------------------------------------------------------
                                             19.627039   data required time
                                             -2.063467   data arrival time
---------------------------------------------------------------------------------------------
                                             17.563572   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.438097    0.066796    2.063257 ^ i_sram.sram3/BEN[5] (CF_SRAM_1024x32)
                                              2.063257   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.679172   19.626858   library setup time
                                             19.626858   data required time
---------------------------------------------------------------------------------------------
                                             19.626858   data required time
                                             -2.063257   data arrival time
---------------------------------------------------------------------------------------------
                                             17.563601   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.435417    0.075609    2.060202 ^ i_sram.sram2/BEN[11] (CF_SRAM_1024x32)
                                              2.060202   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.678294   19.624128   library setup time
                                             19.624128   data required time
---------------------------------------------------------------------------------------------
                                             19.624128   data required time
                                             -2.060202   data arrival time
---------------------------------------------------------------------------------------------
                                             17.563927   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.434973    0.074917    2.059510 ^ i_sram.sram2/BEN[12] (CF_SRAM_1024x32)
                                              2.059510   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.678143   19.624277   library setup time
                                             19.624277   data required time
---------------------------------------------------------------------------------------------
                                             19.624277   data required time
                                             -2.059510   data arrival time
---------------------------------------------------------------------------------------------
                                             17.564768   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.434516    0.074200    2.058793 ^ i_sram.sram2/BEN[13] (CF_SRAM_1024x32)
                                              2.058793   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.677989   19.624432   library setup time
                                             19.624432   data required time
---------------------------------------------------------------------------------------------
                                             19.624432   data required time
                                             -2.058793   data arrival time
---------------------------------------------------------------------------------------------
                                             17.565639   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.433581    0.072706    2.057299 ^ i_sram.sram2/BEN[14] (CF_SRAM_1024x32)
                                              2.057299   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.677672   19.624748   library setup time
                                             19.624748   data required time
---------------------------------------------------------------------------------------------
                                             19.624748   data required time
                                             -2.057299   data arrival time
---------------------------------------------------------------------------------------------
                                             17.567450   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.434508    0.059754    2.056216 ^ i_sram.sram2/BEN[0] (CF_SRAM_1024x32)
                                              2.056216   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.677986   19.624435   library setup time
                                             19.624435   data required time
---------------------------------------------------------------------------------------------
                                             19.624435   data required time
                                             -2.056216   data arrival time
---------------------------------------------------------------------------------------------
                                             17.568222   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.434429    0.059589    2.056051 ^ i_sram.sram2/BEN[1] (CF_SRAM_1024x32)
                                              2.056051   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.677959   19.624462   library setup time
                                             19.624462   data required time
---------------------------------------------------------------------------------------------
                                             19.624462   data required time
                                             -2.056051   data arrival time
---------------------------------------------------------------------------------------------
                                             17.568411   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.434283    0.059285    2.055747 ^ i_sram.sram2/BEN[2] (CF_SRAM_1024x32)
                                              2.055747   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.677910   19.624512   library setup time
                                             19.624512   data required time
---------------------------------------------------------------------------------------------
                                             19.624512   data required time
                                             -2.055747   data arrival time
---------------------------------------------------------------------------------------------
                                             17.568766   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.432800    0.071436    2.056029 ^ i_sram.sram2/BEN[15] (CF_SRAM_1024x32)
                                              2.056029   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.677408   19.625013   library setup time
                                             19.625013   data required time
---------------------------------------------------------------------------------------------
                                             19.625013   data required time
                                             -2.056029   data arrival time
---------------------------------------------------------------------------------------------
                                             17.568983   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.434019    0.058729    2.055190 ^ i_sram.sram2/BEN[3] (CF_SRAM_1024x32)
                                              2.055190   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.677821   19.624601   library setup time
                                             19.624601   data required time
---------------------------------------------------------------------------------------------
                                             19.624601   data required time
                                             -2.055190   data arrival time
---------------------------------------------------------------------------------------------
                                             17.569412   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.433946    0.058576    2.055037 ^ i_sram.sram2/BEN[7] (CF_SRAM_1024x32)
                                              2.055037   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.677796   19.624626   library setup time
                                             19.624626   data required time
---------------------------------------------------------------------------------------------
                                             19.624626   data required time
                                             -2.055037   data arrival time
---------------------------------------------------------------------------------------------
                                             17.569590   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.433869    0.058412    2.054874 ^ i_sram.sram2/BEN[6] (CF_SRAM_1024x32)
                                              2.054874   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.677770   19.624651   library setup time
                                             19.624651   data required time
---------------------------------------------------------------------------------------------
                                             19.624651   data required time
                                             -2.054874   data arrival time
---------------------------------------------------------------------------------------------
                                             17.569777   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.433726    0.058106    2.054568 ^ i_sram.sram2/BEN[4] (CF_SRAM_1024x32)
                                              2.054568   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.677721   19.624701   library setup time
                                             19.624701   data required time
---------------------------------------------------------------------------------------------
                                             19.624701   data required time
                                             -2.054568   data arrival time
---------------------------------------------------------------------------------------------
                                             17.570133   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.433661    0.057969    2.054430 ^ i_sram.sram2/BEN[5] (CF_SRAM_1024x32)
                                              2.054430   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.677699   19.624722   library setup time
                                             19.624722   data required time
---------------------------------------------------------------------------------------------
                                             19.624722   data required time
                                             -2.054430   data arrival time
---------------------------------------------------------------------------------------------
                                             17.570292   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423832    0.054704    2.039297 ^ i_sram.sram1/BEN[13] (CF_SRAM_1024x32)
                                              2.039297   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.674931   19.649542   library setup time
                                             19.649542   data required time
---------------------------------------------------------------------------------------------
                                             19.649542   data required time
                                             -2.039297   data arrival time
---------------------------------------------------------------------------------------------
                                             17.610245   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423610    0.054218    2.038810 ^ i_sram.sram1/BEN[14] (CF_SRAM_1024x32)
                                              2.038810   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.674856   19.649618   library setup time
                                             19.649618   data required time
---------------------------------------------------------------------------------------------
                                             19.649618   data required time
                                             -2.038810   data arrival time
---------------------------------------------------------------------------------------------
                                             17.610807   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336563    0.009284    1.639884 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526499    0.412478    0.344709    1.984593 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.423308    0.053548    2.038141 ^ i_sram.sram1/BEN[15] (CF_SRAM_1024x32)
                                              2.038141   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.674754   19.649719   library setup time
                                             19.649719   data required time
---------------------------------------------------------------------------------------------
                                             19.649719   data required time
                                             -2.038141   data arrival time
---------------------------------------------------------------------------------------------
                                             17.611576   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.424255    0.031217    2.027679 ^ i_sram.sram1/BEN[5] (CF_SRAM_1024x32)
                                              2.027679   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.675075   19.649399   library setup time
                                             19.649399   data required time
---------------------------------------------------------------------------------------------
                                             19.649399   data required time
                                             -2.027679   data arrival time
---------------------------------------------------------------------------------------------
                                             17.621719   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.423412    0.027279    2.023740 ^ i_sram.sram1/BEN[6] (CF_SRAM_1024x32)
                                              2.023740   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.674789   19.649685   library setup time
                                             19.649685   data required time
---------------------------------------------------------------------------------------------
                                             19.649685   data required time
                                             -2.023740   data arrival time
---------------------------------------------------------------------------------------------
                                             17.625946   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337809    0.009030    1.630308 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538108    0.420931    0.366154    1.996462 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.422752    0.023623    2.020084 ^ i_sram.sram1/BEN[7] (CF_SRAM_1024x32)
                                              2.020084   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.674566   19.649908   library setup time
                                             19.649908   data required time
---------------------------------------------------------------------------------------------
                                             19.649908   data required time
                                             -2.020084   data arrival time
---------------------------------------------------------------------------------------------
                                             17.629824   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.520309    0.105236    1.867240 ^ i_sram.sram5/BEN[31] (CF_SRAM_1024x32)
                                              1.867240   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.705358   19.636139   library setup time
                                             19.636139   data required time
---------------------------------------------------------------------------------------------
                                             19.636139   data required time
                                             -1.867240   data arrival time
---------------------------------------------------------------------------------------------
                                             17.768898   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.520188    0.105066    1.867070 ^ i_sram.sram5/BEN[30] (CF_SRAM_1024x32)
                                              1.867070   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.705332   19.636164   library setup time
                                             19.636164   data required time
---------------------------------------------------------------------------------------------
                                             19.636164   data required time
                                             -1.867070   data arrival time
---------------------------------------------------------------------------------------------
                                             17.769093   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.519971    0.104763    1.866766 ^ i_sram.sram5/BEN[29] (CF_SRAM_1024x32)
                                              1.866766   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.705286   19.636209   library setup time
                                             19.636209   data required time
---------------------------------------------------------------------------------------------
                                             19.636209   data required time
                                             -1.866766   data arrival time
---------------------------------------------------------------------------------------------
                                             17.769444   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.519646    0.104306    1.866309 ^ i_sram.sram5/BEN[28] (CF_SRAM_1024x32)
                                              1.866309   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.705216   19.636280   library setup time
                                             19.636280   data required time
---------------------------------------------------------------------------------------------
                                             19.636280   data required time
                                             -1.866309   data arrival time
---------------------------------------------------------------------------------------------
                                             17.769970   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.519213    0.103695    1.865698 ^ i_sram.sram5/BEN[27] (CF_SRAM_1024x32)
                                              1.865698   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.705123   19.636374   library setup time
                                             19.636374   data required time
---------------------------------------------------------------------------------------------
                                             19.636374   data required time
                                             -1.865698   data arrival time
---------------------------------------------------------------------------------------------
                                             17.770674   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.518466    0.102633    1.864637 ^ i_sram.sram5/BEN[26] (CF_SRAM_1024x32)
                                              1.864637   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.704963   19.636534   library setup time
                                             19.636534   data required time
---------------------------------------------------------------------------------------------
                                             19.636534   data required time
                                             -1.864637   data arrival time
---------------------------------------------------------------------------------------------
                                             17.771896   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.513463    0.098910    1.865054 ^ i_sram.sram5/BEN[23] (CF_SRAM_1024x32)
                                              1.865054   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.703890   19.637606   library setup time
                                             19.637606   data required time
---------------------------------------------------------------------------------------------
                                             19.637606   data required time
                                             -1.865054   data arrival time
---------------------------------------------------------------------------------------------
                                             17.772552   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.513359    0.098755    1.864899 ^ i_sram.sram5/BEN[22] (CF_SRAM_1024x32)
                                              1.864899   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.703868   19.637629   library setup time
                                             19.637629   data required time
---------------------------------------------------------------------------------------------
                                             19.637629   data required time
                                             -1.864899   data arrival time
---------------------------------------------------------------------------------------------
                                             17.772730   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.513079    0.098337    1.864481 ^ i_sram.sram5/BEN[21] (CF_SRAM_1024x32)
                                              1.864481   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.703808   19.637688   library setup time
                                             19.637688   data required time
---------------------------------------------------------------------------------------------
                                             19.637688   data required time
                                             -1.864481   data arrival time
---------------------------------------------------------------------------------------------
                                             17.773207   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.517622    0.101423    1.863426 ^ i_sram.sram5/BEN[25] (CF_SRAM_1024x32)
                                              1.863426   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.704782   19.636715   library setup time
                                             19.636715   data required time
---------------------------------------------------------------------------------------------
                                             19.636715   data required time
                                             -1.863426   data arrival time
---------------------------------------------------------------------------------------------
                                             17.773287   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.512658    0.097705    1.863850 ^ i_sram.sram5/BEN[20] (CF_SRAM_1024x32)
                                              1.863850   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.703718   19.637777   library setup time
                                             19.637777   data required time
---------------------------------------------------------------------------------------------
                                             19.637777   data required time
                                             -1.863850   data arrival time
---------------------------------------------------------------------------------------------
                                             17.773928   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.512273    0.097126    1.863270 ^ i_sram.sram5/BEN[19] (CF_SRAM_1024x32)
                                              1.863270   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.703635   19.637861   library setup time
                                             19.637861   data required time
---------------------------------------------------------------------------------------------
                                             19.637861   data required time
                                             -1.863270   data arrival time
---------------------------------------------------------------------------------------------
                                             17.774591   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.511761    0.096349    1.862494 ^ i_sram.sram5/BEN[18] (CF_SRAM_1024x32)
                                              1.862494   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.703525   19.637970   library setup time
                                             19.637970   data required time
---------------------------------------------------------------------------------------------
                                             19.637970   data required time
                                             -1.862494   data arrival time
---------------------------------------------------------------------------------------------
                                             17.775476   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.511033    0.095234    1.861379 ^ i_sram.sram5/BEN[17] (CF_SRAM_1024x32)
                                              1.861379   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.703369   19.638126   library setup time
                                             19.638126   data required time
---------------------------------------------------------------------------------------------
                                             19.638126   data required time
                                             -1.861379   data arrival time
---------------------------------------------------------------------------------------------
                                             17.776747   slack (MET)


Startpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_ack_o (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.528227    0.084180    0.578235 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.018569    0.075573    0.326441    0.904675 v _674_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net54 (net)
                      0.075588    0.001028    0.905703 v output54/A (sky130_fd_sc_hd__buf_1)
     1    0.000339    0.011127    0.062813    0.968517 v output54/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_ack_o (net)
                      0.011127    0.000001    0.968518 v wbs_ack_o (out)
                                              0.968518   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -0.968518   data arrival time
---------------------------------------------------------------------------------------------
                                             17.781483   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002806    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000033    0.000016    1.000016 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008555    0.076446    0.395645    1.395662 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.076446    0.000086    1.395748 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.382886    0.243605    1.639353 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.514214    0.177618    1.816971 ^ i_sram.sram6/DI[17] (CF_SRAM_1024x32)
                                              1.816971   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.703455   19.624178   library setup time
                                             19.624178   data required time
---------------------------------------------------------------------------------------------
                                             19.624178   data required time
                                             -1.816971   data arrival time
---------------------------------------------------------------------------------------------
                                             17.807207   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002806    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000033    0.000016    1.000016 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008555    0.076446    0.395645    1.395662 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.076446    0.000086    1.395748 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.382886    0.243605    1.639353 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.517397    0.180309    1.819662 ^ i_sram.sram7/DI[17] (CF_SRAM_1024x32)
                                              1.819662   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.704256   19.627319   library setup time
                                             19.627319   data required time
---------------------------------------------------------------------------------------------
                                             19.627319   data required time
                                             -1.819662   data arrival time
---------------------------------------------------------------------------------------------
                                             17.807657   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.491364    0.052568    1.814571 ^ i_sram.sram1/BEN[31] (CF_SRAM_1024x32)
                                              1.814571   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.697791   19.626682   library setup time
                                             19.626682   data required time
---------------------------------------------------------------------------------------------
                                             19.626682   data required time
                                             -1.814571   data arrival time
---------------------------------------------------------------------------------------------
                                             17.812111   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002435    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000025    0.000013    1.000013 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008575    0.076593    0.395751    1.395763 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.076593    0.000097    1.395860 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.366169    0.207949    1.603809 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.550391    0.216673    1.820482 ^ i_sram.sram4/DI[31] (CF_SRAM_1024x32)
                                              1.820482   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.712996   19.634270   library setup time
                                             19.634270   data required time
---------------------------------------------------------------------------------------------
                                             19.634270   data required time
                                             -1.820482   data arrival time
---------------------------------------------------------------------------------------------
                                             17.813787   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.490596    0.050430    1.812434 ^ i_sram.sram1/BEN[30] (CF_SRAM_1024x32)
                                              1.812434   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.697531   19.626942   library setup time
                                             19.626942   data required time
---------------------------------------------------------------------------------------------
                                             19.626942   data required time
                                             -1.812434   data arrival time
---------------------------------------------------------------------------------------------
                                             17.814508   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002806    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000033    0.000016    1.000016 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008555    0.076446    0.395645    1.395662 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.076446    0.000086    1.395748 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.382886    0.243605    1.639353 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.518841    0.181525    1.820878 ^ i_sram.sram5/DI[17] (CF_SRAM_1024x32)
                                              1.820878   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.705446   19.636049   library setup time
                                             19.636049   data required time
---------------------------------------------------------------------------------------------
                                             19.636049   data required time
                                             -1.820878   data arrival time
---------------------------------------------------------------------------------------------
                                             17.815172   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.486571    0.045281    1.811425 ^ i_sram.sram1/BEN[23] (CF_SRAM_1024x32)
                                              1.811425   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.696169   19.628305   library setup time
                                             19.628305   data required time
---------------------------------------------------------------------------------------------
                                             19.628305   data required time
                                             -1.811425   data arrival time
---------------------------------------------------------------------------------------------
                                             17.816879   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.489831    0.048201    1.810205 ^ i_sram.sram1/BEN[29] (CF_SRAM_1024x32)
                                              1.810205   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.697272   19.627201   library setup time
                                             19.627201   data required time
---------------------------------------------------------------------------------------------
                                             19.627201   data required time
                                             -1.810205   data arrival time
---------------------------------------------------------------------------------------------
                                             17.816996   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002806    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000033    0.000016    1.000016 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008555    0.076446    0.395645    1.395662 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.076446    0.000086    1.395748 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.382886    0.243605    1.639353 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.520856    0.183217    1.822570 ^ i_sram.sram4/DI[17] (CF_SRAM_1024x32)
                                              1.822570   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.706032   19.641233   library setup time
                                             19.641233   data required time
---------------------------------------------------------------------------------------------
                                             19.641233   data required time
                                             -1.822570   data arrival time
---------------------------------------------------------------------------------------------
                                             17.818663   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.485975    0.043337    1.809481 ^ i_sram.sram1/BEN[22] (CF_SRAM_1024x32)
                                              1.809481   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.695967   19.628508   library setup time
                                             19.628508   data required time
---------------------------------------------------------------------------------------------
                                             19.628508   data required time
                                             -1.809481   data arrival time
---------------------------------------------------------------------------------------------
                                             17.819027   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.489224    0.046347    1.808350 ^ i_sram.sram1/BEN[28] (CF_SRAM_1024x32)
                                              1.808350   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.697067   19.627405   library setup time
                                             19.627405   data required time
---------------------------------------------------------------------------------------------
                                             19.627405   data required time
                                             -1.808350   data arrival time
---------------------------------------------------------------------------------------------
                                             17.819056   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002613    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000027    0.000014    1.000014 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008172    0.073788    0.393573    1.393586 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.073788    0.000071    1.393658 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.411207    0.312359    1.706016 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.466095    0.114411    1.820428 ^ i_sram.sram6/DI[27] (CF_SRAM_1024x32)
                                              1.820428   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.687796   19.639837   library setup time
                                             19.639837   data required time
---------------------------------------------------------------------------------------------
                                             19.639837   data required time
                                             -1.820428   data arrival time
---------------------------------------------------------------------------------------------
                                             17.819408   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002435    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000025    0.000013    1.000013 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008575    0.076593    0.395751    1.395763 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.076593    0.000097    1.395860 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.366169    0.207949    1.603809 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.539128    0.207931    1.811740 ^ i_sram.sram5/DI[31] (CF_SRAM_1024x32)
                                              1.811740   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.710230   19.631266   library setup time
                                             19.631266   data required time
---------------------------------------------------------------------------------------------
                                             19.631266   data required time
                                             -1.811740   data arrival time
---------------------------------------------------------------------------------------------
                                             17.819527   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000034    0.000017    1.000017 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074233    0.000072    1.394012 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.367807    0.231058    1.625070 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.506390    0.180457    1.805528 ^ i_sram.sram6/DI[18] (CF_SRAM_1024x32)
                                              1.805528   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.701610   19.626022   library setup time
                                             19.626022   data required time
---------------------------------------------------------------------------------------------
                                             19.626022   data required time
                                             -1.805528   data arrival time
---------------------------------------------------------------------------------------------
                                             17.820494   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.485360    0.041223    1.807367 ^ i_sram.sram1/BEN[21] (CF_SRAM_1024x32)
                                              1.807367   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.695758   19.628716   library setup time
                                             19.628716   data required time
---------------------------------------------------------------------------------------------
                                             19.628716   data required time
                                             -1.807367   data arrival time
---------------------------------------------------------------------------------------------
                                             17.821348   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.488505    0.044032    1.806036 ^ i_sram.sram1/BEN[27] (CF_SRAM_1024x32)
                                              1.806036   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.696823   19.627649   library setup time
                                             19.627649   data required time
---------------------------------------------------------------------------------------------
                                             19.627649   data required time
                                             -1.806036   data arrival time
---------------------------------------------------------------------------------------------
                                             17.821613   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000034    0.000017    1.000017 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074233    0.000072    1.394012 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.367807    0.231058    1.625070 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.508498    0.182199    1.807270 ^ i_sram.sram7/DI[18] (CF_SRAM_1024x32)
                                              1.807270   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.702158   19.629417   library setup time
                                             19.629417   data required time
---------------------------------------------------------------------------------------------
                                             19.629417   data required time
                                             -1.807270   data arrival time
---------------------------------------------------------------------------------------------
                                             17.822147   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.484767    0.039062    1.805207 ^ i_sram.sram1/BEN[20] (CF_SRAM_1024x32)
                                              1.805207   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.695558   19.628916   library setup time
                                             19.628916   data required time
---------------------------------------------------------------------------------------------
                                             19.628916   data required time
                                             -1.805207   data arrival time
---------------------------------------------------------------------------------------------
                                             17.823709   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.487645    0.041067    1.803070 ^ i_sram.sram1/BEN[26] (CF_SRAM_1024x32)
                                              1.803070   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.696532   19.627941   library setup time
                                             19.627941   data required time
---------------------------------------------------------------------------------------------
                                             19.627941   data required time
                                             -1.803070   data arrival time
---------------------------------------------------------------------------------------------
                                             17.824871   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.484168    0.036729    1.802874 ^ i_sram.sram1/BEN[19] (CF_SRAM_1024x32)
                                              1.802874   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.695355   19.629118   library setup time
                                             19.629118   data required time
---------------------------------------------------------------------------------------------
                                             19.629118   data required time
                                             -1.802874   data arrival time
---------------------------------------------------------------------------------------------
                                             17.826244   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002613    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000027    0.000014    1.000014 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008172    0.073788    0.393573    1.393586 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.073788    0.000071    1.393658 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.411207    0.312359    1.706016 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.469542    0.118163    1.824180 ^ i_sram.sram5/DI[27] (CF_SRAM_1024x32)
                                              1.824180   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.689947   19.651548   library setup time
                                             19.651548   data required time
---------------------------------------------------------------------------------------------
                                             19.651548   data required time
                                             -1.824180   data arrival time
---------------------------------------------------------------------------------------------
                                             17.827368   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002435    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000025    0.000013    1.000013 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008575    0.076593    0.395751    1.395763 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.076593    0.000097    1.395860 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.366169    0.207949    1.603809 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.495379    0.172703    1.776512 ^ i_sram.sram2/DI[31] (CF_SRAM_1024x32)
                                              1.776512   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.698479   19.603943   library setup time
                                             19.603943   data required time
---------------------------------------------------------------------------------------------
                                             19.603943   data required time
                                             -1.776512   data arrival time
---------------------------------------------------------------------------------------------
                                             17.827431   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.486931    0.038395    1.800398 ^ i_sram.sram1/BEN[25] (CF_SRAM_1024x32)
                                              1.800398   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.696290   19.628181   library setup time
                                             19.628181   data required time
---------------------------------------------------------------------------------------------
                                             19.628181   data required time
                                             -1.800398   data arrival time
---------------------------------------------------------------------------------------------
                                             17.827784   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000034    0.000017    1.000017 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074233    0.000072    1.394012 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.367807    0.231058    1.625070 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.511167    0.184396    1.809466 ^ i_sram.sram5/DI[18] (CF_SRAM_1024x32)
                                              1.809466   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.703637   19.637859   library setup time
                                             19.637859   data required time
---------------------------------------------------------------------------------------------
                                             19.637859   data required time
                                             -1.809466   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828394   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.483573    0.034223    1.800367 ^ i_sram.sram1/BEN[18] (CF_SRAM_1024x32)
                                              1.800367   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.695154   19.629318   library setup time
                                             19.629318   data required time
---------------------------------------------------------------------------------------------
                                             19.629318   data required time
                                             -1.800367   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828951   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.488198    0.043001    1.805004 ^ i_sram.sram0/BEN[31] (CF_SRAM_1024x32)
                                              1.805004   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.696831   19.634605   library setup time
                                             19.634605   data required time
---------------------------------------------------------------------------------------------
                                             19.634605   data required time
                                             -1.805004   data arrival time
---------------------------------------------------------------------------------------------
                                             17.829601   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.488165    0.042888    1.804892 ^ i_sram.sram0/BEN[30] (CF_SRAM_1024x32)
                                              1.804892   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.696820   19.634617   library setup time
                                             19.634617   data required time
---------------------------------------------------------------------------------------------
                                             19.634617   data required time
                                             -1.804892   data arrival time
---------------------------------------------------------------------------------------------
                                             17.829723   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.488056    0.042514    1.804518 ^ i_sram.sram0/BEN[29] (CF_SRAM_1024x32)
                                              1.804518   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.696783   19.634653   library setup time
                                             19.634653   data required time
---------------------------------------------------------------------------------------------
                                             19.634653   data required time
                                             -1.804518   data arrival time
---------------------------------------------------------------------------------------------
                                             17.830135   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.487931    0.042079    1.804082 ^ i_sram.sram0/BEN[28] (CF_SRAM_1024x32)
                                              1.804082   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.696741   19.634697   library setup time
                                             19.634697   data required time
---------------------------------------------------------------------------------------------
                                             19.634697   data required time
                                             -1.804082   data arrival time
---------------------------------------------------------------------------------------------
                                             17.830614   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002613    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000027    0.000014    1.000014 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008172    0.073788    0.393573    1.393586 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.073788    0.000071    1.393658 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.411207    0.312359    1.706016 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.470905    0.119719    1.825735 ^ i_sram.sram4/DI[27] (CF_SRAM_1024x32)
                                              1.825735   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.690553   19.656712   library setup time
                                             19.656712   data required time
---------------------------------------------------------------------------------------------
                                             19.656712   data required time
                                             -1.825735   data arrival time
---------------------------------------------------------------------------------------------
                                             17.830978   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.487736    0.041390    1.803393 ^ i_sram.sram0/BEN[27] (CF_SRAM_1024x32)
                                              1.803393   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.696675   19.634762   library setup time
                                             19.634762   data required time
---------------------------------------------------------------------------------------------
                                             19.634762   data required time
                                             -1.803393   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831369   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003119    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000043    0.000021    1.000021 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008635    0.077007    0.396084    1.396106 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077007    0.000088    1.396194 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.396438    0.307641    1.703835 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.449313    0.110459    1.814294 ^ i_sram.sram6/DI[26] (CF_SRAM_1024x32)
                                              1.814294   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.681704   19.645929   library setup time
                                             19.645929   data required time
---------------------------------------------------------------------------------------------
                                             19.645929   data required time
                                             -1.814294   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831635   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.482992    0.031542    1.797686 ^ i_sram.sram1/BEN[17] (CF_SRAM_1024x32)
                                              1.797686   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.694957   19.629517   library setup time
                                             19.629517   data required time
---------------------------------------------------------------------------------------------
                                             19.629517   data required time
                                             -1.797686   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831831   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002613    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000027    0.000014    1.000014 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008172    0.073788    0.393573    1.393586 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.073788    0.000071    1.393658 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.411207    0.312359    1.706016 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.460330    0.107978    1.813994 ^ i_sram.sram7/DI[27] (CF_SRAM_1024x32)
                                              1.813994   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.685754   19.645821   library setup time
                                             19.645821   data required time
---------------------------------------------------------------------------------------------
                                             19.645821   data required time
                                             -1.813994   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831827   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.486017    0.034616    1.796619 ^ i_sram.sram1/BEN[24] (CF_SRAM_1024x32)
                                              1.796619   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.695981   19.628490   library setup time
                                             19.628490   data required time
---------------------------------------------------------------------------------------------
                                             19.628490   data required time
                                             -1.796619   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831871   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000034    0.000017    1.000017 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074233    0.000072    1.394012 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.367807    0.231058    1.625070 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.513118    0.185996    1.811066 ^ i_sram.sram4/DI[18] (CF_SRAM_1024x32)
                                              1.811066   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.704207   19.643059   library setup time
                                             19.643059   data required time
---------------------------------------------------------------------------------------------
                                             19.643059   data required time
                                             -1.811066   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831993   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.487460    0.040392    1.802395 ^ i_sram.sram0/BEN[26] (CF_SRAM_1024x32)
                                              1.802395   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.696581   19.634855   library setup time
                                             19.634855   data required time
---------------------------------------------------------------------------------------------
                                             19.634855   data required time
                                             -1.802395   data arrival time
---------------------------------------------------------------------------------------------
                                             17.832460   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.487169    0.039310    1.801314 ^ i_sram.sram0/BEN[25] (CF_SRAM_1024x32)
                                              1.801314   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.696483   19.634954   library setup time
                                             19.634954   data required time
---------------------------------------------------------------------------------------------
                                             19.634954   data required time
                                             -1.801314   data arrival time
---------------------------------------------------------------------------------------------
                                             17.833639   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002398    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000023    0.000012    1.000012 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008058    0.075239    0.392993    1.393005 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.075239    0.000029    1.393034 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.398721    0.312796    1.705830 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.447545    0.106014    1.811844 ^ i_sram.sram6/DI[4] (CF_SRAM_1024x32)
                                              1.811844   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.681063   19.646570   library setup time
                                             19.646570   data required time
---------------------------------------------------------------------------------------------
                                             19.646570   data required time
                                             -1.811844   data arrival time
---------------------------------------------------------------------------------------------
                                             17.834728   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.483788    0.035151    1.801296 ^ i_sram.sram0/BEN[23] (CF_SRAM_1024x32)
                                              1.801296   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.695338   19.636097   library setup time
                                             19.636097   data required time
---------------------------------------------------------------------------------------------
                                             19.636097   data required time
                                             -1.801296   data arrival time
---------------------------------------------------------------------------------------------
                                             17.834803   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074279    0.000072    1.394052 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620270    0.482445    0.367952    1.762004 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.486878    0.038190    1.800193 ^ i_sram.sram0/BEN[24] (CF_SRAM_1024x32)
                                              1.800193   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.696384   19.635054   library setup time
                                             19.635054   data required time
---------------------------------------------------------------------------------------------
                                             19.635054   data required time
                                             -1.800193   data arrival time
---------------------------------------------------------------------------------------------
                                             17.834860   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.482431    0.028666    1.794810 ^ i_sram.sram1/BEN[16] (CF_SRAM_1024x32)
                                              1.794810   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.694767   19.629707   library setup time
                                             19.629707   data required time
---------------------------------------------------------------------------------------------
                                             19.629707   data required time
                                             -1.794810   data arrival time
---------------------------------------------------------------------------------------------
                                             17.834896   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.483749    0.034985    1.801129 ^ i_sram.sram0/BEN[22] (CF_SRAM_1024x32)
                                              1.801129   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.695325   19.636112   library setup time
                                             19.636112   data required time
---------------------------------------------------------------------------------------------
                                             19.636112   data required time
                                             -1.801129   data arrival time
---------------------------------------------------------------------------------------------
                                             17.834982   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.483671    0.034649    1.800793 ^ i_sram.sram0/BEN[21] (CF_SRAM_1024x32)
                                              1.800793   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.695299   19.636139   library setup time
                                             19.636139   data required time
---------------------------------------------------------------------------------------------
                                             19.636139   data required time
                                             -1.800793   data arrival time
---------------------------------------------------------------------------------------------
                                             17.835344   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.483555    0.034142    1.800286 ^ i_sram.sram0/BEN[20] (CF_SRAM_1024x32)
                                              1.800286   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.695259   19.636177   library setup time
                                             19.636177   data required time
---------------------------------------------------------------------------------------------
                                             19.636177   data required time
                                             -1.800286   data arrival time
---------------------------------------------------------------------------------------------
                                             17.835892   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002435    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000025    0.000013    1.000013 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008575    0.076593    0.395751    1.395763 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.076593    0.000097    1.395860 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.366169    0.207949    1.603809 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.510471    0.185111    1.788921 ^ i_sram.sram6/DI[31] (CF_SRAM_1024x32)
                                              1.788921   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.702573   19.625061   library setup time
                                             19.625061   data required time
---------------------------------------------------------------------------------------------
                                             19.625061   data required time
                                             -1.788921   data arrival time
---------------------------------------------------------------------------------------------
                                             17.836140   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002398    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000023    0.000012    1.000012 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008058    0.075239    0.392993    1.393005 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.075239    0.000029    1.393034 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.398721    0.312796    1.705830 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.449076    0.107740    1.813571 ^ i_sram.sram7/DI[4] (CF_SRAM_1024x32)
                                              1.813571   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.681669   19.649906   library setup time
                                             19.649906   data required time
---------------------------------------------------------------------------------------------
                                             19.649906   data required time
                                             -1.813571   data arrival time
---------------------------------------------------------------------------------------------
                                             17.836336   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.483414    0.033513    1.799658 ^ i_sram.sram0/BEN[19] (CF_SRAM_1024x32)
                                              1.799658   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.695212   19.636225   library setup time
                                             19.636225   data required time
---------------------------------------------------------------------------------------------
                                             19.636225   data required time
                                             -1.799658   data arrival time
---------------------------------------------------------------------------------------------
                                             17.836569   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.483215    0.032603    1.798747 ^ i_sram.sram0/BEN[18] (CF_SRAM_1024x32)
                                              1.798747   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.695144   19.636293   library setup time
                                             19.636293   data required time
---------------------------------------------------------------------------------------------
                                             19.636293   data required time
                                             -1.798747   data arrival time
---------------------------------------------------------------------------------------------
                                             17.837545   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.483012    0.031638    1.797783 ^ i_sram.sram0/BEN[17] (CF_SRAM_1024x32)
                                              1.797783   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.695075   19.636360   library setup time
                                             19.636360   data required time
---------------------------------------------------------------------------------------------
                                             19.636360   data required time
                                             -1.797783   data arrival time
---------------------------------------------------------------------------------------------
                                             17.838577   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000039    0.000020    1.000020 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074279    0.000072    1.394052 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618074    0.480011    0.372093    1.766145 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.482784    0.030513    1.796658 ^ i_sram.sram0/BEN[16] (CF_SRAM_1024x32)
                                              1.796658   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.694998   19.636438   library setup time
                                             19.636438   data required time
---------------------------------------------------------------------------------------------
                                             19.636438   data required time
                                             -1.796658   data arrival time
---------------------------------------------------------------------------------------------
                                             17.839781   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003119    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000043    0.000021    1.000021 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008635    0.077007    0.396084    1.396106 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077007    0.000088    1.396194 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.396438    0.307641    1.703835 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.452486    0.114011    1.817846 ^ i_sram.sram5/DI[26] (CF_SRAM_1024x32)
                                              1.817846   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.683756   19.657740   library setup time
                                             19.657740   data required time
---------------------------------------------------------------------------------------------
                                             19.657740   data required time
                                             -1.817846   data arrival time
---------------------------------------------------------------------------------------------
                                             17.839893   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002636    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000030    0.000015    1.000015 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008450    0.075723    0.395079    1.395094 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.075723    0.000085    1.395179 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.393270    0.307405    1.702584 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.440381    0.103697    1.806282 ^ i_sram.sram6/DI[20] (CF_SRAM_1024x32)
                                              1.806282   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.678462   19.649172   library setup time
                                             19.649172   data required time
---------------------------------------------------------------------------------------------
                                             19.649172   data required time
                                             -1.806282   data arrival time
---------------------------------------------------------------------------------------------
                                             17.842890   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002435    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000025    0.000013    1.000013 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008575    0.076593    0.395751    1.395763 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.076593    0.000097    1.395860 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.366169    0.207949    1.603809 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.500186    0.176686    1.780496 ^ i_sram.sram1/DI[31] (CF_SRAM_1024x32)
                                              1.780496   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.700758   19.623714   library setup time
                                             19.623714   data required time
---------------------------------------------------------------------------------------------
                                             19.623714   data required time
                                             -1.780496   data arrival time
---------------------------------------------------------------------------------------------
                                             17.843220   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003119    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000043    0.000021    1.000021 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008635    0.077007    0.396084    1.396106 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077007    0.000088    1.396194 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.396438    0.307641    1.703835 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.453864    0.115497    1.819331 ^ i_sram.sram4/DI[26] (CF_SRAM_1024x32)
                                              1.819331   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.684367   19.662899   library setup time
                                             19.662899   data required time
---------------------------------------------------------------------------------------------
                                             19.662899   data required time
                                             -1.819331   data arrival time
---------------------------------------------------------------------------------------------
                                             17.843569   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003119    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000043    0.000021    1.000021 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008635    0.077007    0.396084    1.396106 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077007    0.000088    1.396194 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.396438    0.307641    1.703835 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.443762    0.104241    1.808076 ^ i_sram.sram7/DI[26] (CF_SRAM_1024x32)
                                              1.808076   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.679740   19.651836   library setup time
                                             19.651836   data required time
---------------------------------------------------------------------------------------------
                                             19.651836   data required time
                                             -1.808076   data arrival time
---------------------------------------------------------------------------------------------
                                             17.843761   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002636    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000030    0.000015    1.000015 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008450    0.075723    0.395079    1.395094 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.075723    0.000085    1.395179 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.393270    0.307405    1.702584 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.442226    0.105790    1.808374 ^ i_sram.sram7/DI[20] (CF_SRAM_1024x32)
                                              1.808374   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.679182   19.652391   library setup time
                                             19.652391   data required time
---------------------------------------------------------------------------------------------
                                             19.652391   data required time
                                             -1.808374   data arrival time
---------------------------------------------------------------------------------------------
                                             17.844019   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002435    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000025    0.000013    1.000013 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008575    0.076593    0.395751    1.395763 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.076593    0.000097    1.395860 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.366169    0.207949    1.603809 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.484008    0.163142    1.766951 ^ i_sram.sram3/DI[31] (CF_SRAM_1024x32)
                                              1.766951   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.694321   19.611708   library setup time
                                             19.611708   data required time
---------------------------------------------------------------------------------------------
                                             19.611708   data required time
                                             -1.766951   data arrival time
---------------------------------------------------------------------------------------------
                                             17.844757   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002369    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000023    0.000011    1.000011 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008024    0.075008    0.392812    1.392823 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.075008    0.000029    1.392853 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.381992    0.293017    1.685869 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.442511    0.115278    1.801147 ^ i_sram.sram6/DI[28] (CF_SRAM_1024x32)
                                              1.801147   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.679235   19.648397   library setup time
                                             19.648397   data required time
---------------------------------------------------------------------------------------------
                                             19.648397   data required time
                                             -1.801147   data arrival time
---------------------------------------------------------------------------------------------
                                             17.847250   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002136    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000016    0.000008    1.000008 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008330    0.074887    0.394426    1.394434 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.074887    0.000079    1.394513 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.392806    0.310057    1.704570 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.435446    0.098664    1.803234 ^ i_sram.sram6/DI[16] (CF_SRAM_1024x32)
                                              1.803234   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.676671   19.650963   library setup time
                                             19.650963   data required time
---------------------------------------------------------------------------------------------
                                             19.650963   data required time
                                             -1.803234   data arrival time
---------------------------------------------------------------------------------------------
                                             17.847729   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002435    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000025    0.000013    1.000013 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008575    0.076593    0.395751    1.395763 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.076593    0.000097    1.395860 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.366169    0.207949    1.603809 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.503019    0.179019    1.782828 ^ i_sram.sram7/DI[31] (CF_SRAM_1024x32)
                                              1.782828   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.700866   19.630709   library setup time
                                             19.630709   data required time
---------------------------------------------------------------------------------------------
                                             19.630709   data required time
                                             -1.782828   data arrival time
---------------------------------------------------------------------------------------------
                                             17.847879   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002435    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000025    0.000013    1.000013 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008575    0.076593    0.395751    1.395763 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.076593    0.000097    1.395860 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.366169    0.207949    1.603809 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.502179    0.178330    1.782139 ^ i_sram.sram0/DI[31] (CF_SRAM_1024x32)
                                              1.782139   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.701340   19.630096   library setup time
                                             19.630096   data required time
---------------------------------------------------------------------------------------------
                                             19.630096   data required time
                                             -1.782139   data arrival time
---------------------------------------------------------------------------------------------
                                             17.847958   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002136    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000016    0.000008    1.000008 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008330    0.074887    0.394426    1.394434 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.074887    0.000079    1.394513 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.392806    0.310057    1.704570 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.436829    0.100297    1.804866 ^ i_sram.sram7/DI[16] (CF_SRAM_1024x32)
                                              1.804866   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.677223   19.654352   library setup time
                                             19.654352   data required time
---------------------------------------------------------------------------------------------
                                             19.654352   data required time
                                             -1.804866   data arrival time
---------------------------------------------------------------------------------------------
                                             17.849485   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002139    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000016    0.000008    1.000008 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008324    0.074843    0.394391    1.394399 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.074843    0.000079    1.394478 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.382457    0.298989    1.693467 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.434878    0.107874    1.801341 ^ i_sram.sram6/DI[24] (CF_SRAM_1024x32)
                                              1.801341   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.676464   19.651169   library setup time
                                             19.651169   data required time
---------------------------------------------------------------------------------------------
                                             19.651169   data required time
                                             -1.801341   data arrival time
---------------------------------------------------------------------------------------------
                                             17.849827   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002636    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000030    0.000015    1.000015 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008450    0.075723    0.395079    1.395094 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.075723    0.000085    1.395179 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.393270    0.307405    1.702584 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.444078    0.107865    1.810450 ^ i_sram.sram5/DI[20] (CF_SRAM_1024x32)
                                              1.810450   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.680704   19.660793   library setup time
                                             19.660793   data required time
---------------------------------------------------------------------------------------------
                                             19.660793   data required time
                                             -1.810450   data arrival time
---------------------------------------------------------------------------------------------
                                             17.850342   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002628    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000027    0.000014    1.000014 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008166    0.073747    0.393541    1.393555 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.073747    0.000071    1.393626 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.388045    0.304736    1.698362 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.433439    0.100976    1.799338 ^ i_sram.sram6/DI[19] (CF_SRAM_1024x32)
                                              1.799338   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.675942   19.651691   library setup time
                                             19.651691   data required time
---------------------------------------------------------------------------------------------
                                             19.651691   data required time
                                             -1.799338   data arrival time
---------------------------------------------------------------------------------------------
                                             17.852352   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002398    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000023    0.000012    1.000012 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008058    0.075239    0.392993    1.393005 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.075239    0.000029    1.393034 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.398721    0.312796    1.705830 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.444373    0.102378    1.808208 ^ i_sram.sram5/DI[4] (CF_SRAM_1024x32)
                                              1.808208   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.680811   19.660685   library setup time
                                             19.660685   data required time
---------------------------------------------------------------------------------------------
                                             19.660685   data required time
                                             -1.808208   data arrival time
---------------------------------------------------------------------------------------------
                                             17.852476   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002628    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000027    0.000014    1.000014 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008166    0.073747    0.393541    1.393555 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.073747    0.000071    1.393626 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.388045    0.304736    1.698362 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.435344    0.103152    1.801513 ^ i_sram.sram7/DI[19] (CF_SRAM_1024x32)
                                              1.801513   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.676684   19.654892   library setup time
                                             19.654892   data required time
---------------------------------------------------------------------------------------------
                                             19.654892   data required time
                                             -1.801513   data arrival time
---------------------------------------------------------------------------------------------
                                             17.853378   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000034    0.000017    1.000017 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074233    0.000072    1.394012 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.359929    0.214556    1.608568 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.464700    0.152581    1.761148 ^ i_sram.sram2/DI[30] (CF_SRAM_1024x32)
                                              1.761148   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.687342   19.615080   library setup time
                                             19.615080   data required time
---------------------------------------------------------------------------------------------
                                             19.615080   data required time
                                             -1.761148   data arrival time
---------------------------------------------------------------------------------------------
                                             17.853931   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002636    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000030    0.000015    1.000015 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008450    0.075723    0.395079    1.395094 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.075723    0.000085    1.395179 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.393270    0.307405    1.702584 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.445427    0.109363    1.811947 ^ i_sram.sram4/DI[20] (CF_SRAM_1024x32)
                                              1.811947   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.681304   19.665962   library setup time
                                             19.665962   data required time
---------------------------------------------------------------------------------------------
                                             19.665962   data required time
                                             -1.811947   data arrival time
---------------------------------------------------------------------------------------------
                                             17.854013   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002369    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000023    0.000011    1.000011 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008024    0.075008    0.392812    1.392823 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.075008    0.000029    1.392853 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.381992    0.293017    1.685869 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.446666    0.119542    1.805412 ^ i_sram.sram5/DI[28] (CF_SRAM_1024x32)
                                              1.805412   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.681644   19.659853   library setup time
                                             19.659853   data required time
---------------------------------------------------------------------------------------------
                                             19.659853   data required time
                                             -1.805412   data arrival time
---------------------------------------------------------------------------------------------
                                             17.854443   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002398    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000023    0.000012    1.000012 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008058    0.075239    0.392993    1.393005 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.075239    0.000029    1.393034 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.398721    0.312796    1.705830 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.445892    0.104129    1.809959 ^ i_sram.sram4/DI[4] (CF_SRAM_1024x32)
                                              1.809959   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.681473   19.665792   library setup time
                                             19.665792   data required time
---------------------------------------------------------------------------------------------
                                             19.665792   data required time
                                             -1.809959   data arrival time
---------------------------------------------------------------------------------------------
                                             17.855835   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002136    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000016    0.000008    1.000008 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008330    0.074887    0.394426    1.394434 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.074887    0.000079    1.394513 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.392806    0.310057    1.704570 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.438617    0.102382    1.806951 ^ i_sram.sram5/DI[16] (CF_SRAM_1024x32)
                                              1.806951   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.678722   19.662775   library setup time
                                             19.662775   data required time
---------------------------------------------------------------------------------------------
                                             19.662775   data required time
                                             -1.806951   data arrival time
---------------------------------------------------------------------------------------------
                                             17.855824   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002642    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000027    0.000014    1.000014 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008187    0.073891    0.393654    1.393668 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.073891    0.000071    1.393739 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.381034    0.296669    1.690408 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.431076    0.105412    1.795820 ^ i_sram.sram6/DI[29] (CF_SRAM_1024x32)
                                              1.795820   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.675084   19.652548   library setup time
                                             19.652548   data required time
---------------------------------------------------------------------------------------------
                                             19.652548   data required time
                                             -1.795820   data arrival time
---------------------------------------------------------------------------------------------
                                             17.856728   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002369    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000023    0.000011    1.000011 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008024    0.075008    0.392812    1.392823 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.075008    0.000029    1.392853 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.381992    0.293017    1.685869 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.448379    0.121281    1.807150 ^ i_sram.sram4/DI[28] (CF_SRAM_1024x32)
                                              1.807150   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.682376   19.664888   library setup time
                                             19.664888   data required time
---------------------------------------------------------------------------------------------
                                             19.664888   data required time
                                             -1.807150   data arrival time
---------------------------------------------------------------------------------------------
                                             17.857738   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002139    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000016    0.000008    1.000008 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008324    0.074843    0.394391    1.394399 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.074843    0.000079    1.394478 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.382457    0.298989    1.693467 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.438150    0.111410    1.804878 ^ i_sram.sram5/DI[24] (CF_SRAM_1024x32)
                                              1.804878   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.678552   19.662943   library setup time
                                             19.662943   data required time
---------------------------------------------------------------------------------------------
                                             19.662943   data required time
                                             -1.804878   data arrival time
---------------------------------------------------------------------------------------------
                                             17.858067   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002136    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000016    0.000008    1.000008 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008330    0.074887    0.394426    1.394434 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.074887    0.000079    1.394513 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.392806    0.310057    1.704570 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.439904    0.103866    1.808436 ^ i_sram.sram4/DI[16] (CF_SRAM_1024x32)
                                              1.808436   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.679300   19.667965   library setup time
                                             19.667965   data required time
---------------------------------------------------------------------------------------------
                                             19.667965   data required time
                                             -1.808436   data arrival time
---------------------------------------------------------------------------------------------
                                             17.859529   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002628    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000027    0.000014    1.000014 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008166    0.073747    0.393541    1.393555 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.073747    0.000071    1.393626 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.388045    0.304736    1.698362 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.437213    0.105260    1.803622 ^ i_sram.sram5/DI[19] (CF_SRAM_1024x32)
                                              1.803622   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.678212   19.663284   library setup time
                                             19.663284   data required time
---------------------------------------------------------------------------------------------
                                             19.663284   data required time
                                             -1.803622   data arrival time
---------------------------------------------------------------------------------------------
                                             17.859663   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002369    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000023    0.000011    1.000011 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008024    0.075008    0.392812    1.392823 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.075008    0.000029    1.392853 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.381992    0.293017    1.685869 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.435554    0.107988    1.793857 ^ i_sram.sram7/DI[28] (CF_SRAM_1024x32)
                                              1.793857   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.676760   19.654816   library setup time
                                             19.654816   data required time
---------------------------------------------------------------------------------------------
                                             19.654816   data required time
                                             -1.793857   data arrival time
---------------------------------------------------------------------------------------------
                                             17.860958   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002139    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000016    0.000008    1.000008 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008324    0.074843    0.394391    1.394399 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.074843    0.000079    1.394478 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.382457    0.298989    1.693467 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.429622    0.102058    1.795525 ^ i_sram.sram7/DI[24] (CF_SRAM_1024x32)
                                              1.795525   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.674607   19.656969   library setup time
                                             19.656969   data required time
---------------------------------------------------------------------------------------------
                                             19.656969   data required time
                                             -1.795525   data arrival time
---------------------------------------------------------------------------------------------
                                             17.861443   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002139    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000016    0.000008    1.000008 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008324    0.074843    0.394391    1.394399 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.074843    0.000079    1.394478 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.382457    0.298989    1.693467 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.439541    0.112896    1.806364 ^ i_sram.sram4/DI[24] (CF_SRAM_1024x32)
                                              1.806364   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.679168   19.668098   library setup time
                                             19.668098   data required time
---------------------------------------------------------------------------------------------
                                             19.668098   data required time
                                             -1.806364   data arrival time
---------------------------------------------------------------------------------------------
                                             17.861736   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002621    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000027    0.000014    1.000014 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008169    0.073767    0.393557    1.393571 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.073767    0.000071    1.393642 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.377308    0.294106    1.687747 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.427411    0.104243    1.791991 ^ i_sram.sram6/DI[21] (CF_SRAM_1024x32)
                                              1.791991   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.673754   19.653879   library setup time
                                             19.653879   data required time
---------------------------------------------------------------------------------------------
                                             19.653879   data required time
                                             -1.791991   data arrival time
---------------------------------------------------------------------------------------------
                                             17.861889   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000034    0.000017    1.000017 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074233    0.000072    1.394012 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.359929    0.214556    1.608568 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.478011    0.164126    1.772694 ^ i_sram.sram6/DI[30] (CF_SRAM_1024x32)
                                              1.772694   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.692122   19.635511   library setup time
                                             19.635511   data required time
---------------------------------------------------------------------------------------------
                                             19.635511   data required time
                                             -1.772694   data arrival time
---------------------------------------------------------------------------------------------
                                             17.862818   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002621    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000027    0.000014    1.000014 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008169    0.073767    0.393557    1.393571 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.073767    0.000071    1.393642 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.377308    0.294106    1.687747 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.429348    0.106352    1.794100 ^ i_sram.sram7/DI[21] (CF_SRAM_1024x32)
                                              1.794100   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.674507   19.657068   library setup time
                                             19.657068   data required time
---------------------------------------------------------------------------------------------
                                             19.657068   data required time
                                             -1.794100   data arrival time
---------------------------------------------------------------------------------------------
                                             17.862968   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002628    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000027    0.000014    1.000014 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008166    0.073747    0.393541    1.393555 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.073747    0.000071    1.393626 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.388045    0.304736    1.698362 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.438572    0.106777    1.805138 ^ i_sram.sram4/DI[19] (CF_SRAM_1024x32)
                                              1.805138   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.678816   19.668451   library setup time
                                             19.668451   data required time
---------------------------------------------------------------------------------------------
                                             19.668451   data required time
                                             -1.805138   data arrival time
---------------------------------------------------------------------------------------------
                                             17.863312   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002631    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000027    0.000014    1.000014 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008166    0.073747    0.393541    1.393555 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.073747    0.000071    1.393626 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.371974    0.291599    1.685225 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.423555    0.105430    1.790655 ^ i_sram.sram6/DI[25] (CF_SRAM_1024x32)
                                              1.790655   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.672354   19.655279   library setup time
                                             19.655279   data required time
---------------------------------------------------------------------------------------------
                                             19.655279   data required time
                                             -1.790655   data arrival time
---------------------------------------------------------------------------------------------
                                             17.864624   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002642    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000027    0.000014    1.000014 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008187    0.073891    0.393654    1.393668 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.073891    0.000071    1.393739 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.381034    0.296669    1.690408 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.434319    0.108961    1.799369 ^ i_sram.sram5/DI[29] (CF_SRAM_1024x32)
                                              1.799369   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.677162   19.664335   library setup time
                                             19.664335   data required time
---------------------------------------------------------------------------------------------
                                             19.664335   data required time
                                             -1.799369   data arrival time
---------------------------------------------------------------------------------------------
                                             17.864965   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002990    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000041    0.000020    1.000020 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.073810    0.393594    1.393614 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.073810    0.000071    1.393685 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.379414    0.306733    1.700418 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.417389    0.091959    1.792377 ^ i_sram.sram6/DI[8] (CF_SRAM_1024x32)
                                              1.792377   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.670116   19.657516   library setup time
                                             19.657516   data required time
---------------------------------------------------------------------------------------------
                                             19.657516   data required time
                                             -1.792377   data arrival time
---------------------------------------------------------------------------------------------
                                             17.865139   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002990    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000041    0.000020    1.000020 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.073810    0.393594    1.393614 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.073810    0.000071    1.393685 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.379414    0.306733    1.700418 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.418654    0.093528    1.793946 ^ i_sram.sram7/DI[8] (CF_SRAM_1024x32)
                                              1.793946   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.670626   19.660950   library setup time
                                             19.660950   data required time
---------------------------------------------------------------------------------------------
                                             19.660950   data required time
                                             -1.793946   data arrival time
---------------------------------------------------------------------------------------------
                                             17.867002   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002642    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000027    0.000014    1.000014 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008187    0.073891    0.393654    1.393668 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.073891    0.000071    1.393739 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.381034    0.296669    1.690408 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.435698    0.110452    1.800860 ^ i_sram.sram4/DI[29] (CF_SRAM_1024x32)
                                              1.800860   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.677773   19.669493   library setup time
                                             19.669493   data required time
---------------------------------------------------------------------------------------------
                                             19.669493   data required time
                                             -1.800860   data arrival time
---------------------------------------------------------------------------------------------
                                             17.868633   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002642    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000027    0.000014    1.000014 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008187    0.073891    0.393654    1.393668 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.073891    0.000071    1.393739 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.381034    0.296669    1.690408 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.425579    0.099241    1.789650 ^ i_sram.sram7/DI[29] (CF_SRAM_1024x32)
                                              1.789650   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.673140   19.658436   library setup time
                                             19.658436   data required time
---------------------------------------------------------------------------------------------
                                             19.658436   data required time
                                             -1.789650   data arrival time
---------------------------------------------------------------------------------------------
                                             17.868786   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000034    0.000017    1.000017 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074233    0.000072    1.394012 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.359929    0.214556    1.608568 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.455415    0.144322    1.752890 ^ i_sram.sram3/DI[30] (CF_SRAM_1024x32)
                                              1.752890   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.683942   19.622087   library setup time
                                             19.622087   data required time
---------------------------------------------------------------------------------------------
                                             19.622087   data required time
                                             -1.752890   data arrival time
---------------------------------------------------------------------------------------------
                                             17.869198   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002621    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000027    0.000014    1.000014 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008169    0.073767    0.393557    1.393571 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.073767    0.000071    1.393642 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.377308    0.294106    1.687747 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.431266    0.108421    1.796168 ^ i_sram.sram5/DI[21] (CF_SRAM_1024x32)
                                              1.796168   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.676054   19.665443   library setup time
                                             19.665443   data required time
---------------------------------------------------------------------------------------------
                                             19.665443   data required time
                                             -1.796168   data arrival time
---------------------------------------------------------------------------------------------
                                             17.869274   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000034    0.000017    1.000017 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074233    0.000072    1.394012 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.359929    0.214556    1.608568 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.469343    0.156628    1.765196 ^ i_sram.sram1/DI[30] (CF_SRAM_1024x32)
                                              1.765196   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.689586   19.634888   library setup time
                                             19.634888   data required time
---------------------------------------------------------------------------------------------
                                             19.634888   data required time
                                             -1.765196   data arrival time
---------------------------------------------------------------------------------------------
                                             17.869692   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000034    0.000017    1.000017 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074233    0.000072    1.394012 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.359929    0.214556    1.608568 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.482523    0.167969    1.776537 ^ i_sram.sram5/DI[30] (CF_SRAM_1024x32)
                                              1.776537   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.694660   19.646835   library setup time
                                             19.646835   data required time
---------------------------------------------------------------------------------------------
                                             19.646835   data required time
                                             -1.776537   data arrival time
---------------------------------------------------------------------------------------------
                                             17.870300   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002712    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000031    0.000016    1.000016 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.076489    0.395677    1.395693 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.076489    0.000087    1.395779 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.391778    0.330047    1.725826 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.407904    0.062560    1.788386 ^ i_sram.sram6/DI[12] (CF_SRAM_1024x32)
                                              1.788386   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.666673   19.660961   library setup time
                                             19.660961   data required time
---------------------------------------------------------------------------------------------
                                             19.660961   data required time
                                             -1.788386   data arrival time
---------------------------------------------------------------------------------------------
                                             17.872576   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002631    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000027    0.000014    1.000014 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008166    0.073747    0.393541    1.393555 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.073747    0.000071    1.393626 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.371974    0.291599    1.685225 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.426848    0.108973    1.794198 ^ i_sram.sram5/DI[25] (CF_SRAM_1024x32)
                                              1.794198   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.674450   19.667048   library setup time
                                             19.667048   data required time
---------------------------------------------------------------------------------------------
                                             19.667048   data required time
                                             -1.794198   data arrival time
---------------------------------------------------------------------------------------------
                                             17.872849   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002621    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000027    0.000014    1.000014 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008169    0.073767    0.393557    1.393571 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.073767    0.000071    1.393642 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.377308    0.294106    1.687747 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.432679    0.109931    1.797678 ^ i_sram.sram4/DI[21] (CF_SRAM_1024x32)
                                              1.797678   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.676677   19.670589   library setup time
                                             19.670589   data required time
---------------------------------------------------------------------------------------------
                                             19.670589   data required time
                                             -1.797678   data arrival time
---------------------------------------------------------------------------------------------
                                             17.872911   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000034    0.000017    1.000017 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074233    0.000072    1.394012 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.359929    0.214556    1.608568 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.484418    0.169573    1.778141 ^ i_sram.sram4/DI[30] (CF_SRAM_1024x32)
                                              1.778141   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.695458   19.651808   library setup time
                                             19.651808   data required time
---------------------------------------------------------------------------------------------
                                             19.651808   data required time
                                             -1.778141   data arrival time
---------------------------------------------------------------------------------------------
                                             17.873667   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000034    0.000017    1.000017 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074233    0.000072    1.394012 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.359929    0.214556    1.608568 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.471248    0.158301    1.766869 ^ i_sram.sram0/DI[30] (CF_SRAM_1024x32)
                                              1.766869   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.690389   19.641047   library setup time
                                             19.641047   data required time
---------------------------------------------------------------------------------------------
                                             19.641047   data required time
                                             -1.766869   data arrival time
---------------------------------------------------------------------------------------------
                                             17.874178   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002712    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000031    0.000016    1.000016 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.076489    0.395677    1.395693 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.076489    0.000087    1.395779 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.391778    0.330047    1.725826 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.408622    0.063941    1.789767 ^ i_sram.sram7/DI[12] (CF_SRAM_1024x32)
                                              1.789767   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.666984   19.664591   library setup time
                                             19.664591   data required time
---------------------------------------------------------------------------------------------
                                             19.664591   data required time
                                             -1.789767   data arrival time
---------------------------------------------------------------------------------------------
                                             17.874825   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000034    0.000017    1.000017 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074233    0.000072    1.394012 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.359929    0.214556    1.608568 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.470907    0.158005    1.766573 ^ i_sram.sram7/DI[30] (CF_SRAM_1024x32)
                                              1.766573   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.689594   19.641981   library setup time
                                             19.641981   data required time
---------------------------------------------------------------------------------------------
                                             19.641981   data required time
                                             -1.766573   data arrival time
---------------------------------------------------------------------------------------------
                                             17.875408   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003002    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000036    0.000018    1.000018 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008517    0.076185    0.395439    1.395457 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076185    0.000089    1.395546 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.367247    0.298501    1.694047 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.406397    0.091044    1.785092 ^ i_sram.sram6/DI[14] (CF_SRAM_1024x32)
                                              1.785092   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.666126   19.661509   library setup time
                                             19.661509   data required time
---------------------------------------------------------------------------------------------
                                             19.661509   data required time
                                             -1.785092   data arrival time
---------------------------------------------------------------------------------------------
                                             17.876417   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002631    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000027    0.000014    1.000014 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008166    0.073747    0.393541    1.393555 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.073747    0.000071    1.393626 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.371974    0.291599    1.685225 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.428249    0.110462    1.795687 ^ i_sram.sram4/DI[25] (CF_SRAM_1024x32)
                                              1.795687   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.675069   19.672197   library setup time
                                             19.672197   data required time
---------------------------------------------------------------------------------------------
                                             19.672197   data required time
                                             -1.795687   data arrival time
---------------------------------------------------------------------------------------------
                                             17.876511   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002631    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000027    0.000014    1.000014 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008166    0.073747    0.393541    1.393555 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.073747    0.000071    1.393626 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.371974    0.291599    1.685225 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.417819    0.099103    1.784328 ^ i_sram.sram7/DI[25] (CF_SRAM_1024x32)
                                              1.784328   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.670323   19.661253   library setup time
                                             19.661253   data required time
---------------------------------------------------------------------------------------------
                                             19.661253   data required time
                                             -1.784328   data arrival time
---------------------------------------------------------------------------------------------
                                             17.876925   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003002    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000036    0.000018    1.000018 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008517    0.076185    0.395439    1.395457 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076185    0.000089    1.395546 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.367247    0.298501    1.694047 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.407115    0.091906    1.785953 ^ i_sram.sram7/DI[14] (CF_SRAM_1024x32)
                                              1.785953   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.666437   19.665138   library setup time
                                             19.665138   data required time
---------------------------------------------------------------------------------------------
                                             19.665138   data required time
                                             -1.785953   data arrival time
---------------------------------------------------------------------------------------------
                                             17.879185   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002990    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000041    0.000020    1.000020 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.073810    0.393594    1.393614 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.073810    0.000071    1.393685 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.379414    0.306733    1.700418 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.414295    0.088027    1.788445 ^ i_sram.sram5/DI[8] (CF_SRAM_1024x32)
                                              1.788445   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.669893   19.671604   library setup time
                                             19.671604   data required time
---------------------------------------------------------------------------------------------
                                             19.671604   data required time
                                             -1.788445   data arrival time
---------------------------------------------------------------------------------------------
                                             17.883158   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002457    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000025    0.000013    1.000013 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008706    0.077502    0.396458    1.396470 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.077502    0.000099    1.396570 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.396595    0.325960    1.722529 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.400621    0.032519    1.755048 ^ i_sram.sram2/DI[23] (CF_SRAM_1024x32)
                                              1.755048   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.664081   19.638340   library setup time
                                             19.638340   data required time
---------------------------------------------------------------------------------------------
                                             19.638340   data required time
                                             -1.755048   data arrival time
---------------------------------------------------------------------------------------------
                                             17.883291   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003002    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000036    0.000018    1.000018 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008517    0.076185    0.395439    1.395457 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076185    0.000089    1.395546 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.367247    0.298501    1.694047 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.409503    0.094729    1.788776 ^ i_sram.sram5/DI[14] (CF_SRAM_1024x32)
                                              1.788776   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.668153   19.673342   library setup time
                                             19.673342   data required time
---------------------------------------------------------------------------------------------
                                             19.673342   data required time
                                             -1.788776   data arrival time
---------------------------------------------------------------------------------------------
                                             17.884567   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000034    0.000017    1.000017 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074233    0.000072    1.394012 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.398112    0.326554    1.720566 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.401717    0.030927    1.751493 ^ i_sram.sram2/DI[22] (CF_SRAM_1024x32)
                                              1.751493   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.664479   19.637941   library setup time
                                             19.637941   data required time
---------------------------------------------------------------------------------------------
                                             19.637941   data required time
                                             -1.751493   data arrival time
---------------------------------------------------------------------------------------------
                                             17.886448   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002990    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000041    0.000020    1.000020 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.073810    0.393594    1.393614 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.073810    0.000071    1.393685 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.379414    0.306733    1.700418 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.415590    0.089690    1.790108 ^ i_sram.sram4/DI[8] (CF_SRAM_1024x32)
                                              1.790108   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.670474   19.676792   library setup time
                                             19.676792   data required time
---------------------------------------------------------------------------------------------
                                             19.676792   data required time
                                             -1.790108   data arrival time
---------------------------------------------------------------------------------------------
                                             17.886684   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002778    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000030    0.000015    1.000015 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008194    0.073944    0.393695    1.393710 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.073944    0.000072    1.393782 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.388037    0.331651    1.725433 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.398814    0.051252    1.776685 ^ i_sram.sram6/DI[13] (CF_SRAM_1024x32)
                                              1.776685   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.663373   19.664261   library setup time
                                             19.664261   data required time
---------------------------------------------------------------------------------------------
                                             19.664261   data required time
                                             -1.776685   data arrival time
---------------------------------------------------------------------------------------------
                                             17.887575   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003002    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000036    0.000018    1.000018 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008517    0.076185    0.395439    1.395457 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076185    0.000089    1.395546 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.367247    0.298501    1.694047 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.410828    0.096264    1.790311 ^ i_sram.sram4/DI[14] (CF_SRAM_1024x32)
                                              1.790311   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.668745   19.678520   library setup time
                                             19.678520   data required time
---------------------------------------------------------------------------------------------
                                             19.678520   data required time
                                             -1.790311   data arrival time
---------------------------------------------------------------------------------------------
                                             17.888208   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002922    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000038    0.000019    1.000019 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.073810    0.393593    1.393612 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.073810    0.000071    1.393683 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.394631    0.332405    1.726088 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.396976    0.024889    1.750977 ^ i_sram.sram2/DI[3] (CF_SRAM_1024x32)
                                              1.750977   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.662758   19.639664   library setup time
                                             19.639664   data required time
---------------------------------------------------------------------------------------------
                                             19.639664   data required time
                                             -1.750977   data arrival time
---------------------------------------------------------------------------------------------
                                             17.888687   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002778    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000030    0.000015    1.000015 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008194    0.073944    0.393695    1.393710 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.073944    0.000072    1.393782 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.388037    0.331651    1.725433 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.399394    0.052606    1.778039 ^ i_sram.sram7/DI[13] (CF_SRAM_1024x32)
                                              1.778039   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.663634   19.667940   library setup time
                                             19.667940   data required time
---------------------------------------------------------------------------------------------
                                             19.667940   data required time
                                             -1.778039   data arrival time
---------------------------------------------------------------------------------------------
                                             17.889902   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002922    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000038    0.000019    1.000019 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.073810    0.393593    1.393612 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.073810    0.000071    1.393683 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.394631    0.332405    1.726088 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.397436    0.027095    1.753183 ^ i_sram.sram3/DI[3] (CF_SRAM_1024x32)
                                              1.753183   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.662896   19.643133   library setup time
                                             19.643133   data required time
---------------------------------------------------------------------------------------------
                                             19.643133   data required time
                                             -1.753183   data arrival time
---------------------------------------------------------------------------------------------
                                             17.889952   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002779    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000033    0.000017    1.000017 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008386    0.075273    0.394728    1.394745 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.075273    0.000085    1.394830 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.389063    0.326515    1.721345 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.392462    0.029544    1.750889 ^ i_sram.sram2/DI[0] (CF_SRAM_1024x32)
                                              1.750889   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.661120   19.641302   library setup time
                                             19.641302   data required time
---------------------------------------------------------------------------------------------
                                             19.641302   data required time
                                             -1.750889   data arrival time
---------------------------------------------------------------------------------------------
                                             17.890413   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002779    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000033    0.000017    1.000017 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008386    0.075273    0.394728    1.394745 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.075273    0.000085    1.394830 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.389063    0.326515    1.721345 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.392872    0.031181    1.752526 ^ i_sram.sram3/DI[0] (CF_SRAM_1024x32)
                                              1.752526   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.661239   19.644791   library setup time
                                             19.644791   data required time
---------------------------------------------------------------------------------------------
                                             19.644791   data required time
                                             -1.752526   data arrival time
---------------------------------------------------------------------------------------------
                                             17.892265   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002613    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000027    0.000014    1.000014 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008172    0.073788    0.393573    1.393586 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.073788    0.000071    1.393658 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.411207    0.312359    1.706016 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.415288    0.033855    1.739871 ^ i_sram.sram2/DI[27] (CF_SRAM_1024x32)
                                              1.739871   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.669406   19.633017   library setup time
                                             19.633017   data required time
---------------------------------------------------------------------------------------------
                                             19.633017   data required time
                                             -1.739871   data arrival time
---------------------------------------------------------------------------------------------
                                             17.893145   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002457    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000025    0.000013    1.000013 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008706    0.077502    0.396458    1.396470 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.077502    0.000099    1.396570 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.396595    0.325960    1.722529 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.405084    0.046232    1.768761 ^ i_sram.sram6/DI[23] (CF_SRAM_1024x32)
                                              1.768761   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.665649   19.661985   library setup time
                                             19.661985   data required time
---------------------------------------------------------------------------------------------
                                             19.661985   data required time
                                             -1.768761   data arrival time
---------------------------------------------------------------------------------------------
                                             17.893223   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002806    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000033    0.000016    1.000016 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008555    0.076446    0.395645    1.395662 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.076446    0.000086    1.395748 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.382886    0.243605    1.639353 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.429453    0.098392    1.737744 ^ i_sram.sram3/DI[17] (CF_SRAM_1024x32)
                                              1.737744   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.674518   19.631512   library setup time
                                             19.631512   data required time
---------------------------------------------------------------------------------------------
                                             19.631512   data required time
                                             -1.737744   data arrival time
---------------------------------------------------------------------------------------------
                                             17.893766   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002462    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000025    0.000012    1.000012 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008756    0.077850    0.396729    1.396742 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.077850    0.000100    1.396842 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.353130    0.292117    1.688959 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.388273    0.084793    1.773751 ^ i_sram.sram6/DI[15] (CF_SRAM_1024x32)
                                              1.773751   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.659547   19.668087   library setup time
                                             19.668087   data required time
---------------------------------------------------------------------------------------------
                                             19.668087   data required time
                                             -1.773751   data arrival time
---------------------------------------------------------------------------------------------
                                             17.894335   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002457    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000025    0.000013    1.000013 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008706    0.077502    0.396458    1.396470 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.077502    0.000099    1.396570 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.396595    0.325960    1.722529 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.405740    0.047907    1.770437 ^ i_sram.sram7/DI[23] (CF_SRAM_1024x32)
                                              1.770437   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.665938   19.665636   library setup time
                                             19.665636   data required time
---------------------------------------------------------------------------------------------
                                             19.665636   data required time
                                             -1.770437   data arrival time
---------------------------------------------------------------------------------------------
                                             17.895201   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002457    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000025    0.000013    1.000013 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008706    0.077502    0.396458    1.396470 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.077502    0.000099    1.396570 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.396595    0.325960    1.722529 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.398860    0.024856    1.747385 ^ i_sram.sram3/DI[23] (CF_SRAM_1024x32)
                                              1.747385   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.663413   19.642616   library setup time
                                             19.642616   data required time
---------------------------------------------------------------------------------------------
                                             19.642616   data required time
                                             -1.747385   data arrival time
---------------------------------------------------------------------------------------------
                                             17.895233   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002806    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000033    0.000016    1.000016 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008555    0.076446    0.395645    1.395662 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.076446    0.000086    1.395748 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.382886    0.243605    1.639353 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.425862    0.094520    1.733873 ^ i_sram.sram2/DI[17] (CF_SRAM_1024x32)
                                              1.733873   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.673244   19.629177   library setup time
                                             19.629177   data required time
---------------------------------------------------------------------------------------------
                                             19.629177   data required time
                                             -1.733873   data arrival time
---------------------------------------------------------------------------------------------
                                             17.895304   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000034    0.000017    1.000017 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074233    0.000072    1.394012 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.398112    0.326554    1.720566 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.406214    0.045300    1.765865 ^ i_sram.sram6/DI[22] (CF_SRAM_1024x32)
                                              1.765865   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.666059   19.661573   library setup time
                                             19.661573   data required time
---------------------------------------------------------------------------------------------
                                             19.661573   data required time
                                             -1.765865   data arrival time
---------------------------------------------------------------------------------------------
                                             17.895708   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002462    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000025    0.000012    1.000012 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008756    0.077850    0.396729    1.396742 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.077850    0.000100    1.396842 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.353130    0.292117    1.688959 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.389262    0.086015    1.774974 ^ i_sram.sram7/DI[15] (CF_SRAM_1024x32)
                                              1.774974   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.659956   19.671619   library setup time
                                             19.671619   data required time
---------------------------------------------------------------------------------------------
                                             19.671619   data required time
                                             -1.774974   data arrival time
---------------------------------------------------------------------------------------------
                                             17.896646   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000034    0.000017    1.000017 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074233    0.000072    1.394012 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.398112    0.326554    1.720566 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.400265    0.024298    1.744864 ^ i_sram.sram3/DI[22] (CF_SRAM_1024x32)
                                              1.744864   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.663922   19.642107   library setup time
                                             19.642107   data required time
---------------------------------------------------------------------------------------------
                                             19.642107   data required time
                                             -1.744864   data arrival time
---------------------------------------------------------------------------------------------
                                             17.897243   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002529    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000026    0.000013    1.000013 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008180    0.073848    0.393619    1.393633 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.073848    0.000071    1.393704 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.376464    0.321741    1.715445 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.389285    0.054928    1.770373 ^ i_sram.sram6/DI[9] (CF_SRAM_1024x32)
                                              1.770373   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.659914   19.667719   library setup time
                                             19.667719   data required time
---------------------------------------------------------------------------------------------
                                             19.667719   data required time
                                             -1.770373   data arrival time
---------------------------------------------------------------------------------------------
                                             17.897346   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000034    0.000017    1.000017 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074233    0.000072    1.394012 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.398112    0.326554    1.720566 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.406903    0.047100    1.767666 ^ i_sram.sram7/DI[22] (CF_SRAM_1024x32)
                                              1.767666   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.666360   19.665216   library setup time
                                             19.665216   data required time
---------------------------------------------------------------------------------------------
                                             19.665216   data required time
                                             -1.767666   data arrival time
---------------------------------------------------------------------------------------------
                                             17.897549   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003001    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000039    0.000020    1.000020 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393924    1.393943 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074233    0.000072    1.394016 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.379152    0.293546    1.687561 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.392310    0.055773    1.743335 ^ i_sram.sram2/DI[6] (CF_SRAM_1024x32)
                                              1.743335   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.661065   19.641357   library setup time
                                             19.641357   data required time
---------------------------------------------------------------------------------------------
                                             19.641357   data required time
                                             -1.743335   data arrival time
---------------------------------------------------------------------------------------------
                                             17.898024   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002529    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000026    0.000013    1.000013 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008180    0.073848    0.393619    1.393633 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.073848    0.000071    1.393704 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.376464    0.321741    1.715445 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.390140    0.056726    1.772171 ^ i_sram.sram7/DI[9] (CF_SRAM_1024x32)
                                              1.772171   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.660275   19.671299   library setup time
                                             19.671299   data required time
---------------------------------------------------------------------------------------------
                                             19.671299   data required time
                                             -1.772171   data arrival time
---------------------------------------------------------------------------------------------
                                             17.899128   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003001    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000039    0.000020    1.000020 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393924    1.393943 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074233    0.000072    1.394016 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.379152    0.293546    1.687561 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.393205    0.057509    1.745070 ^ i_sram.sram3/DI[6] (CF_SRAM_1024x32)
                                              1.745070   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.661360   19.644670   library setup time
                                             19.644670   data required time
---------------------------------------------------------------------------------------------
                                             19.644670   data required time
                                             -1.745070   data arrival time
---------------------------------------------------------------------------------------------
                                             17.899601   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002922    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000038    0.000019    1.000019 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.073810    0.393593    1.393612 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.073810    0.000071    1.393683 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.394631    0.332405    1.726088 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.400314    0.037944    1.764032 ^ i_sram.sram6/DI[3] (CF_SRAM_1024x32)
                                              1.764032   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.663917   19.663717   library setup time
                                             19.663717   data required time
---------------------------------------------------------------------------------------------
                                             19.663717   data required time
                                             -1.764032   data arrival time
---------------------------------------------------------------------------------------------
                                             17.899685   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002457    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000025    0.000013    1.000013 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008706    0.077502    0.396458    1.396470 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.077502    0.000099    1.396570 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.396595    0.325960    1.722529 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.401800    0.036682    1.759212 ^ i_sram.sram1/DI[23] (CF_SRAM_1024x32)
                                              1.759212   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.665068   19.659405   library setup time
                                             19.659405   data required time
---------------------------------------------------------------------------------------------
                                             19.659405   data required time
                                             -1.759212   data arrival time
---------------------------------------------------------------------------------------------
                                             17.900194   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002613    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000027    0.000014    1.000014 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008172    0.073788    0.393573    1.393586 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.073788    0.000071    1.393658 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.411207    0.312359    1.706016 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.414353    0.030177    1.736194 ^ i_sram.sram3/DI[27] (CF_SRAM_1024x32)
                                              1.736194   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.669037   19.636993   library setup time
                                             19.636993   data required time
---------------------------------------------------------------------------------------------
                                             19.636993   data required time
                                             -1.736194   data arrival time
---------------------------------------------------------------------------------------------
                                             17.900799   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002922    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000038    0.000019    1.000019 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.073810    0.393593    1.393612 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.073810    0.000071    1.393683 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.394631    0.332405    1.726088 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.400943    0.039915    1.766002 ^ i_sram.sram7/DI[3] (CF_SRAM_1024x32)
                                              1.766002   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.664197   19.667379   library setup time
                                             19.667379   data required time
---------------------------------------------------------------------------------------------
                                             19.667379   data required time
                                             -1.766002   data arrival time
---------------------------------------------------------------------------------------------
                                             17.901377   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002457    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000025    0.000013    1.000013 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008706    0.077502    0.396458    1.396470 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.077502    0.000099    1.396570 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.396595    0.325960    1.722529 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.406722    0.050311    1.772840 ^ i_sram.sram5/DI[23] (CF_SRAM_1024x32)
                                              1.772840   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.667144   19.674351   library setup time
                                             19.674351   data required time
---------------------------------------------------------------------------------------------
                                             19.674351   data required time
                                             -1.772840   data arrival time
---------------------------------------------------------------------------------------------
                                             17.901512   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002712    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000031    0.000016    1.000016 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.076489    0.395677    1.395693 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.076489    0.000087    1.395779 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.391778    0.330047    1.725826 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.392442    0.013722    1.739548 ^ i_sram.sram2/DI[12] (CF_SRAM_1024x32)
                                              1.739548   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.661112   19.641310   library setup time
                                             19.641310   data required time
---------------------------------------------------------------------------------------------
                                             19.641310   data required time
                                             -1.739548   data arrival time
---------------------------------------------------------------------------------------------
                                             17.901760   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002712    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000031    0.000016    1.000016 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.076489    0.395677    1.395693 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.076489    0.000087    1.395779 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.391778    0.330047    1.725826 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.392770    0.016600    1.742426 ^ i_sram.sram3/DI[12] (CF_SRAM_1024x32)
                                              1.742426   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.661202   19.644829   library setup time
                                             19.644829   data required time
---------------------------------------------------------------------------------------------
                                             19.644829   data required time
                                             -1.742426   data arrival time
---------------------------------------------------------------------------------------------
                                             17.902403   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002462    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000025    0.000012    1.000012 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008756    0.077850    0.396729    1.396742 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.077850    0.000100    1.396842 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.353130    0.292117    1.688959 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.391298    0.088491    1.777450 ^ i_sram.sram5/DI[15] (CF_SRAM_1024x32)
                                              1.777450   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.661545   19.679951   library setup time
                                             19.679951   data required time
---------------------------------------------------------------------------------------------
                                             19.679951   data required time
                                             -1.777450   data arrival time
---------------------------------------------------------------------------------------------
                                             17.902502   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002796    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000033    0.000017    1.000017 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008524    0.076237    0.395481    1.395498 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.076237    0.000086    1.395584 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.375063    0.319857    1.715441 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.378254    0.028079    1.743519 ^ i_sram.sram2/DI[2] (CF_SRAM_1024x32)
                                              1.743519   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.655962   19.646460   library setup time
                                             19.646460   data required time
---------------------------------------------------------------------------------------------
                                             19.646460   data required time
                                             -1.743519   data arrival time
---------------------------------------------------------------------------------------------
                                             17.902941   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000034    0.000017    1.000017 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074233    0.000072    1.394012 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.398112    0.326554    1.720566 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.402854    0.035165    1.755731 ^ i_sram.sram1/DI[22] (CF_SRAM_1024x32)
                                              1.755731   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.665450   19.659023   library setup time
                                             19.659023   data required time
---------------------------------------------------------------------------------------------
                                             19.659023   data required time
                                             -1.755731   data arrival time
---------------------------------------------------------------------------------------------
                                             17.903292   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003020    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000039    0.000020    1.000020 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008244    0.074290    0.393968    1.393988 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074290    0.000072    1.394060 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.364990    0.311056    1.705116 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.382013    0.061908    1.767024 ^ i_sram.sram6/DI[10] (CF_SRAM_1024x32)
                                              1.767024   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.657274   19.670359   library setup time
                                             19.670359   data required time
---------------------------------------------------------------------------------------------
                                             19.670359   data required time
                                             -1.767024   data arrival time
---------------------------------------------------------------------------------------------
                                             17.903334   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000034    0.000017    1.000017 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074233    0.000072    1.394012 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.398112    0.326554    1.720566 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.408041    0.049932    1.770498 ^ i_sram.sram5/DI[22] (CF_SRAM_1024x32)
                                              1.770498   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.667623   19.673874   library setup time
                                             19.673874   data required time
---------------------------------------------------------------------------------------------
                                             19.673874   data required time
                                             -1.770498   data arrival time
---------------------------------------------------------------------------------------------
                                             17.903376   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002118    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000016    0.000008    1.000008 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008089    0.073204    0.393141    1.393149 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073204    0.000032    1.393181 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.379807    0.318701    1.711882 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.383193    0.029177    1.741059 ^ i_sram.sram2/DI[1] (CF_SRAM_1024x32)
                                              1.741059   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.657755   19.644667   library setup time
                                             19.644667   data required time
---------------------------------------------------------------------------------------------
                                             19.644667   data required time
                                             -1.741059   data arrival time
---------------------------------------------------------------------------------------------
                                             17.903608   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003119    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000043    0.000021    1.000021 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008635    0.077007    0.396084    1.396106 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077007    0.000088    1.396194 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.396438    0.307641    1.703835 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.399878    0.030783    1.734618 ^ i_sram.sram2/DI[26] (CF_SRAM_1024x32)
                                              1.734618   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.663812   19.638609   library setup time
                                             19.638609   data required time
---------------------------------------------------------------------------------------------
                                             19.638609   data required time
                                             -1.734618   data arrival time
---------------------------------------------------------------------------------------------
                                             17.903992   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002779    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000033    0.000017    1.000017 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008386    0.075273    0.394728    1.394745 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.075273    0.000085    1.394830 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.389063    0.326515    1.721345 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.395474    0.039958    1.761302 ^ i_sram.sram6/DI[0] (CF_SRAM_1024x32)
                                              1.761302   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.662161   19.665474   library setup time
                                             19.665474   data required time
---------------------------------------------------------------------------------------------
                                             19.665474   data required time
                                             -1.761302   data arrival time
---------------------------------------------------------------------------------------------
                                             17.904171   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002796    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000033    0.000017    1.000017 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008524    0.076237    0.395481    1.395498 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.076237    0.000086    1.395584 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.375063    0.319857    1.715441 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.378792    0.030236    1.745676 ^ i_sram.sram3/DI[2] (CF_SRAM_1024x32)
                                              1.745676   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.656128   19.649902   library setup time
                                             19.649902   data required time
---------------------------------------------------------------------------------------------
                                             19.649902   data required time
                                             -1.745676   data arrival time
---------------------------------------------------------------------------------------------
                                             17.904226   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000034    0.000017    1.000017 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074233    0.000072    1.394012 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.367807    0.231058    1.625070 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.419599    0.101673    1.726743 ^ i_sram.sram2/DI[18] (CF_SRAM_1024x32)
                                              1.726743   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.670970   19.631451   library setup time
                                             19.631451   data required time
---------------------------------------------------------------------------------------------
                                             19.631451   data required time
                                             -1.726743   data arrival time
---------------------------------------------------------------------------------------------
                                             17.904707   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002118    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000016    0.000008    1.000008 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008089    0.073204    0.393141    1.393149 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073204    0.000032    1.393181 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.379807    0.318701    1.711882 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.383743    0.031322    1.743204 ^ i_sram.sram3/DI[1] (CF_SRAM_1024x32)
                                              1.743204   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.657925   19.648104   library setup time
                                             19.648104   data required time
---------------------------------------------------------------------------------------------
                                             19.648104   data required time
                                             -1.743204   data arrival time
---------------------------------------------------------------------------------------------
                                             17.904900   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002457    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000025    0.000013    1.000013 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008706    0.077502    0.396458    1.396470 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.077502    0.000099    1.396570 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.396595    0.325960    1.722529 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.402320    0.038363    1.760892 ^ i_sram.sram0/DI[23] (CF_SRAM_1024x32)
                                              1.760892   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.665368   19.666069   library setup time
                                             19.666069   data required time
---------------------------------------------------------------------------------------------
                                             19.666069   data required time
                                             -1.760892   data arrival time
---------------------------------------------------------------------------------------------
                                             17.905176   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002457    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000025    0.000013    1.000013 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008706    0.077502    0.396458    1.396470 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.077502    0.000099    1.396570 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.396595    0.325960    1.722529 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.407447    0.052016    1.774545 ^ i_sram.sram4/DI[23] (CF_SRAM_1024x32)
                                              1.774545   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.667518   19.679749   library setup time
                                             19.679749   data required time
---------------------------------------------------------------------------------------------
                                             19.679749   data required time
                                             -1.774545   data arrival time
---------------------------------------------------------------------------------------------
                                             17.905203   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003020    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000039    0.000020    1.000020 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008244    0.074290    0.393968    1.393988 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074290    0.000072    1.394060 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.364990    0.311056    1.705116 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.382657    0.063074    1.768190 ^ i_sram.sram7/DI[10] (CF_SRAM_1024x32)
                                              1.768190   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.657559   19.674015   library setup time
                                             19.674015   data required time
---------------------------------------------------------------------------------------------
                                             19.674015   data required time
                                             -1.768190   data arrival time
---------------------------------------------------------------------------------------------
                                             17.905825   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002779    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000033    0.000017    1.000017 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008386    0.075273    0.394728    1.394745 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.075273    0.000085    1.394830 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.389063    0.326515    1.721345 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.396110    0.041816    1.763161 ^ i_sram.sram7/DI[0] (CF_SRAM_1024x32)
                                              1.763161   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.662442   19.669132   library setup time
                                             19.669132   data required time
---------------------------------------------------------------------------------------------
                                             19.669132   data required time
                                             -1.763161   data arrival time
---------------------------------------------------------------------------------------------
                                             17.905972   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002462    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000025    0.000012    1.000012 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008756    0.077850    0.396729    1.396742 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.077850    0.000100    1.396842 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.353130    0.292117    1.688959 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.392587    0.090033    1.778991 ^ i_sram.sram4/DI[15] (CF_SRAM_1024x32)
                                              1.778991   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.662124   19.685143   library setup time
                                             19.685143   data required time
---------------------------------------------------------------------------------------------
                                             19.685143   data required time
                                             -1.778991   data arrival time
---------------------------------------------------------------------------------------------
                                             17.906151   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002778    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000030    0.000015    1.000015 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008194    0.073944    0.393695    1.393710 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.073944    0.000072    1.393782 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.388037    0.331651    1.725433 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.388459    0.010842    1.736276 ^ i_sram.sram2/DI[13] (CF_SRAM_1024x32)
                                              1.736276   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.659667   19.642756   library setup time
                                             19.642756   data required time
---------------------------------------------------------------------------------------------
                                             19.642756   data required time
                                             -1.736276   data arrival time
---------------------------------------------------------------------------------------------
                                             17.906481   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000034    0.000017    1.000017 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074233    0.000072    1.394012 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.398112    0.326554    1.720566 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.408823    0.051791    1.772357 ^ i_sram.sram4/DI[22] (CF_SRAM_1024x32)
                                              1.772357   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.668017   19.679249   library setup time
                                             19.679249   data required time
---------------------------------------------------------------------------------------------
                                             19.679249   data required time
                                             -1.772357   data arrival time
---------------------------------------------------------------------------------------------
                                             17.906893   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002778    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000030    0.000015    1.000015 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008194    0.073944    0.393695    1.393710 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.073944    0.000072    1.393782 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.388037    0.331651    1.725433 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.388679    0.013276    1.738709 ^ i_sram.sram3/DI[13] (CF_SRAM_1024x32)
                                              1.738709   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.659717   19.646313   library setup time
                                             19.646313   data required time
---------------------------------------------------------------------------------------------
                                             19.646313   data required time
                                             -1.738709   data arrival time
---------------------------------------------------------------------------------------------
                                             17.907602   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002979    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000040    0.000020    1.000020 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008283    0.074559    0.394177    1.394197 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.074559    0.000076    1.394272 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.363660    0.312300    1.706572 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.378290    0.057441    1.764013 ^ i_sram.sram6/DI[11] (CF_SRAM_1024x32)
                                              1.764013   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.655923   19.671711   library setup time
                                             19.671711   data required time
---------------------------------------------------------------------------------------------
                                             19.671711   data required time
                                             -1.764013   data arrival time
---------------------------------------------------------------------------------------------
                                             17.907698   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000034    0.000017    1.000017 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074233    0.000072    1.394012 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.398112    0.326554    1.720566 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.403359    0.036877    1.757443 ^ i_sram.sram0/DI[22] (CF_SRAM_1024x32)
                                              1.757443   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.665745   19.665691   library setup time
                                             19.665691   data required time
---------------------------------------------------------------------------------------------
                                             19.665691   data required time
                                             -1.757443   data arrival time
---------------------------------------------------------------------------------------------
                                             17.908249   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002628    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000028    0.000014    1.000014 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008196    0.073957    0.393705    1.393719 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.073957    0.000072    1.393791 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.376090    0.323109    1.716899 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.377835    0.021028    1.737927 ^ i_sram.sram2/DI[5] (CF_SRAM_1024x32)
                                              1.737927   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.655810   19.646612   library setup time
                                             19.646612   data required time
---------------------------------------------------------------------------------------------
                                             19.646612   data required time
                                             -1.737927   data arrival time
---------------------------------------------------------------------------------------------
                                             17.908686   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002806    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000033    0.000016    1.000016 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008555    0.076446    0.395645    1.395662 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.076446    0.000086    1.395748 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.382886    0.243605    1.639353 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.431376    0.100437    1.739789 ^ i_sram.sram1/DI[17] (CF_SRAM_1024x32)
                                              1.739789   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.675804   19.648668   library setup time
                                             19.648668   data required time
---------------------------------------------------------------------------------------------
                                             19.648668   data required time
                                             -1.739789   data arrival time
---------------------------------------------------------------------------------------------
                                             17.908880   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003001    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000039    0.000020    1.000020 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393924    1.393943 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074233    0.000072    1.394016 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.379152    0.293546    1.687561 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.399017    0.067704    1.755265 ^ i_sram.sram6/DI[6] (CF_SRAM_1024x32)
                                              1.755265   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.663447   19.664186   library setup time
                                             19.664186   data required time
---------------------------------------------------------------------------------------------
                                             19.664186   data required time
                                             -1.755265   data arrival time
---------------------------------------------------------------------------------------------
                                             17.908922   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002613    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000027    0.000014    1.000014 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008172    0.073788    0.393573    1.393586 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.073788    0.000071    1.393658 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.411207    0.312359    1.706016 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.416812    0.038930    1.744946 ^ i_sram.sram1/DI[27] (CF_SRAM_1024x32)
                                              1.744946   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.670517   19.653957   library setup time
                                             19.653957   data required time
---------------------------------------------------------------------------------------------
                                             19.653957   data required time
                                             -1.744946   data arrival time
---------------------------------------------------------------------------------------------
                                             17.909012   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003119    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000043    0.000021    1.000021 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008635    0.077007    0.396084    1.396106 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077007    0.000088    1.396194 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.396438    0.307641    1.703835 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.399448    0.029012    1.732847 ^ i_sram.sram3/DI[26] (CF_SRAM_1024x32)
                                              1.732847   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.663626   19.642405   library setup time
                                             19.642405   data required time
---------------------------------------------------------------------------------------------
                                             19.642405   data required time
                                             -1.732847   data arrival time
---------------------------------------------------------------------------------------------
                                             17.909557   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002979    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000040    0.000020    1.000020 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008283    0.074559    0.394177    1.394197 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.074559    0.000076    1.394272 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.363660    0.312300    1.706572 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.378907    0.058644    1.765216 ^ i_sram.sram7/DI[11] (CF_SRAM_1024x32)
                                              1.765216   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.656198   19.675379   library setup time
                                             19.675379   data required time
---------------------------------------------------------------------------------------------
                                             19.675379   data required time
                                             -1.765216   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910162   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002628    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000028    0.000014    1.000014 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008196    0.073957    0.393705    1.393719 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.073957    0.000072    1.393791 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.376090    0.323109    1.716899 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.378193    0.022981    1.739880 ^ i_sram.sram3/DI[5] (CF_SRAM_1024x32)
                                              1.739880   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.655910   19.650118   library setup time
                                             19.650118   data required time
---------------------------------------------------------------------------------------------
                                             19.650118   data required time
                                             -1.739880   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910238   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002636    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000030    0.000015    1.000015 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008450    0.075723    0.395079    1.395094 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.075723    0.000085    1.395179 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.393270    0.307405    1.702584 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.395873    0.027100    1.729684 ^ i_sram.sram2/DI[20] (CF_SRAM_1024x32)
                                              1.729684   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.662358   19.640064   library setup time
                                             19.640064   data required time
---------------------------------------------------------------------------------------------
                                             19.640064   data required time
                                             -1.729684   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910379   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002452    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000024    0.000012    1.000012 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.076407    0.395608    1.395619 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.076407    0.000092    1.395711 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.375988    0.324508    1.720219 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.376988    0.016087    1.736305 ^ i_sram.sram2/DI[7] (CF_SRAM_1024x32)
                                              1.736305   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.655503   19.646919   library setup time
                                             19.646919   data required time
---------------------------------------------------------------------------------------------
                                             19.646919   data required time
                                             -1.736305   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910614   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003001    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000039    0.000020    1.000020 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393924    1.393943 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074233    0.000072    1.394016 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.379152    0.293546    1.687561 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.400049    0.069363    1.756924 ^ i_sram.sram7/DI[6] (CF_SRAM_1024x32)
                                              1.756924   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.663872   19.667704   library setup time
                                             19.667704   data required time
---------------------------------------------------------------------------------------------
                                             19.667704   data required time
                                             -1.756924   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910780   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002398    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000023    0.000012    1.000012 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008058    0.075239    0.392993    1.393005 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.075239    0.000029    1.393034 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.398721    0.312796    1.705830 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.400258    0.021332    1.727162 ^ i_sram.sram2/DI[4] (CF_SRAM_1024x32)
                                              1.727162   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.663950   19.638474   library setup time
                                             19.638474   data required time
---------------------------------------------------------------------------------------------
                                             19.638474   data required time
                                             -1.727162   data arrival time
---------------------------------------------------------------------------------------------
                                             17.911310   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002452    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000024    0.000012    1.000012 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.076407    0.395608    1.395619 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.076407    0.000092    1.395711 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.375988    0.324508    1.720219 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.377231    0.017854    1.738072 ^ i_sram.sram3/DI[7] (CF_SRAM_1024x32)
                                              1.738072   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.655561   19.650469   library setup time
                                             19.650469   data required time
---------------------------------------------------------------------------------------------
                                             19.650469   data required time
                                             -1.738072   data arrival time
---------------------------------------------------------------------------------------------
                                             17.912395   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002398    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000023    0.000012    1.000012 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008058    0.075239    0.392993    1.393005 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.075239    0.000029    1.393034 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.398721    0.312796    1.705830 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.400573    0.023187    1.729017 ^ i_sram.sram3/DI[4] (CF_SRAM_1024x32)
                                              1.729017   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.664034   19.641994   library setup time
                                             19.641994   data required time
---------------------------------------------------------------------------------------------
                                             19.641994   data required time
                                             -1.729017   data arrival time
---------------------------------------------------------------------------------------------
                                             17.912979   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002806    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000033    0.000016    1.000016 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008555    0.076446    0.395645    1.395662 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.076446    0.000086    1.395748 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.382886    0.243605    1.639353 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.433137    0.102293    1.741646 ^ i_sram.sram0/DI[17] (CF_SRAM_1024x32)
                                              1.741646   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.676555   19.654882   library setup time
                                             19.654882   data required time
---------------------------------------------------------------------------------------------
                                             19.654882   data required time
                                             -1.741646   data arrival time
---------------------------------------------------------------------------------------------
                                             17.913239   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002613    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000027    0.000014    1.000014 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008172    0.073788    0.393573    1.393586 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.073788    0.000071    1.393658 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.411207    0.312359    1.706016 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.417506    0.040987    1.747003 ^ i_sram.sram0/DI[27] (CF_SRAM_1024x32)
                                              1.747003   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.670881   19.660557   library setup time
                                             19.660557   data required time
---------------------------------------------------------------------------------------------
                                             19.660557   data required time
                                             -1.747003   data arrival time
---------------------------------------------------------------------------------------------
                                             17.913553   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002529    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000026    0.000013    1.000013 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008180    0.073848    0.393619    1.393633 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.073848    0.000071    1.393704 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.376464    0.321741    1.715445 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.377472    0.016291    1.731736 ^ i_sram.sram2/DI[9] (CF_SRAM_1024x32)
                                              1.731736   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.655678   19.646744   library setup time
                                             19.646744   data required time
---------------------------------------------------------------------------------------------
                                             19.646744   data required time
                                             -1.731736   data arrival time
---------------------------------------------------------------------------------------------
                                             17.915007   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002136    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000016    0.000008    1.000008 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008330    0.074887    0.394426    1.394434 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.074887    0.000079    1.394513 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.392806    0.310057    1.704570 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.394165    0.020054    1.724624 ^ i_sram.sram2/DI[16] (CF_SRAM_1024x32)
                                              1.724624   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.661738   19.640684   library setup time
                                             19.640684   data required time
---------------------------------------------------------------------------------------------
                                             19.640684   data required time
                                             -1.724624   data arrival time
---------------------------------------------------------------------------------------------
                                             17.916059   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002922    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000038    0.000019    1.000019 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.073810    0.393593    1.393612 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.073810    0.000071    1.393683 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.394631    0.332405    1.726088 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.399298    0.034523    1.760611 ^ i_sram.sram5/DI[3] (CF_SRAM_1024x32)
                                              1.760611   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.664449   19.677048   library setup time
                                             19.677048   data required time
---------------------------------------------------------------------------------------------
                                             19.677048   data required time
                                             -1.760611   data arrival time
---------------------------------------------------------------------------------------------
                                             17.916437   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002779    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000033    0.000017    1.000017 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008386    0.075273    0.394728    1.394745 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.075273    0.000085    1.394830 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.389063    0.326515    1.721345 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.391473    0.025115    1.746460 ^ i_sram.sram1/DI[0] (CF_SRAM_1024x32)
                                              1.746460   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.661319   19.663155   library setup time
                                             19.663155   data required time
---------------------------------------------------------------------------------------------
                                             19.663155   data required time
                                             -1.746460   data arrival time
---------------------------------------------------------------------------------------------
                                             17.916697   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002529    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000026    0.000013    1.000013 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008180    0.073848    0.393619    1.393633 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.073848    0.000071    1.393704 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.376464    0.321741    1.715445 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.377693    0.017897    1.733342 ^ i_sram.sram3/DI[9] (CF_SRAM_1024x32)
                                              1.733342   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.655729   19.650299   library setup time
                                             19.650299   data required time
---------------------------------------------------------------------------------------------
                                             19.650299   data required time
                                             -1.733342   data arrival time
---------------------------------------------------------------------------------------------
                                             17.916958   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002636    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000030    0.000015    1.000015 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008450    0.075723    0.395079    1.395094 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.075723    0.000085    1.395179 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.393270    0.307405    1.702584 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.395272    0.024132    1.726716 ^ i_sram.sram3/DI[20] (CF_SRAM_1024x32)
                                              1.726716   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.662110   19.643919   library setup time
                                             19.643919   data required time
---------------------------------------------------------------------------------------------
                                             19.643919   data required time
                                             -1.726716   data arrival time
---------------------------------------------------------------------------------------------
                                             17.917202   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002136    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000016    0.000008    1.000008 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008330    0.074887    0.394426    1.394434 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.074887    0.000079    1.394513 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.392806    0.310057    1.704570 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.394533    0.022346    1.726915 ^ i_sram.sram3/DI[16] (CF_SRAM_1024x32)
                                              1.726915   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.661842   19.644188   library setup time
                                             19.644188   data required time
---------------------------------------------------------------------------------------------
                                             19.644188   data required time
                                             -1.726915   data arrival time
---------------------------------------------------------------------------------------------
                                             17.917273   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002922    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000038    0.000019    1.000019 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.073810    0.393593    1.393612 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.073810    0.000071    1.393683 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.394631    0.332405    1.726088 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.395785    0.017766    1.743854 ^ i_sram.sram1/DI[3] (CF_SRAM_1024x32)
                                              1.743854   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.662884   19.661589   library setup time
                                             19.661589   data required time
---------------------------------------------------------------------------------------------
                                             19.661589   data required time
                                             -1.743854   data arrival time
---------------------------------------------------------------------------------------------
                                             17.917736   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000034    0.000017    1.000017 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074233    0.000072    1.394012 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.367807    0.231058    1.625070 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.412789    0.094484    1.719555 ^ i_sram.sram3/DI[18] (CF_SRAM_1024x32)
                                              1.719555   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.668469   19.637562   library setup time
                                             19.637562   data required time
---------------------------------------------------------------------------------------------
                                             19.637562   data required time
                                             -1.719555   data arrival time
---------------------------------------------------------------------------------------------
                                             17.918007   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002452    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000024    0.000012    1.000012 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.076407    0.395608    1.395619 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.076407    0.000092    1.395711 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.375988    0.324508    1.720219 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.380264    0.032224    1.752443 ^ i_sram.sram6/DI[7] (CF_SRAM_1024x32)
                                              1.752443   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.656640   19.670994   library setup time
                                             19.670994   data required time
---------------------------------------------------------------------------------------------
                                             19.670994   data required time
                                             -1.752443   data arrival time
---------------------------------------------------------------------------------------------
                                             17.918552   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002796    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000033    0.000017    1.000017 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008524    0.076237    0.395481    1.395498 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.076237    0.000086    1.395584 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.375063    0.319857    1.715441 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.380508    0.036233    1.751674 ^ i_sram.sram6/DI[2] (CF_SRAM_1024x32)
                                              1.751674   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.656728   19.670906   library setup time
                                             19.670906   data required time
---------------------------------------------------------------------------------------------
                                             19.670906   data required time
                                             -1.751674   data arrival time
---------------------------------------------------------------------------------------------
                                             17.919231   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002628    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000027    0.000014    1.000014 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008166    0.073747    0.393541    1.393555 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.073747    0.000071    1.393626 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.388045    0.304736    1.698362 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.390161    0.024449    1.722811 ^ i_sram.sram2/DI[19] (CF_SRAM_1024x32)
                                              1.722811   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.660285   19.642138   library setup time
                                             19.642138   data required time
---------------------------------------------------------------------------------------------
                                             19.642138   data required time
                                             -1.722811   data arrival time
---------------------------------------------------------------------------------------------
                                             17.919327   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000034    0.000017    1.000017 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074233    0.000072    1.394012 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.367807    0.231058    1.625070 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.424516    0.106681    1.731751 ^ i_sram.sram1/DI[18] (CF_SRAM_1024x32)
                                              1.731751   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.673314   19.651159   library setup time
                                             19.651159   data required time
---------------------------------------------------------------------------------------------
                                             19.651159   data required time
                                             -1.731751   data arrival time
---------------------------------------------------------------------------------------------
                                             17.919409   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002922    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000038    0.000019    1.000019 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.073810    0.393593    1.393612 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.073810    0.000071    1.393683 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.394631    0.332405    1.726088 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.399868    0.036484    1.762571 ^ i_sram.sram4/DI[3] (CF_SRAM_1024x32)
                                              1.762571   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.664766   19.682499   library setup time
                                             19.682499   data required time
---------------------------------------------------------------------------------------------
                                             19.682499   data required time
                                             -1.762571   data arrival time
---------------------------------------------------------------------------------------------
                                             17.919928   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002118    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000016    0.000008    1.000008 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008089    0.073204    0.393141    1.393149 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073204    0.000032    1.393181 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.379807    0.318701    1.711882 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.385490    0.037282    1.749164 ^ i_sram.sram6/DI[1] (CF_SRAM_1024x32)
                                              1.749164   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.658537   19.669098   library setup time
                                             19.669098   data required time
---------------------------------------------------------------------------------------------
                                             19.669098   data required time
                                             -1.749164   data arrival time
---------------------------------------------------------------------------------------------
                                             17.919933   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003119    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000043    0.000021    1.000021 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008635    0.077007    0.396084    1.396106 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077007    0.000088    1.396194 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.396438    0.307641    1.703835 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.401228    0.035627    1.739462 ^ i_sram.sram1/DI[26] (CF_SRAM_1024x32)
                                              1.739462   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.664860   19.659613   library setup time
                                             19.659613   data required time
---------------------------------------------------------------------------------------------
                                             19.659613   data required time
                                             -1.739462   data arrival time
---------------------------------------------------------------------------------------------
                                             17.920151   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002452    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000024    0.000012    1.000012 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.076407    0.395608    1.395619 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.076407    0.000092    1.395711 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.375988    0.324508    1.720219 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.380763    0.033985    1.754204 ^ i_sram.sram7/DI[7] (CF_SRAM_1024x32)
                                              1.754204   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.656871   19.674704   library setup time
                                             19.674704   data required time
---------------------------------------------------------------------------------------------
                                             19.674704   data required time
                                             -1.754204   data arrival time
---------------------------------------------------------------------------------------------
                                             17.920500   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002642    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000027    0.000014    1.000014 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008187    0.073891    0.393654    1.393668 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.073891    0.000071    1.393739 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.381034    0.296669    1.690408 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.385196    0.032945    1.723354 ^ i_sram.sram2/DI[29] (CF_SRAM_1024x32)
                                              1.723354   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.658482   19.643940   library setup time
                                             19.643940   data required time
---------------------------------------------------------------------------------------------
                                             19.643940   data required time
                                             -1.723354   data arrival time
---------------------------------------------------------------------------------------------
                                             17.920586   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.421249    0.130709    1.751987 ^ i_sram.sram4/BEN[0] (CF_SRAM_1024x32)
                                              1.751987   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.674457   19.672808   library setup time
                                             19.672808   data required time
---------------------------------------------------------------------------------------------
                                             19.672808   data required time
                                             -1.751987   data arrival time
---------------------------------------------------------------------------------------------
                                             17.920820   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.420967    0.130425    1.751703 ^ i_sram.sram4/BEN[1] (CF_SRAM_1024x32)
                                              1.751703   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.674362   19.672903   library setup time
                                             19.672903   data required time
---------------------------------------------------------------------------------------------
                                             19.672903   data required time
                                             -1.751703   data arrival time
---------------------------------------------------------------------------------------------
                                             17.921202   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002796    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000033    0.000017    1.000017 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008524    0.076237    0.395481    1.395498 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.076237    0.000086    1.395584 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.375063    0.319857    1.715441 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.381062    0.037963    1.753404 ^ i_sram.sram7/DI[2] (CF_SRAM_1024x32)
                                              1.753404   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.656980   19.674595   library setup time
                                             19.674595   data required time
---------------------------------------------------------------------------------------------
                                             19.674595   data required time
                                             -1.753404   data arrival time
---------------------------------------------------------------------------------------------
                                             17.921190   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002628    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000028    0.000014    1.000014 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008196    0.073957    0.393705    1.393719 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.073957    0.000072    1.393791 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.376090    0.323109    1.716899 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.380467    0.032608    1.749508 ^ i_sram.sram6/DI[5] (CF_SRAM_1024x32)
                                              1.749508   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.656713   19.670919   library setup time
                                             19.670919   data required time
---------------------------------------------------------------------------------------------
                                             19.670919   data required time
                                             -1.749508   data arrival time
---------------------------------------------------------------------------------------------
                                             17.921412   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.420626    0.130110    1.751388 ^ i_sram.sram4/BEN[2] (CF_SRAM_1024x32)
                                              1.751388   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.674246   19.673019   library setup time
                                             19.673019   data required time
---------------------------------------------------------------------------------------------
                                             19.673019   data required time
                                             -1.751388   data arrival time
---------------------------------------------------------------------------------------------
                                             17.921631   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002779    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000033    0.000017    1.000017 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008386    0.075273    0.394728    1.394745 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.075273    0.000085    1.394830 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.389063    0.326515    1.721345 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.394176    0.035862    1.757206 ^ i_sram.sram5/DI[0] (CF_SRAM_1024x32)
                                              1.757206   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.662590   19.678905   library setup time
                                             19.678905   data required time
---------------------------------------------------------------------------------------------
                                             19.678905   data required time
                                             -1.757206   data arrival time
---------------------------------------------------------------------------------------------
                                             17.921700   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002712    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000031    0.000016    1.000016 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.076489    0.395677    1.395693 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.076489    0.000087    1.395779 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.391778    0.330047    1.725826 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.392586    0.015067    1.740893 ^ i_sram.sram1/DI[12] (CF_SRAM_1024x32)
                                              1.740893   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.661723   19.662750   library setup time
                                             19.662750   data required time
---------------------------------------------------------------------------------------------
                                             19.662750   data required time
                                             -1.740893   data arrival time
---------------------------------------------------------------------------------------------
                                             17.921856   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002118    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000016    0.000008    1.000008 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008089    0.073204    0.393141    1.393149 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073204    0.000032    1.393181 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.379807    0.318701    1.711882 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.386068    0.039044    1.750926 ^ i_sram.sram7/DI[1] (CF_SRAM_1024x32)
                                              1.750926   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.658797   19.672777   library setup time
                                             19.672777   data required time
---------------------------------------------------------------------------------------------
                                             19.672777   data required time
                                             -1.750926   data arrival time
---------------------------------------------------------------------------------------------
                                             17.921852   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.420114    0.129637    1.750915 ^ i_sram.sram4/BEN[3] (CF_SRAM_1024x32)
                                              1.750915   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.674073   19.673193   library setup time
                                             19.673193   data required time
---------------------------------------------------------------------------------------------
                                             19.673193   data required time
                                             -1.750915   data arrival time
---------------------------------------------------------------------------------------------
                                             17.922277   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002139    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000016    0.000008    1.000008 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008324    0.074843    0.394391    1.394399 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.074843    0.000079    1.394478 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.382457    0.298989    1.693467 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.385331    0.027991    1.721458 ^ i_sram.sram2/DI[24] (CF_SRAM_1024x32)
                                              1.721458   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.658531   19.643890   library setup time
                                             19.643890   data required time
---------------------------------------------------------------------------------------------
                                             19.643890   data required time
                                             -1.721458   data arrival time
---------------------------------------------------------------------------------------------
                                             17.922432   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003001    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000039    0.000020    1.000020 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393924    1.393943 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074233    0.000072    1.394016 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.379152    0.293546    1.687561 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.390752    0.052612    1.740173 ^ i_sram.sram1/DI[6] (CF_SRAM_1024x32)
                                              1.740173   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.661057   19.663416   library setup time
                                             19.663416   data required time
---------------------------------------------------------------------------------------------
                                             19.663416   data required time
                                             -1.740173   data arrival time
---------------------------------------------------------------------------------------------
                                             17.923244   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002628    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000028    0.000014    1.000014 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008196    0.073957    0.393705    1.393719 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.073957    0.000072    1.393791 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.376090    0.323109    1.716899 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.380987    0.034419    1.751318 ^ i_sram.sram7/DI[5] (CF_SRAM_1024x32)
                                              1.751318   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.656953   19.674623   library setup time
                                             19.674623   data required time
---------------------------------------------------------------------------------------------
                                             19.674623   data required time
                                             -1.751318   data arrival time
---------------------------------------------------------------------------------------------
                                             17.923304   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.419241    0.128827    1.750105 ^ i_sram.sram4/BEN[4] (CF_SRAM_1024x32)
                                              1.750105   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.673777   19.673489   library setup time
                                             19.673489   data required time
---------------------------------------------------------------------------------------------
                                             19.673489   data required time
                                             -1.750105   data arrival time
---------------------------------------------------------------------------------------------
                                             17.923382   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002779    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000033    0.000017    1.000017 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008386    0.075273    0.394728    1.394745 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.075273    0.000085    1.394830 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.389063    0.326515    1.721345 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.395188    0.039094    1.760439 ^ i_sram.sram4/DI[0] (CF_SRAM_1024x32)
                                              1.760439   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.663068   19.684198   library setup time
                                             19.684198   data required time
---------------------------------------------------------------------------------------------
                                             19.684198   data required time
                                             -1.760439   data arrival time
---------------------------------------------------------------------------------------------
                                             17.923759   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000034    0.000017    1.000017 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393923    1.393940 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074233    0.000072    1.394012 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.367807    0.231058    1.625070 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.426235    0.108407    1.733477 ^ i_sram.sram0/DI[18] (CF_SRAM_1024x32)
                                              1.733477   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.674049   19.657387   library setup time
                                             19.657387   data required time
---------------------------------------------------------------------------------------------
                                             19.657387   data required time
                                             -1.733477   data arrival time
---------------------------------------------------------------------------------------------
                                             17.923910   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002139    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000016    0.000008    1.000008 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008324    0.074843    0.394391    1.394399 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.074843    0.000079    1.394478 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.382457    0.298989    1.693467 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.385689    0.029463    1.722930 ^ i_sram.sram3/DI[24] (CF_SRAM_1024x32)
                                              1.722930   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.658631   19.647398   library setup time
                                             19.647398   data required time
---------------------------------------------------------------------------------------------
                                             19.647398   data required time
                                             -1.722930   data arrival time
---------------------------------------------------------------------------------------------
                                             17.924469   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.418383    0.128030    1.749308 ^ i_sram.sram4/BEN[5] (CF_SRAM_1024x32)
                                              1.749308   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.673487   19.673779   library setup time
                                             19.673779   data required time
---------------------------------------------------------------------------------------------
                                             19.673779   data required time
                                             -1.749308   data arrival time
---------------------------------------------------------------------------------------------
                                             17.924469   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002778    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000030    0.000015    1.000015 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008194    0.073944    0.393695    1.393710 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.073944    0.000072    1.393782 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.388037    0.331651    1.725433 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.388752    0.013978    1.739411 ^ i_sram.sram1/DI[13] (CF_SRAM_1024x32)
                                              1.739411   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.660331   19.664143   library setup time
                                             19.664143   data required time
---------------------------------------------------------------------------------------------
                                             19.664143   data required time
                                             -1.739411   data arrival time
---------------------------------------------------------------------------------------------
                                             17.924732   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.406086    0.116322    1.737600 ^ i_sram.sram0/BEN[0] (CF_SRAM_1024x32)
                                              1.737600   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.669036   19.662401   library setup time
                                             19.662401   data required time
---------------------------------------------------------------------------------------------
                                             19.662401   data required time
                                             -1.737600   data arrival time
---------------------------------------------------------------------------------------------
                                             17.924801   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003119    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000043    0.000021    1.000021 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008635    0.077007    0.396084    1.396106 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077007    0.000088    1.396194 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.396438    0.307641    1.703835 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.401843    0.037578    1.741413 ^ i_sram.sram0/DI[26] (CF_SRAM_1024x32)
                                              1.741413   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.665195   19.666243   library setup time
                                             19.666243   data required time
---------------------------------------------------------------------------------------------
                                             19.666243   data required time
                                             -1.741413   data arrival time
---------------------------------------------------------------------------------------------
                                             17.924829   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002369    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000023    0.000011    1.000011 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008024    0.075008    0.392812    1.392823 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.075008    0.000029    1.392853 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.381992    0.293017    1.685869 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.385995    0.032642    1.718511 ^ i_sram.sram2/DI[28] (CF_SRAM_1024x32)
                                              1.718511   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.658772   19.643648   library setup time
                                             19.643648   data required time
---------------------------------------------------------------------------------------------
                                             19.643648   data required time
                                             -1.718511   data arrival time
---------------------------------------------------------------------------------------------
                                             17.925137   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002628    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000027    0.000014    1.000014 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008166    0.073747    0.393541    1.393555 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.073747    0.000071    1.393626 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.388045    0.304736    1.698362 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.389783    0.022400    1.720762 ^ i_sram.sram3/DI[19] (CF_SRAM_1024x32)
                                              1.720762   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.660118   19.645912   library setup time
                                             19.645912   data required time
---------------------------------------------------------------------------------------------
                                             19.645912   data required time
                                             -1.720762   data arrival time
---------------------------------------------------------------------------------------------
                                             17.925150   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002712    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000031    0.000016    1.000016 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.076489    0.395677    1.395693 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.076489    0.000087    1.395779 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.391778    0.330047    1.725826 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.392979    0.018165    1.743991 ^ i_sram.sram0/DI[12] (CF_SRAM_1024x32)
                                              1.743991   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.661977   19.669460   library setup time
                                             19.669460   data required time
---------------------------------------------------------------------------------------------
                                             19.669460   data required time
                                             -1.743991   data arrival time
---------------------------------------------------------------------------------------------
                                             17.925468   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003001    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000039    0.000020    1.000020 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393924    1.393943 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074233    0.000072    1.394016 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.379152    0.293546    1.687561 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.397167    0.064629    1.752191 ^ i_sram.sram5/DI[6] (CF_SRAM_1024x32)
                                              1.752191   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.663675   19.677820   library setup time
                                             19.677820   data required time
---------------------------------------------------------------------------------------------
                                             19.677820   data required time
                                             -1.752191   data arrival time
---------------------------------------------------------------------------------------------
                                             17.925629   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.417356    0.127071    1.748349 ^ i_sram.sram4/BEN[6] (CF_SRAM_1024x32)
                                              1.748349   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.673139   19.674126   library setup time
                                             19.674126   data required time
---------------------------------------------------------------------------------------------
                                             19.674126   data required time
                                             -1.748349   data arrival time
---------------------------------------------------------------------------------------------
                                             17.925777   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002922    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000038    0.000019    1.000019 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.073810    0.393593    1.393612 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.073810    0.000071    1.393683 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.394631    0.332405    1.726088 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.395564    0.016048    1.742136 ^ i_sram.sram0/DI[3] (CF_SRAM_1024x32)
                                              1.742136   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.662916   19.668522   library setup time
                                             19.668522   data required time
---------------------------------------------------------------------------------------------
                                             19.668522   data required time
                                             -1.742136   data arrival time
---------------------------------------------------------------------------------------------
                                             17.926386   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002636    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000030    0.000015    1.000015 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008450    0.075723    0.395079    1.395094 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.075723    0.000085    1.395179 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.393270    0.307405    1.702584 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.397096    0.032092    1.734676 ^ i_sram.sram1/DI[20] (CF_SRAM_1024x32)
                                              1.734676   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.663360   19.661112   library setup time
                                             19.661112   data required time
---------------------------------------------------------------------------------------------
                                             19.661112   data required time
                                             -1.734676   data arrival time
---------------------------------------------------------------------------------------------
                                             17.926435   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.416200    0.125989    1.747267 ^ i_sram.sram4/BEN[7] (CF_SRAM_1024x32)
                                              1.747267   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.672748   19.674517   library setup time
                                             19.674517   data required time
---------------------------------------------------------------------------------------------
                                             19.674517   data required time
                                             -1.747267   data arrival time
---------------------------------------------------------------------------------------------
                                             17.927250   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.404063    0.114343    1.735621 ^ i_sram.sram0/BEN[1] (CF_SRAM_1024x32)
                                              1.735621   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.668351   19.663086   library setup time
                                             19.663086   data required time
---------------------------------------------------------------------------------------------
                                             19.663086   data required time
                                             -1.735621   data arrival time
---------------------------------------------------------------------------------------------
                                             17.927464   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003001    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000039    0.000020    1.000020 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393924    1.393943 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074233    0.000072    1.394016 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.379152    0.293546    1.687561 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.391634    0.054424    1.741986 ^ i_sram.sram0/DI[6] (CF_SRAM_1024x32)
                                              1.741986   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.661489   19.669949   library setup time
                                             19.669949   data required time
---------------------------------------------------------------------------------------------
                                             19.669949   data required time
                                             -1.741986   data arrival time
---------------------------------------------------------------------------------------------
                                             17.927961   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002778    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000030    0.000015    1.000015 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008194    0.073944    0.393695    1.393710 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.073944    0.000072    1.393782 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.388037    0.331651    1.725433 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.389143    0.017208    1.742641 ^ i_sram.sram0/DI[13] (CF_SRAM_1024x32)
                                              1.742641   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.660585   19.670853   library setup time
                                             19.670853   data required time
---------------------------------------------------------------------------------------------
                                             19.670853   data required time
                                             -1.742641   data arrival time
---------------------------------------------------------------------------------------------
                                             17.928211   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002779    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000033    0.000017    1.000017 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008386    0.075273    0.394728    1.394745 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.075273    0.000085    1.394830 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.389063    0.326515    1.721345 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.390574    0.020136    1.741481 ^ i_sram.sram0/DI[0] (CF_SRAM_1024x32)
                                              1.741481   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.661104   19.670332   library setup time
                                             19.670332   data required time
---------------------------------------------------------------------------------------------
                                             19.670332   data required time
                                             -1.741481   data arrival time
---------------------------------------------------------------------------------------------
                                             17.928852   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002118    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000016    0.000008    1.000008 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008089    0.073204    0.393141    1.393149 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073204    0.000032    1.393181 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.379807    0.318701    1.711882 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.388447    0.045584    1.757466 ^ i_sram.sram4/DI[1] (CF_SRAM_1024x32)
                                              1.757466   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.660621   19.686646   library setup time
                                             19.686646   data required time
---------------------------------------------------------------------------------------------
                                             19.686646   data required time
                                             -1.757466   data arrival time
---------------------------------------------------------------------------------------------
                                             17.929180   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003001    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000039    0.000020    1.000020 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008236    0.074233    0.393924    1.393943 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074233    0.000072    1.394016 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.379152    0.293546    1.687561 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.398150    0.066281    1.753842 ^ i_sram.sram4/DI[6] (CF_SRAM_1024x32)
                                              1.753842   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.664143   19.683123   library setup time
                                             19.683123   data required time
---------------------------------------------------------------------------------------------
                                             19.683123   data required time
                                             -1.753842   data arrival time
---------------------------------------------------------------------------------------------
                                             17.929281   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002990    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000041    0.000020    1.000020 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.073810    0.393594    1.393614 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.073810    0.000071    1.393685 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.379414    0.306733    1.700418 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.380294    0.015783    1.716201 ^ i_sram.sram2/DI[8] (CF_SRAM_1024x32)
                                              1.716201   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.656703   19.645718   library setup time
                                             19.645718   data required time
---------------------------------------------------------------------------------------------
                                             19.645718   data required time
                                             -1.716201   data arrival time
---------------------------------------------------------------------------------------------
                                             17.929518   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002990    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000041    0.000020    1.000020 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.073810    0.393594    1.393614 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.073810    0.000071    1.393685 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.379414    0.306733    1.700418 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.380746    0.019092    1.719510 ^ i_sram.sram3/DI[8] (CF_SRAM_1024x32)
                                              1.719510   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.656837   19.649193   library setup time
                                             19.649193   data required time
---------------------------------------------------------------------------------------------
                                             19.649193   data required time
                                             -1.719510   data arrival time
---------------------------------------------------------------------------------------------
                                             17.929684   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003020    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000039    0.000020    1.000020 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008244    0.074290    0.393968    1.393988 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074290    0.000072    1.394060 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.364990    0.311056    1.705116 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.365950    0.015806    1.720922 ^ i_sram.sram2/DI[10] (CF_SRAM_1024x32)
                                              1.720922   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.651496   19.650925   library setup time
                                             19.650925   data required time
---------------------------------------------------------------------------------------------
                                             19.650925   data required time
                                             -1.720922   data arrival time
---------------------------------------------------------------------------------------------
                                             17.930002   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002712    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000031    0.000016    1.000016 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.076489    0.395677    1.395693 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.076489    0.000087    1.395779 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.391778    0.330047    1.725826 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.393774    0.023035    1.748861 ^ i_sram.sram5/DI[12] (CF_SRAM_1024x32)
                                              1.748861   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.662444   19.679052   library setup time
                                             19.679052   data required time
---------------------------------------------------------------------------------------------
                                             19.679052   data required time
                                             -1.748861   data arrival time
---------------------------------------------------------------------------------------------
                                             17.930191   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002642    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000027    0.000014    1.000014 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008187    0.073891    0.393654    1.393668 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.073891    0.000071    1.393739 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.381034    0.296669    1.690408 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.383681    0.026994    1.717402 ^ i_sram.sram3/DI[29] (CF_SRAM_1024x32)
                                              1.717402   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.657903   19.648127   library setup time
                                             19.648127   data required time
---------------------------------------------------------------------------------------------
                                             19.648127   data required time
                                             -1.717402   data arrival time
---------------------------------------------------------------------------------------------
                                             17.930725   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002621    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000027    0.000014    1.000014 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008169    0.073767    0.393557    1.393571 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.073767    0.000071    1.393642 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.377308    0.294106    1.687747 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.379961    0.026901    1.714649 ^ i_sram.sram2/DI[21] (CF_SRAM_1024x32)
                                              1.714649   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.656582   19.645840   library setup time
                                             19.645840   data required time
---------------------------------------------------------------------------------------------
                                             19.645840   data required time
                                             -1.714649   data arrival time
---------------------------------------------------------------------------------------------
                                             17.931190   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002636    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000030    0.000015    1.000015 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008450    0.075723    0.395079    1.395094 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.075723    0.000085    1.395179 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.393270    0.307405    1.702584 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.397617    0.033937    1.736521 ^ i_sram.sram0/DI[20] (CF_SRAM_1024x32)
                                              1.736521   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.663661   19.667776   library setup time
                                             19.667776   data required time
---------------------------------------------------------------------------------------------
                                             19.667776   data required time
                                             -1.736521   data arrival time
---------------------------------------------------------------------------------------------
                                             17.931253   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003020    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000039    0.000020    1.000020 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008244    0.074290    0.393968    1.393988 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074290    0.000072    1.394060 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.364990    0.311056    1.705116 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.366266    0.018060    1.723176 ^ i_sram.sram3/DI[10] (CF_SRAM_1024x32)
                                              1.723176   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.651581   19.654449   library setup time
                                             19.654449   data required time
---------------------------------------------------------------------------------------------
                                             19.654449   data required time
                                             -1.723176   data arrival time
---------------------------------------------------------------------------------------------
                                             17.931273   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.401096    0.111408    1.732686 ^ i_sram.sram0/BEN[2] (CF_SRAM_1024x32)
                                              1.732686   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.667347   19.664089   library setup time
                                             19.664089   data required time
---------------------------------------------------------------------------------------------
                                             19.664089   data required time
                                             -1.732686   data arrival time
---------------------------------------------------------------------------------------------
                                             17.931404   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002979    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000040    0.000020    1.000020 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008283    0.074559    0.394177    1.394197 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.074559    0.000076    1.394272 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.363660    0.312300    1.706572 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.364349    0.013424    1.719996 ^ i_sram.sram2/DI[11] (CF_SRAM_1024x32)
                                              1.719996   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.650915   19.651508   library setup time
                                             19.651508   data required time
---------------------------------------------------------------------------------------------
                                             19.651508   data required time
                                             -1.719996   data arrival time
---------------------------------------------------------------------------------------------
                                             17.931511   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002796    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000033    0.000017    1.000017 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008524    0.076237    0.395481    1.395498 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.076237    0.000086    1.395584 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.375063    0.319857    1.715441 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.376805    0.021075    1.736515 ^ i_sram.sram1/DI[2] (CF_SRAM_1024x32)
                                              1.736515   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.655994   19.668478   library setup time
                                             19.668478   data required time
---------------------------------------------------------------------------------------------
                                             19.668478   data required time
                                             -1.736515   data arrival time
---------------------------------------------------------------------------------------------
                                             17.931965   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002979    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000040    0.000020    1.000020 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008283    0.074559    0.394177    1.394197 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.074559    0.000076    1.394272 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.363660    0.312300    1.706572 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.364610    0.015631    1.722203 ^ i_sram.sram3/DI[11] (CF_SRAM_1024x32)
                                              1.722203   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.650980   19.655050   library setup time
                                             19.655050   data required time
---------------------------------------------------------------------------------------------
                                             19.655050   data required time
                                             -1.722203   data arrival time
---------------------------------------------------------------------------------------------
                                             17.932846   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002118    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000016    0.000008    1.000008 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008089    0.073204    0.393141    1.393149 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073204    0.000032    1.393181 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.379807    0.318701    1.711882 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.381648    0.021893    1.733775 ^ i_sram.sram1/DI[1] (CF_SRAM_1024x32)
                                              1.733775   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.657752   19.666719   library setup time
                                             19.666719   data required time
---------------------------------------------------------------------------------------------
                                             19.666719   data required time
                                             -1.733775   data arrival time
---------------------------------------------------------------------------------------------
                                             17.932945   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002778    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000030    0.000015    1.000015 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008194    0.073944    0.393695    1.393710 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.073944    0.000072    1.393782 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.388037    0.331651    1.725433 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.389849    0.021743    1.747176 ^ i_sram.sram5/DI[13] (CF_SRAM_1024x32)
                                              1.747176   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.661019   19.680477   library setup time
                                             19.680477   data required time
---------------------------------------------------------------------------------------------
                                             19.680477   data required time
                                             -1.747176   data arrival time
---------------------------------------------------------------------------------------------
                                             17.933300   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002369    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000023    0.000011    1.000011 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008024    0.075008    0.392812    1.392823 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.075008    0.000029    1.392853 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.381992    0.293017    1.685869 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.384859    0.028294    1.714163 ^ i_sram.sram3/DI[28] (CF_SRAM_1024x32)
                                              1.714163   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.658330   19.647699   library setup time
                                             19.647699   data required time
---------------------------------------------------------------------------------------------
                                             19.647699   data required time
                                             -1.714163   data arrival time
---------------------------------------------------------------------------------------------
                                             17.933537   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002136    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000016    0.000008    1.000008 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008330    0.074887    0.394426    1.394434 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.074887    0.000079    1.394513 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.392806    0.310057    1.704570 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.394719    0.023388    1.727957 ^ i_sram.sram1/DI[16] (CF_SRAM_1024x32)
                                              1.727957   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.662497   19.661976   library setup time
                                             19.661976   data required time
---------------------------------------------------------------------------------------------
                                             19.661976   data required time
                                             -1.727957   data arrival time
---------------------------------------------------------------------------------------------
                                             17.934017   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002452    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000024    0.000012    1.000012 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.076407    0.395608    1.395619 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.076407    0.000092    1.395711 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.375988    0.324508    1.720219 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.376764    0.014243    1.734461 ^ i_sram.sram1/DI[7] (CF_SRAM_1024x32)
                                              1.734461   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.655980   19.668493   library setup time
                                             19.668493   data required time
---------------------------------------------------------------------------------------------
                                             19.668493   data required time
                                             -1.734461   data arrival time
---------------------------------------------------------------------------------------------
                                             17.934032   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002712    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000031    0.000016    1.000016 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.076489    0.395677    1.395693 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.076489    0.000087    1.395779 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.391778    0.330047    1.725826 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.394006    0.024244    1.750070 ^ i_sram.sram4/DI[12] (CF_SRAM_1024x32)
                                              1.750070   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.662639   19.684628   library setup time
                                             19.684628   data required time
---------------------------------------------------------------------------------------------
                                             19.684628   data required time
                                             -1.750070   data arrival time
---------------------------------------------------------------------------------------------
                                             17.934557   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002631    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000027    0.000014    1.000014 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008166    0.073747    0.393541    1.393555 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.073747    0.000071    1.393626 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.371974    0.291599    1.685225 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.374890    0.027820    1.713045 ^ i_sram.sram2/DI[25] (CF_SRAM_1024x32)
                                              1.713045   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.654741   19.647682   library setup time
                                             19.647682   data required time
---------------------------------------------------------------------------------------------
                                             19.647682   data required time
                                             -1.713045   data arrival time
---------------------------------------------------------------------------------------------
                                             17.934635   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002796    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000033    0.000017    1.000017 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008524    0.076237    0.395481    1.395498 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.076237    0.000086    1.395584 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.375063    0.319857    1.715441 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.379739    0.033682    1.749122 ^ i_sram.sram5/DI[2] (CF_SRAM_1024x32)
                                              1.749122   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.657349   19.684147   library setup time
                                             19.684147   data required time
---------------------------------------------------------------------------------------------
                                             19.684147   data required time
                                             -1.749122   data arrival time
---------------------------------------------------------------------------------------------
                                             17.935024   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002118    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000016    0.000008    1.000008 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008089    0.073204    0.393141    1.393149 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073204    0.000032    1.393181 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.379807    0.318701    1.711882 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.384786    0.035010    1.746892 ^ i_sram.sram5/DI[1] (CF_SRAM_1024x32)
                                              1.746892   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.659181   19.682316   library setup time
                                             19.682316   data required time
---------------------------------------------------------------------------------------------
                                             19.682316   data required time
                                             -1.746892   data arrival time
---------------------------------------------------------------------------------------------
                                             17.935423   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002628    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000028    0.000014    1.000014 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008196    0.073957    0.393705    1.393719 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.073957    0.000072    1.393791 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.376090    0.323109    1.716899 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.380142    0.031422    1.748322 ^ i_sram.sram5/DI[5] (CF_SRAM_1024x32)
                                              1.748322   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.657495   19.684000   library setup time
                                             19.684000   data required time
---------------------------------------------------------------------------------------------
                                             19.684000   data required time
                                             -1.748322   data arrival time
---------------------------------------------------------------------------------------------
                                             17.935680   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.397823    0.108162    1.729440 ^ i_sram.sram0/BEN[3] (CF_SRAM_1024x32)
                                              1.729440   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.666239   19.665197   library setup time
                                             19.665197   data required time
---------------------------------------------------------------------------------------------
                                             19.665197   data required time
                                             -1.729440   data arrival time
---------------------------------------------------------------------------------------------
                                             17.935759   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002452    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000024    0.000012    1.000012 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.076407    0.395608    1.395619 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.076407    0.000092    1.395711 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.375988    0.324508    1.720219 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.379171    0.027966    1.748184 ^ i_sram.sram5/DI[7] (CF_SRAM_1024x32)
                                              1.748184   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.657143   19.684355   library setup time
                                             19.684355   data required time
---------------------------------------------------------------------------------------------
                                             19.684355   data required time
                                             -1.748184   data arrival time
---------------------------------------------------------------------------------------------
                                             17.936171   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002628    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000027    0.000014    1.000014 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008166    0.073747    0.393541    1.393555 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.073747    0.000071    1.393626 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.388045    0.304736    1.698362 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.391006    0.028348    1.726710 ^ i_sram.sram1/DI[19] (CF_SRAM_1024x32)
                                              1.726710   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.661149   19.663324   library setup time
                                             19.663324   data required time
---------------------------------------------------------------------------------------------
                                             19.663324   data required time
                                             -1.726710   data arrival time
---------------------------------------------------------------------------------------------
                                             17.936615   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002642    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000027    0.000014    1.000014 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008187    0.073891    0.393654    1.393668 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.073891    0.000071    1.393739 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.381034    0.296669    1.690408 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.386479    0.037070    1.727479 ^ i_sram.sram1/DI[29] (CF_SRAM_1024x32)
                                              1.727479   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.659506   19.664967   library setup time
                                             19.664967   data required time
---------------------------------------------------------------------------------------------
                                             19.664967   data required time
                                             -1.727479   data arrival time
---------------------------------------------------------------------------------------------
                                             17.937489   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002778    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000030    0.000015    1.000015 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008194    0.073944    0.393695    1.393710 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.073944    0.000072    1.393782 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.388037    0.331651    1.725433 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.390020    0.022687    1.748120 ^ i_sram.sram4/DI[13] (CF_SRAM_1024x32)
                                              1.748120   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.661192   19.686073   library setup time
                                             19.686073   data required time
---------------------------------------------------------------------------------------------
                                             19.686073   data required time
                                             -1.748120   data arrival time
---------------------------------------------------------------------------------------------
                                             17.937954   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002139    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000016    0.000008    1.000008 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008324    0.074843    0.394391    1.394399 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.074843    0.000079    1.394478 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.382457    0.298989    1.693467 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.386625    0.032915    1.726382 ^ i_sram.sram1/DI[24] (CF_SRAM_1024x32)
                                              1.726382   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.659559   19.664913   library setup time
                                             19.664913   data required time
---------------------------------------------------------------------------------------------
                                             19.664913   data required time
                                             -1.726382   data arrival time
---------------------------------------------------------------------------------------------
                                             17.938532   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002631    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000027    0.000014    1.000014 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008166    0.073747    0.393541    1.393555 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.073747    0.000071    1.393626 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.371974    0.291599    1.685225 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.374825    0.027548    1.712773 ^ i_sram.sram3/DI[25] (CF_SRAM_1024x32)
                                              1.712773   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.654688   19.651342   library setup time
                                             19.651342   data required time
---------------------------------------------------------------------------------------------
                                             19.651342   data required time
                                             -1.712773   data arrival time
---------------------------------------------------------------------------------------------
                                             17.938570   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.395623    0.105943    1.727221 ^ i_sram.sram0/BEN[4] (CF_SRAM_1024x32)
                                              1.727221   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.665495   19.665943   library setup time
                                             19.665943   data required time
---------------------------------------------------------------------------------------------
                                             19.665943   data required time
                                             -1.727221   data arrival time
---------------------------------------------------------------------------------------------
                                             17.938721   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002136    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000016    0.000008    1.000008 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008330    0.074887    0.394426    1.394434 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.074887    0.000079    1.394513 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.392806    0.310057    1.704570 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.395055    0.025139    1.729708 ^ i_sram.sram0/DI[16] (CF_SRAM_1024x32)
                                              1.729708   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.662731   19.668707   library setup time
                                             19.668707   data required time
---------------------------------------------------------------------------------------------
                                             19.668707   data required time
                                             -1.729708   data arrival time
---------------------------------------------------------------------------------------------
                                             17.938999   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002452    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000024    0.000012    1.000012 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.076407    0.395608    1.395619 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.076407    0.000092    1.395711 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.375988    0.324508    1.720219 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.376983    0.016050    1.736269 ^ i_sram.sram0/DI[7] (CF_SRAM_1024x32)
                                              1.736269   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.656171   19.675266   library setup time
                                             19.675266   data required time
---------------------------------------------------------------------------------------------
                                             19.675266   data required time
                                             -1.736269   data arrival time
---------------------------------------------------------------------------------------------
                                             17.938999   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002398    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000023    0.000012    1.000012 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008058    0.075239    0.392993    1.393005 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.075239    0.000029    1.393034 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.398721    0.312796    1.705830 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.399476    0.015411    1.721241 ^ i_sram.sram1/DI[4] (CF_SRAM_1024x32)
                                              1.721241   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.664224   19.660250   library setup time
                                             19.660250   data required time
---------------------------------------------------------------------------------------------
                                             19.660250   data required time
                                             -1.721241   data arrival time
---------------------------------------------------------------------------------------------
                                             17.939007   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002628    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000028    0.000014    1.000014 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008196    0.073957    0.393705    1.393719 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.073957    0.000072    1.393791 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.376090    0.323109    1.716899 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.376679    0.012491    1.729390 ^ i_sram.sram1/DI[5] (CF_SRAM_1024x32)
                                              1.729390   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.655949   19.668526   library setup time
                                             19.668526   data required time
---------------------------------------------------------------------------------------------
                                             19.668526   data required time
                                             -1.729390   data arrival time
---------------------------------------------------------------------------------------------
                                             17.939135   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002628    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000028    0.000014    1.000014 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008196    0.073957    0.393705    1.393719 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.073957    0.000072    1.393791 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.376090    0.323109    1.716899 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.380630    0.033188    1.750088 ^ i_sram.sram4/DI[5] (CF_SRAM_1024x32)
                                              1.750088   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.657783   19.689482   library setup time
                                             19.689482   data required time
---------------------------------------------------------------------------------------------
                                             19.689482   data required time
                                             -1.750088   data arrival time
---------------------------------------------------------------------------------------------
                                             17.939394   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002796    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000033    0.000017    1.000017 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008524    0.076237    0.395481    1.395498 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.076237    0.000086    1.395584 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.375063    0.319857    1.715441 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.376673    0.020301    1.735741 ^ i_sram.sram0/DI[2] (CF_SRAM_1024x32)
                                              1.735741   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.656058   19.675379   library setup time
                                             19.675379   data required time
---------------------------------------------------------------------------------------------
                                             19.675379   data required time
                                             -1.735741   data arrival time
---------------------------------------------------------------------------------------------
                                             17.939638   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002529    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000026    0.000013    1.000013 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008180    0.073848    0.393619    1.393633 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.073848    0.000071    1.393704 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.376464    0.321741    1.715445 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.377094    0.013012    1.728457 ^ i_sram.sram1/DI[9] (CF_SRAM_1024x32)
                                              1.728457   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.656099   19.668375   library setup time
                                             19.668375   data required time
---------------------------------------------------------------------------------------------
                                             19.668375   data required time
                                             -1.728457   data arrival time
---------------------------------------------------------------------------------------------
                                             17.939917   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002621    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000027    0.000014    1.000014 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008169    0.073767    0.393557    1.393571 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.073767    0.000071    1.393642 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.377308    0.294106    1.687747 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.379016    0.022173    1.709921 ^ i_sram.sram3/DI[21] (CF_SRAM_1024x32)
                                              1.709921   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.656209   19.649820   library setup time
                                             19.649820   data required time
---------------------------------------------------------------------------------------------
                                             19.649820   data required time
                                             -1.709921   data arrival time
---------------------------------------------------------------------------------------------
                                             17.939899   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002452    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000024    0.000012    1.000012 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.076407    0.395608    1.395619 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.076407    0.000092    1.395711 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.375988    0.324508    1.720219 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.379587    0.029661    1.749879 ^ i_sram.sram4/DI[7] (CF_SRAM_1024x32)
                                              1.749879   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.657404   19.689861   library setup time
                                             19.689861   data required time
---------------------------------------------------------------------------------------------
                                             19.689861   data required time
                                             -1.749879   data arrival time
---------------------------------------------------------------------------------------------
                                             17.939981   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.385322    0.097570    1.728171 ^ i_sram.sram0/BEN[8] (CF_SRAM_1024x32)
                                              1.728171   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.662008   19.669430   library setup time
                                             19.669430   data required time
---------------------------------------------------------------------------------------------
                                             19.669430   data required time
                                             -1.728171   data arrival time
---------------------------------------------------------------------------------------------
                                             17.941257   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002628    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000027    0.000014    1.000014 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008166    0.073747    0.393541    1.393555 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.073747    0.000071    1.393626 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.388045    0.304736    1.698362 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.391429    0.030059    1.728420 ^ i_sram.sram0/DI[19] (CF_SRAM_1024x32)
                                              1.728420   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.661415   19.670023   library setup time
                                             19.670023   data required time
---------------------------------------------------------------------------------------------
                                             19.670023   data required time
                                             -1.728420   data arrival time
---------------------------------------------------------------------------------------------
                                             17.941603   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.385036    0.097262    1.727862 ^ i_sram.sram0/BEN[9] (CF_SRAM_1024x32)
                                              1.727862   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.661911   19.669525   library setup time
                                             19.669525   data required time
---------------------------------------------------------------------------------------------
                                             19.669525   data required time
                                             -1.727862   data arrival time
---------------------------------------------------------------------------------------------
                                             17.941664   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.393293    0.103569    1.724847 ^ i_sram.sram0/BEN[5] (CF_SRAM_1024x32)
                                              1.724847   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.664706   19.666731   library setup time
                                             19.666731   data required time
---------------------------------------------------------------------------------------------
                                             19.666731   data required time
                                             -1.724847   data arrival time
---------------------------------------------------------------------------------------------
                                             17.941885   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002369    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000023    0.000011    1.000011 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008024    0.075008    0.392812    1.392823 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.075008    0.000029    1.392853 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.381992    0.293017    1.685869 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.387288    0.036795    1.722664 ^ i_sram.sram1/DI[28] (CF_SRAM_1024x32)
                                              1.722664   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.659800   19.664675   library setup time
                                             19.664675   data required time
---------------------------------------------------------------------------------------------
                                             19.664675   data required time
                                             -1.722664   data arrival time
---------------------------------------------------------------------------------------------
                                             17.942009   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.384741    0.096943    1.727543 ^ i_sram.sram0/BEN[10] (CF_SRAM_1024x32)
                                              1.727543   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.661811   19.669626   library setup time
                                             19.669626   data required time
---------------------------------------------------------------------------------------------
                                             19.669626   data required time
                                             -1.727543   data arrival time
---------------------------------------------------------------------------------------------
                                             17.942083   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002118    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000016    0.000008    1.000008 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008089    0.073204    0.393141    1.393149 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073204    0.000032    1.393181 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.379807    0.318701    1.711882 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.381287    0.019746    1.731628 ^ i_sram.sram0/DI[1] (CF_SRAM_1024x32)
                                              1.731628   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.657733   19.673704   library setup time
                                             19.673704   data required time
---------------------------------------------------------------------------------------------
                                             19.673704   data required time
                                             -1.731628   data arrival time
---------------------------------------------------------------------------------------------
                                             17.942076   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002642    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000027    0.000014    1.000014 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008187    0.073891    0.393654    1.393668 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.073891    0.000071    1.393739 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.381034    0.296669    1.690408 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.387057    0.038754    1.729162 ^ i_sram.sram0/DI[29] (CF_SRAM_1024x32)
                                              1.729162   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.659828   19.671608   library setup time
                                             19.671608   data required time
---------------------------------------------------------------------------------------------
                                             19.671608   data required time
                                             -1.729162   data arrival time
---------------------------------------------------------------------------------------------
                                             17.942446   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.395628    0.108385    1.738985 ^ i_sram.sram4/BEN[8] (CF_SRAM_1024x32)
                                              1.738985   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.665784   19.681482   library setup time
                                             19.681482   data required time
---------------------------------------------------------------------------------------------
                                             19.681482   data required time
                                             -1.738985   data arrival time
---------------------------------------------------------------------------------------------
                                             17.942495   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.395518    0.108273    1.738873 ^ i_sram.sram4/BEN[9] (CF_SRAM_1024x32)
                                              1.738873   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.665747   19.681519   library setup time
                                             19.681519   data required time
---------------------------------------------------------------------------------------------
                                             19.681519   data required time
                                             -1.738873   data arrival time
---------------------------------------------------------------------------------------------
                                             17.942648   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.384045    0.096189    1.726789 ^ i_sram.sram0/BEN[11] (CF_SRAM_1024x32)
                                              1.726789   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.661575   19.669861   library setup time
                                             19.669861   data required time
---------------------------------------------------------------------------------------------
                                             19.669861   data required time
                                             -1.726789   data arrival time
---------------------------------------------------------------------------------------------
                                             17.943071   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.395210    0.107957    1.738558 ^ i_sram.sram4/BEN[10] (CF_SRAM_1024x32)
                                              1.738558   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.665643   19.681622   library setup time
                                             19.681622   data required time
---------------------------------------------------------------------------------------------
                                             19.681622   data required time
                                             -1.738558   data arrival time
---------------------------------------------------------------------------------------------
                                             17.943064   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002139    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000016    0.000008    1.000008 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008324    0.074843    0.394391    1.394399 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.074843    0.000079    1.394478 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.382457    0.298989    1.693467 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.387133    0.034607    1.728074 ^ i_sram.sram0/DI[24] (CF_SRAM_1024x32)
                                              1.728074   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.659855   19.671583   library setup time
                                             19.671583   data required time
---------------------------------------------------------------------------------------------
                                             19.671583   data required time
                                             -1.728074   data arrival time
---------------------------------------------------------------------------------------------
                                             17.943508   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.394708    0.107442    1.738043 ^ i_sram.sram4/BEN[11] (CF_SRAM_1024x32)
                                              1.738043   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.665473   19.681793   library setup time
                                             19.681793   data required time
---------------------------------------------------------------------------------------------
                                             19.681793   data required time
                                             -1.738043   data arrival time
---------------------------------------------------------------------------------------------
                                             17.943750   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002628    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000028    0.000014    1.000014 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008196    0.073957    0.393705    1.393719 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.073957    0.000072    1.393791 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.376090    0.323109    1.716899 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.376888    0.014460    1.731360 ^ i_sram.sram0/DI[5] (CF_SRAM_1024x32)
                                              1.731360   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.656136   19.675301   library setup time
                                             19.675301   data required time
---------------------------------------------------------------------------------------------
                                             19.675301   data required time
                                             -1.731360   data arrival time
---------------------------------------------------------------------------------------------
                                             17.943941   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.394137    0.106854    1.737455 ^ i_sram.sram4/BEN[12] (CF_SRAM_1024x32)
                                              1.737455   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.665280   19.681986   library setup time
                                             19.681986   data required time
---------------------------------------------------------------------------------------------
                                             19.681986   data required time
                                             -1.737455   data arrival time
---------------------------------------------------------------------------------------------
                                             17.944532   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002529    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000026    0.000013    1.000013 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008180    0.073848    0.393619    1.393633 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.073848    0.000071    1.393704 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.376464    0.321741    1.715445 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.377296    0.014870    1.730315 ^ i_sram.sram0/DI[9] (CF_SRAM_1024x32)
                                              1.730315   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.656284   19.675152   library setup time
                                             19.675152   data required time
---------------------------------------------------------------------------------------------
                                             19.675152   data required time
                                             -1.730315   data arrival time
---------------------------------------------------------------------------------------------
                                             17.944838   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003002    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000036    0.000018    1.000018 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008517    0.076185    0.395439    1.395457 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076185    0.000089    1.395546 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.367247    0.298501    1.694047 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.367698    0.011362    1.705409 ^ i_sram.sram2/DI[14] (CF_SRAM_1024x32)
                                              1.705409   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.652130   19.650291   library setup time
                                             19.650291   data required time
---------------------------------------------------------------------------------------------
                                             19.650291   data required time
                                             -1.705409   data arrival time
---------------------------------------------------------------------------------------------
                                             17.944881   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.393828    0.106536    1.737136 ^ i_sram.sram4/BEN[13] (CF_SRAM_1024x32)
                                              1.737136   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.665175   19.682091   library setup time
                                             19.682091   data required time
---------------------------------------------------------------------------------------------
                                             19.682091   data required time
                                             -1.737136   data arrival time
---------------------------------------------------------------------------------------------
                                             17.944954   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.393666    0.106369    1.736969 ^ i_sram.sram4/BEN[14] (CF_SRAM_1024x32)
                                              1.736969   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.665120   19.682144   library setup time
                                             19.682144   data required time
---------------------------------------------------------------------------------------------
                                             19.682144   data required time
                                             -1.736969   data arrival time
---------------------------------------------------------------------------------------------
                                             17.945175   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.390686    0.100884    1.722162 ^ i_sram.sram0/BEN[6] (CF_SRAM_1024x32)
                                              1.722162   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.663823   19.667614   library setup time
                                             19.667614   data required time
---------------------------------------------------------------------------------------------
                                             19.667614   data required time
                                             -1.722162   data arrival time
---------------------------------------------------------------------------------------------
                                             17.945452   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002398    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000023    0.000012    1.000012 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008058    0.075239    0.392993    1.393005 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.075239    0.000029    1.393034 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.398721    0.312796    1.705830 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.399520    0.015819    1.721649 ^ i_sram.sram0/DI[4] (CF_SRAM_1024x32)
                                              1.721649   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.664352   19.667084   library setup time
                                             19.667084   data required time
---------------------------------------------------------------------------------------------
                                             19.667084   data required time
                                             -1.721649   data arrival time
---------------------------------------------------------------------------------------------
                                             17.945436   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.393477    0.106174    1.736774 ^ i_sram.sram4/BEN[15] (CF_SRAM_1024x32)
                                              1.736774   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.665056   19.682211   library setup time
                                             19.682211   data required time
---------------------------------------------------------------------------------------------
                                             19.682211   data required time
                                             -1.736774   data arrival time
---------------------------------------------------------------------------------------------
                                             17.945436   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003002    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000036    0.000018    1.000018 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008517    0.076185    0.395439    1.395457 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076185    0.000089    1.395546 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.367247    0.298501    1.694047 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.367973    0.014203    1.708251 ^ i_sram.sram3/DI[14] (CF_SRAM_1024x32)
                                              1.708251   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.652201   19.653830   library setup time
                                             19.653830   data required time
---------------------------------------------------------------------------------------------
                                             19.653830   data required time
                                             -1.708251   data arrival time
---------------------------------------------------------------------------------------------
                                             17.945578   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002369    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000023    0.000011    1.000011 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008024    0.075008    0.392812    1.392823 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.075008    0.000029    1.392853 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.381992    0.293017    1.685869 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.387868    0.038474    1.724343 ^ i_sram.sram0/DI[28] (CF_SRAM_1024x32)
                                              1.724343   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.660122   19.671314   library setup time
                                             19.671314   data required time
---------------------------------------------------------------------------------------------
                                             19.671314   data required time
                                             -1.724343   data arrival time
---------------------------------------------------------------------------------------------
                                             17.946970   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.381176    0.093045    1.723646 ^ i_sram.sram0/BEN[12] (CF_SRAM_1024x32)
                                              1.723646   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.660604   19.670832   library setup time
                                             19.670832   data required time
---------------------------------------------------------------------------------------------
                                             19.670832   data required time
                                             -1.723646   data arrival time
---------------------------------------------------------------------------------------------
                                             17.947187   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002621    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000027    0.000014    1.000014 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008169    0.073767    0.393557    1.393571 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.073767    0.000071    1.393642 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.377308    0.294106    1.687747 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.381007    0.031073    1.718821 ^ i_sram.sram1/DI[21] (CF_SRAM_1024x32)
                                              1.718821   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.657520   19.666952   library setup time
                                             19.666952   data required time
---------------------------------------------------------------------------------------------
                                             19.666952   data required time
                                             -1.718821   data arrival time
---------------------------------------------------------------------------------------------
                                             17.948132   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002529    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000026    0.000013    1.000013 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008180    0.073848    0.393619    1.393633 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.073848    0.000071    1.393704 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.376464    0.321741    1.715445 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.378142    0.020725    1.736170 ^ i_sram.sram5/DI[9] (CF_SRAM_1024x32)
                                              1.736170   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.656769   19.684727   library setup time
                                             19.684727   data required time
---------------------------------------------------------------------------------------------
                                             19.684727   data required time
                                             -1.736170   data arrival time
---------------------------------------------------------------------------------------------
                                             17.948557   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000039    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393979 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074279    0.000072    1.394052 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438543    0.337570    0.227226    1.621278 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.387436    0.097491    1.718769 ^ i_sram.sram0/BEN[7] (CF_SRAM_1024x32)
                                              1.718769   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.662723   19.668713   library setup time
                                             19.668713   data required time
---------------------------------------------------------------------------------------------
                                             19.668713   data required time
                                             -1.718769   data arrival time
---------------------------------------------------------------------------------------------
                                             17.949944   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.378860    0.090467    1.721068 ^ i_sram.sram0/BEN[13] (CF_SRAM_1024x32)
                                              1.721068   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.659820   19.671616   library setup time
                                             19.671616   data required time
---------------------------------------------------------------------------------------------
                                             19.671616   data required time
                                             -1.721068   data arrival time
---------------------------------------------------------------------------------------------
                                             17.950548   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002631    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000027    0.000014    1.000014 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008166    0.073747    0.393541    1.393555 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.073747    0.000071    1.393626 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.371974    0.291599    1.685225 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.376068    0.032241    1.717466 ^ i_sram.sram1/DI[25] (CF_SRAM_1024x32)
                                              1.717466   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.655727   19.668747   library setup time
                                             19.668747   data required time
---------------------------------------------------------------------------------------------
                                             19.668747   data required time
                                             -1.717466   data arrival time
---------------------------------------------------------------------------------------------
                                             17.951283   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002990    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000041    0.000020    1.000020 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.073810    0.393594    1.393614 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.073810    0.000071    1.393685 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.379414    0.306733    1.700418 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.380247    0.015384    1.715802 ^ i_sram.sram1/DI[8] (CF_SRAM_1024x32)
                                              1.715802   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.657244   19.667231   library setup time
                                             19.667231   data required time
---------------------------------------------------------------------------------------------
                                             19.667231   data required time
                                             -1.715802   data arrival time
---------------------------------------------------------------------------------------------
                                             17.951427   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002796    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000033    0.000017    1.000017 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008524    0.076237    0.395481    1.395498 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.076237    0.000086    1.395584 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.375063    0.319857    1.715441 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.377297    0.023713    1.739153 ^ i_sram.sram4/DI[2] (CF_SRAM_1024x32)
                                              1.739153   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.656573   19.690693   library setup time
                                             19.690693   data required time
---------------------------------------------------------------------------------------------
                                             19.690693   data required time
                                             -1.739153   data arrival time
---------------------------------------------------------------------------------------------
                                             17.951540   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002529    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000026    0.000013    1.000013 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008180    0.073848    0.393619    1.393633 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.073848    0.000071    1.393704 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.376464    0.321741    1.715445 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.378449    0.022431    1.737876 ^ i_sram.sram4/DI[9] (CF_SRAM_1024x32)
                                              1.737876   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.656991   19.690275   library setup time
                                             19.690275   data required time
---------------------------------------------------------------------------------------------
                                             19.690275   data required time
                                             -1.737876   data arrival time
---------------------------------------------------------------------------------------------
                                             17.952398   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002621    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000027    0.000014    1.000014 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008169    0.073767    0.393557    1.393571 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.073767    0.000071    1.393642 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.377308    0.294106    1.687747 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.381509    0.032835    1.720583 ^ i_sram.sram0/DI[21] (CF_SRAM_1024x32)
                                              1.720583   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.657814   19.673624   library setup time
                                             19.673624   data required time
---------------------------------------------------------------------------------------------
                                             19.673624   data required time
                                             -1.720583   data arrival time
---------------------------------------------------------------------------------------------
                                             17.953041   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.376839    0.088214    1.718815 ^ i_sram.sram0/BEN[14] (CF_SRAM_1024x32)
                                              1.718815   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.659136   19.672300   library setup time
                                             19.672300   data required time
---------------------------------------------------------------------------------------------
                                             19.672300   data required time
                                             -1.718815   data arrival time
---------------------------------------------------------------------------------------------
                                             17.953485   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002979    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000040    0.000020    1.000020 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008283    0.074559    0.394177    1.394197 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.074559    0.000076    1.394272 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.363660    0.312300    1.706572 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.364259    0.012559    1.719131 ^ i_sram.sram1/DI[11] (CF_SRAM_1024x32)
                                              1.719131   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.651440   19.673033   library setup time
                                             19.673033   data required time
---------------------------------------------------------------------------------------------
                                             19.673033   data required time
                                             -1.719131   data arrival time
---------------------------------------------------------------------------------------------
                                             17.953901   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003020    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000039    0.000020    1.000020 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008244    0.074290    0.393968    1.393988 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074290    0.000072    1.394060 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.364990    0.311056    1.705116 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.365664    0.013379    1.718495 ^ i_sram.sram1/DI[10] (CF_SRAM_1024x32)
                                              1.718495   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.651950   19.672523   library setup time
                                             19.672523   data required time
---------------------------------------------------------------------------------------------
                                             19.672523   data required time
                                             -1.718495   data arrival time
---------------------------------------------------------------------------------------------
                                             17.954027   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000039    0.000020    1.000020 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074279    0.000072    1.394052 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.473959    0.352613    1.746665 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.531635    0.125775    1.872440 ^ i_sram.sram6/AD[6] (CF_SRAM_1024x32)
                                              1.872440   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.501170   19.826464   library setup time
                                             19.826464   data required time
---------------------------------------------------------------------------------------------
                                             19.826464   data required time
                                             -1.872440   data arrival time
---------------------------------------------------------------------------------------------
                                             17.954023   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000039    0.000020    1.000020 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074279    0.000072    1.394052 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.473959    0.352613    1.746665 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.534198    0.128665    1.875330 ^ i_sram.sram7/AD[6] (CF_SRAM_1024x32)
                                              1.875330   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.501293   19.830282   library setup time
                                             19.830282   data required time
---------------------------------------------------------------------------------------------
                                             19.830282   data required time
                                             -1.875330   data arrival time
---------------------------------------------------------------------------------------------
                                             17.954952   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002631    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000027    0.000014    1.000014 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008166    0.073747    0.393541    1.393555 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.073747    0.000071    1.393626 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.371974    0.291599    1.685225 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.376738    0.034437    1.719662 ^ i_sram.sram0/DI[25] (CF_SRAM_1024x32)
                                              1.719662   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.656082   19.675356   library setup time
                                             19.675356   data required time
---------------------------------------------------------------------------------------------
                                             19.675356   data required time
                                             -1.719662   data arrival time
---------------------------------------------------------------------------------------------
                                             17.955692   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002462    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000025    0.000012    1.000012 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008756    0.077850    0.396729    1.396742 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.077850    0.000100    1.396842 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.353130    0.292117    1.688959 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.353515    0.010274    1.699232 ^ i_sram.sram2/DI[15] (CF_SRAM_1024x32)
                                              1.699232   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.646982   19.655441   library setup time
                                             19.655441   data required time
---------------------------------------------------------------------------------------------
                                             19.655441   data required time
                                             -1.699232   data arrival time
---------------------------------------------------------------------------------------------
                                             17.956207   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002990    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000041    0.000020    1.000020 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.073810    0.393594    1.393614 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.073810    0.000071    1.393685 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.379414    0.306733    1.700418 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.380448    0.017001    1.717419 ^ i_sram.sram0/DI[8] (CF_SRAM_1024x32)
                                              1.717419   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.657429   19.674009   library setup time
                                             19.674009   data required time
---------------------------------------------------------------------------------------------
                                             19.674009   data required time
                                             -1.717419   data arrival time
---------------------------------------------------------------------------------------------
                                             17.956589   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002462    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000025    0.000012    1.000012 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008756    0.077850    0.396729    1.396742 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.077850    0.000100    1.396842 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.353130    0.292117    1.688959 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.353780    0.013160    1.702119 ^ i_sram.sram3/DI[15] (CF_SRAM_1024x32)
                                              1.702119   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.647049   19.658981   library setup time
                                             19.658981   data required time
---------------------------------------------------------------------------------------------
                                             19.658981   data required time
                                             -1.702119   data arrival time
---------------------------------------------------------------------------------------------
                                             17.956861   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003020    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000039    0.000020    1.000020 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008244    0.074290    0.393968    1.393988 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074290    0.000072    1.394060 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.364990    0.311056    1.705116 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.366107    0.016969    1.722085 ^ i_sram.sram0/DI[10] (CF_SRAM_1024x32)
                                              1.722085   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.652223   19.679213   library setup time
                                             19.679213   data required time
---------------------------------------------------------------------------------------------
                                             19.679213   data required time
                                             -1.722085   data arrival time
---------------------------------------------------------------------------------------------
                                             17.957130   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002979    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000040    0.000020    1.000020 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008283    0.074559    0.394177    1.394197 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.074559    0.000076    1.394272 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.363660    0.312300    1.706572 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.364654    0.015966    1.722539 ^ i_sram.sram0/DI[11] (CF_SRAM_1024x32)
                                              1.722539   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.651695   19.679741   library setup time
                                             19.679741   data required time
---------------------------------------------------------------------------------------------
                                             19.679741   data required time
                                             -1.722539   data arrival time
---------------------------------------------------------------------------------------------
                                             17.957203   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003011    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000039    0.000020    1.000020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.074306    0.393981    1.394001 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074306    0.000072    1.394073 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433729    0.336291    0.236528    1.630600 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.373373    0.084243    1.714844 ^ i_sram.sram0/BEN[15] (CF_SRAM_1024x32)
                                              1.714844   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.657963   19.673473   library setup time
                                             19.673473   data required time
---------------------------------------------------------------------------------------------
                                             19.673473   data required time
                                             -1.714844   data arrival time
---------------------------------------------------------------------------------------------
                                             17.958632   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002979    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000040    0.000020    1.000020 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008283    0.074559    0.394177    1.394197 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.074559    0.000076    1.394272 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.363660    0.312300    1.706572 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.365439    0.020967    1.727539 ^ i_sram.sram5/DI[11] (CF_SRAM_1024x32)
                                              1.727539   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.652158   19.689339   library setup time
                                             19.689339   data required time
---------------------------------------------------------------------------------------------
                                             19.689339   data required time
                                             -1.727539   data arrival time
---------------------------------------------------------------------------------------------
                                             17.961800   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003020    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000039    0.000020    1.000020 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008244    0.074290    0.393968    1.393988 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074290    0.000072    1.394060 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.364990    0.311056    1.705116 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.366915    0.021864    1.726980 ^ i_sram.sram5/DI[10] (CF_SRAM_1024x32)
                                              1.726980   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.652694   19.688803   library setup time
                                             19.688803   data required time
---------------------------------------------------------------------------------------------
                                             19.688803   data required time
                                             -1.726980   data arrival time
---------------------------------------------------------------------------------------------
                                             17.961821   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002979    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000040    0.000020    1.000020 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008283    0.074559    0.394177    1.394197 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.074559    0.000076    1.394272 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.363660    0.312300    1.706572 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.365549    0.021560    1.728133 ^ i_sram.sram4/DI[11] (CF_SRAM_1024x32)
                                              1.728133   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.652309   19.694958   library setup time
                                             19.694958   data required time
---------------------------------------------------------------------------------------------
                                             19.694958   data required time
                                             -1.728133   data arrival time
---------------------------------------------------------------------------------------------
                                             17.966825   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003020    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000039    0.000020    1.000020 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008244    0.074290    0.393968    1.393988 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074290    0.000072    1.394060 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.364990    0.311056    1.705116 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.367003    0.022321    1.727437 ^ i_sram.sram4/DI[10] (CF_SRAM_1024x32)
                                              1.727437   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.652836   19.694429   library setup time
                                             19.694429   data required time
---------------------------------------------------------------------------------------------
                                             19.694429   data required time
                                             -1.727437   data arrival time
---------------------------------------------------------------------------------------------
                                             17.966991   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003002    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000036    0.000018    1.000018 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008517    0.076185    0.395439    1.395457 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076185    0.000089    1.395546 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.367247    0.298501    1.694047 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.367644    0.010698    1.704746 ^ i_sram.sram1/DI[14] (CF_SRAM_1024x32)
                                              1.704746   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.652669   19.671804   library setup time
                                             19.671804   data required time
---------------------------------------------------------------------------------------------
                                             19.671804   data required time
                                             -1.704746   data arrival time
---------------------------------------------------------------------------------------------
                                             17.967058   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002578    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000027    0.000013    1.000013 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008196    0.073957    0.393705    1.393718 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.073957    0.000072    1.393790 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.428963    0.267600    1.661389 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.568381    0.193972    1.855361 ^ i_sram.sram6/AD[4] (CF_SRAM_1024x32)
                                              1.855361   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.502449   19.825186   library setup time
                                             19.825186   data required time
---------------------------------------------------------------------------------------------
                                             19.825186   data required time
                                             -1.855361   data arrival time
---------------------------------------------------------------------------------------------
                                             17.969826   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002578    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000027    0.000013    1.000013 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008196    0.073957    0.393705    1.393718 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.073957    0.000072    1.393790 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.428963    0.267600    1.661389 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.570920    0.196157    1.857547 ^ i_sram.sram7/AD[4] (CF_SRAM_1024x32)
                                              1.857547   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.502571   19.829004   library setup time
                                             19.829004   data required time
---------------------------------------------------------------------------------------------
                                             19.829004   data required time
                                             -1.857547   data arrival time
---------------------------------------------------------------------------------------------
                                             17.971458   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003002    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000036    0.000018    1.000018 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008517    0.076185    0.395439    1.395457 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076185    0.000089    1.395546 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.367247    0.298501    1.694047 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.367810    0.012612    1.706659 ^ i_sram.sram0/DI[14] (CF_SRAM_1024x32)
                                              1.706659   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.652841   19.678595   library setup time
                                             19.678595   data required time
---------------------------------------------------------------------------------------------
                                             19.678595   data required time
                                             -1.706659   data arrival time
---------------------------------------------------------------------------------------------
                                             17.971935   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000039    0.000020    1.000020 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074279    0.000072    1.394052 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.473959    0.352613    1.746665 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.527432    0.120943    1.867608 ^ i_sram.sram5/AD[6] (CF_SRAM_1024x32)
                                              1.867608   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.501621   19.839874   library setup time
                                             19.839874   data required time
---------------------------------------------------------------------------------------------
                                             19.839874   data required time
                                             -1.867608   data arrival time
---------------------------------------------------------------------------------------------
                                             17.972265   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000039    0.000020    1.000020 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074279    0.000072    1.394052 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.473959    0.352613    1.746665 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.529998    0.123908    1.870572 ^ i_sram.sram4/AD[6] (CF_SRAM_1024x32)
                                              1.870572   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.501784   19.845482   library setup time
                                             19.845482   data required time
---------------------------------------------------------------------------------------------
                                             19.845482   data required time
                                             -1.870572   data arrival time
---------------------------------------------------------------------------------------------
                                             17.974909   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002462    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000025    0.000012    1.000012 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008756    0.077850    0.396729    1.396742 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.077850    0.000100    1.396842 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.353130    0.292117    1.688959 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.353595    0.011238    1.700197 ^ i_sram.sram1/DI[15] (CF_SRAM_1024x32)
                                              1.700197   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.647569   19.676905   library setup time
                                             19.676905   data required time
---------------------------------------------------------------------------------------------
                                             19.676905   data required time
                                             -1.700197   data arrival time
---------------------------------------------------------------------------------------------
                                             17.976707   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002462    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000025    0.000012    1.000012 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008756    0.077850    0.396729    1.396742 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.077850    0.000100    1.396842 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.353130    0.292117    1.688959 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.353765    0.013010    1.701969 ^ i_sram.sram0/DI[15] (CF_SRAM_1024x32)
                                              1.701969   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.647743   19.683693   library setup time
                                             19.683693   data required time
---------------------------------------------------------------------------------------------
                                             19.683693   data required time
                                             -1.701969   data arrival time
---------------------------------------------------------------------------------------------
                                             17.981724   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002497    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000026    0.000013    1.000013 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008618    0.076891    0.395982    1.395995 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.076891    0.000098    1.396093 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.466461    0.371561    1.767654 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.487765    0.078440    1.846095 ^ i_sram.sram6/AD[8] (CF_SRAM_1024x32)
                                              1.846095   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.499029   19.828606   library setup time
                                             19.828606   data required time
---------------------------------------------------------------------------------------------
                                             19.828606   data required time
                                             -1.846095   data arrival time
---------------------------------------------------------------------------------------------
                                             17.982510   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002497    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000026    0.000013    1.000013 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008618    0.076891    0.395982    1.395995 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.076891    0.000098    1.396093 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.466461    0.371561    1.767654 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.489123    0.080894    1.848549 ^ i_sram.sram7/AD[8] (CF_SRAM_1024x32)
                                              1.848549   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.499178   19.832397   library setup time
                                             19.832397   data required time
---------------------------------------------------------------------------------------------
                                             19.832397   data required time
                                             -1.848549   data arrival time
---------------------------------------------------------------------------------------------
                                             17.983850   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002130    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000016    0.000008    1.000008 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008092    0.073229    0.393161    1.393168 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073229    0.000032    1.393201 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.493425    0.396081    1.789281 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.495756    0.027869    1.817151 ^ i_sram.sram2/AD[9] (CF_SRAM_1024x32)
                                              1.817151   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.499839   19.802584   library setup time
                                             19.802584   data required time
---------------------------------------------------------------------------------------------
                                             19.802584   data required time
                                             -1.817151   data arrival time
---------------------------------------------------------------------------------------------
                                             17.985432   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002130    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000016    0.000008    1.000008 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008092    0.073229    0.393161    1.393168 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073229    0.000032    1.393201 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.493425    0.396081    1.789281 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.496352    0.031062    1.820343 ^ i_sram.sram3/AD[9] (CF_SRAM_1024x32)
                                              1.820343   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.499852   19.806177   library setup time
                                             19.806177   data required time
---------------------------------------------------------------------------------------------
                                             19.806177   data required time
                                             -1.820343   data arrival time
---------------------------------------------------------------------------------------------
                                             17.985834   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002578    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000027    0.000013    1.000013 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008196    0.073957    0.393705    1.393718 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.073957    0.000072    1.393790 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.428963    0.267600    1.661389 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.562847    0.189176    1.850565 ^ i_sram.sram5/AD[4] (CF_SRAM_1024x32)
                                              1.850565   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.502854   19.838642   library setup time
                                             19.838642   data required time
---------------------------------------------------------------------------------------------
                                             19.838642   data required time
                                             -1.850565   data arrival time
---------------------------------------------------------------------------------------------
                                             17.988075   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002578    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000027    0.000013    1.000013 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008196    0.073957    0.393705    1.393718 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.073957    0.000072    1.393790 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.428963    0.267600    1.661389 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.565433    0.191422    1.852811 ^ i_sram.sram4/AD[4] (CF_SRAM_1024x32)
                                              1.852811   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.503017   19.844248   library setup time
                                             19.844248   data required time
---------------------------------------------------------------------------------------------
                                             19.844248   data required time
                                             -1.852811   data arrival time
---------------------------------------------------------------------------------------------
                                             17.991436   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000039    0.000020    1.000020 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.074333    0.394002    1.394021 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074333    0.000072    1.394094 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.483809    0.387918    1.782012 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.486409    0.029137    1.811149 ^ i_sram.sram3/AD[7] (CF_SRAM_1024x32)
                                              1.811149   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.499007   19.807022   library setup time
                                             19.807022   data required time
---------------------------------------------------------------------------------------------
                                             19.807022   data required time
                                             -1.811149   data arrival time
---------------------------------------------------------------------------------------------
                                             17.995874   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000039    0.000020    1.000020 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.074333    0.394002    1.394021 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074333    0.000072    1.394094 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.483809    0.387918    1.782012 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.485726    0.025210    1.807222 ^ i_sram.sram2/AD[7] (CF_SRAM_1024x32)
                                              1.807222   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.498987   19.803436   library setup time
                                             19.803436   data required time
---------------------------------------------------------------------------------------------
                                             19.803436   data required time
                                             -1.807222   data arrival time
---------------------------------------------------------------------------------------------
                                             17.996214   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003060    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000039    0.000020    1.000020 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.074304    0.393980    1.393999 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074304    0.000072    1.394071 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.474037    0.379071    1.773143 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.477227    0.031844    1.804987 ^ i_sram.sram2/AD[2] (CF_SRAM_1024x32)
                                              1.804987   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.498264   19.804157   library setup time
                                             19.804157   data required time
---------------------------------------------------------------------------------------------
                                             19.804157   data required time
                                             -1.804987   data arrival time
---------------------------------------------------------------------------------------------
                                             17.999170   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003060    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000039    0.000020    1.000020 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.074304    0.393980    1.393999 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074304    0.000072    1.394071 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.474037    0.379071    1.773143 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.477931    0.034989    1.808131 ^ i_sram.sram3/AD[2] (CF_SRAM_1024x32)
                                              1.808131   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.498286   19.807743   library setup time
                                             19.807743   data required time
---------------------------------------------------------------------------------------------
                                             19.807743   data required time
                                             -1.808131   data arrival time
---------------------------------------------------------------------------------------------
                                             17.999613   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000039    0.000020    1.000020 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.074333    0.394002    1.394021 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074333    0.000072    1.394094 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.483809    0.387918    1.782012 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.490509    0.045697    1.827709 ^ i_sram.sram6/AD[7] (CF_SRAM_1024x32)
                                              1.827709   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.499262   19.828371   library setup time
                                             19.828371   data required time
---------------------------------------------------------------------------------------------
                                             19.828371   data required time
                                             -1.827709   data arrival time
---------------------------------------------------------------------------------------------
                                             18.000662   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074279    0.000072    1.394052 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.471888    0.376227    1.770279 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.475396    0.033280    1.803559 ^ i_sram.sram2/AD[1] (CF_SRAM_1024x32)
                                              1.803559   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.498109   19.804314   library setup time
                                             19.804314   data required time
---------------------------------------------------------------------------------------------
                                             19.804314   data required time
                                             -1.803559   data arrival time
---------------------------------------------------------------------------------------------
                                             18.000755   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002130    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000016    0.000008    1.000008 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008092    0.073229    0.393161    1.393168 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073229    0.000032    1.393201 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.493425    0.396081    1.789281 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.497740    0.037367    1.826648 ^ i_sram.sram6/AD[9] (CF_SRAM_1024x32)
                                              1.826648   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.499877   19.827757   library setup time
                                             19.827757   data required time
---------------------------------------------------------------------------------------------
                                             19.827757   data required time
                                             -1.826648   data arrival time
---------------------------------------------------------------------------------------------
                                             18.001106   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074279    0.000072    1.394052 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.471888    0.376227    1.770279 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.476088    0.036226    1.806504 ^ i_sram.sram3/AD[1] (CF_SRAM_1024x32)
                                              1.806504   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.498129   19.807899   library setup time
                                             19.807899   data required time
---------------------------------------------------------------------------------------------
                                             19.807899   data required time
                                             -1.806504   data arrival time
---------------------------------------------------------------------------------------------
                                             18.001394   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000039    0.000020    1.000020 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.074333    0.394002    1.394021 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074333    0.000072    1.394094 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.483809    0.387918    1.782012 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.491481    0.048770    1.830782 ^ i_sram.sram7/AD[7] (CF_SRAM_1024x32)
                                              1.830782   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.499378   19.832197   library setup time
                                             19.832197   data required time
---------------------------------------------------------------------------------------------
                                             19.832197   data required time
                                             -1.830782   data arrival time
---------------------------------------------------------------------------------------------
                                             18.001413   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002130    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000016    0.000008    1.000008 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008092    0.073229    0.393161    1.393168 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073229    0.000032    1.393201 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.493425    0.396081    1.789281 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.498435    0.040130    1.829411 ^ i_sram.sram7/AD[9] (CF_SRAM_1024x32)
                                              1.829411   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.499970   19.831606   library setup time
                                             19.831606   data required time
---------------------------------------------------------------------------------------------
                                             19.831606   data required time
                                             -1.829411   data arrival time
---------------------------------------------------------------------------------------------
                                             18.002193   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002497    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000026    0.000013    1.000013 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008618    0.076891    0.395982    1.395995 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.076891    0.000098    1.396093 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.466461    0.371561    1.767654 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.470400    0.034993    1.802648 ^ i_sram.sram3/AD[8] (CF_SRAM_1024x32)
                                              1.802648   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.497646   19.808384   library setup time
                                             19.808384   data required time
---------------------------------------------------------------------------------------------
                                             19.808384   data required time
                                             -1.802648   data arrival time
---------------------------------------------------------------------------------------------
                                             18.005735   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002497    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000026    0.000013    1.000013 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008618    0.076891    0.395982    1.395995 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.076891    0.000098    1.396093 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.466461    0.371561    1.767654 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.469410    0.030587    1.798241 ^ i_sram.sram2/AD[8] (CF_SRAM_1024x32)
                                              1.798241   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.497600   19.804821   library setup time
                                             19.804821   data required time
---------------------------------------------------------------------------------------------
                                             19.804821   data required time
                                             -1.798241   data arrival time
---------------------------------------------------------------------------------------------
                                             18.006580   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003060    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000039    0.000020    1.000020 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.074304    0.393980    1.393999 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074304    0.000072    1.394071 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.474037    0.379071    1.773143 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.481804    0.048579    1.821722 ^ i_sram.sram6/AD[2] (CF_SRAM_1024x32)
                                              1.821722   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.498522   19.829111   library setup time
                                             19.829111   data required time
---------------------------------------------------------------------------------------------
                                             19.829111   data required time
                                             -1.821722   data arrival time
---------------------------------------------------------------------------------------------
                                             18.007389   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074279    0.000072    1.394052 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.471888    0.376227    1.770279 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.480514    0.050981    1.821260 ^ i_sram.sram6/AD[1] (CF_SRAM_1024x32)
                                              1.821260   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.498413   19.829222   library setup time
                                             19.829222   data required time
---------------------------------------------------------------------------------------------
                                             19.829222   data required time
                                             -1.821260   data arrival time
---------------------------------------------------------------------------------------------
                                             18.007961   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003060    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000039    0.000020    1.000020 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.074304    0.393980    1.393999 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074304    0.000072    1.394071 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.474037    0.379071    1.773143 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.482778    0.051417    1.824560 ^ i_sram.sram7/AD[2] (CF_SRAM_1024x32)
                                              1.824560   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.498639   19.832935   library setup time
                                             19.832935   data required time
---------------------------------------------------------------------------------------------
                                             19.832935   data required time
                                             -1.824560   data arrival time
---------------------------------------------------------------------------------------------
                                             18.008375   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002130    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000016    0.000008    1.000008 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008092    0.073229    0.393161    1.393168 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073229    0.000032    1.393201 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.493425    0.396081    1.789281 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.495540    0.026606    1.815888 ^ i_sram.sram1/AD[9] (CF_SRAM_1024x32)
                                              1.815888   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.500095   19.824377   library setup time
                                             19.824377   data required time
---------------------------------------------------------------------------------------------
                                             19.824377   data required time
                                             -1.815888   data arrival time
---------------------------------------------------------------------------------------------
                                             18.008490   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074279    0.000072    1.394052 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.471888    0.376227    1.770279 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.481630    0.054052    1.824331 ^ i_sram.sram7/AD[1] (CF_SRAM_1024x32)
                                              1.824331   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.498541   19.833033   library setup time
                                             19.833033   data required time
---------------------------------------------------------------------------------------------
                                             19.833033   data required time
                                             -1.824331   data arrival time
---------------------------------------------------------------------------------------------
                                             18.008703   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002130    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000016    0.000008    1.000008 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008092    0.073229    0.393161    1.393168 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073229    0.000032    1.393201 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.493425    0.396081    1.789281 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.496584    0.032207    1.821489 ^ i_sram.sram0/AD[9] (CF_SRAM_1024x32)
                                              1.821489   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.500258   19.831179   library setup time
                                             19.831179   data required time
---------------------------------------------------------------------------------------------
                                             19.831179   data required time
                                             -1.821489   data arrival time
---------------------------------------------------------------------------------------------
                                             18.009689   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000032    0.000016    1.000016 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008576    0.076594    0.395757    1.395773 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.076594    0.000090    1.395862 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.458851    0.372576    1.768438 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.461025    0.026037    1.794475 ^ i_sram.sram2/AD[5] (CF_SRAM_1024x32)
                                              1.794475   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.496887   19.805534   library setup time
                                             19.805534   data required time
---------------------------------------------------------------------------------------------
                                             19.805534   data required time
                                             -1.794475   data arrival time
---------------------------------------------------------------------------------------------
                                             18.011059   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000032    0.000016    1.000016 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008576    0.076594    0.395757    1.395773 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.076594    0.000090    1.395862 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.458851    0.372576    1.768438 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.461626    0.029230    1.797669 ^ i_sram.sram3/AD[5] (CF_SRAM_1024x32)
                                              1.797669   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.496900   19.809130   library setup time
                                             19.809130   data required time
---------------------------------------------------------------------------------------------
                                             19.809130   data required time
                                             -1.797669   data arrival time
---------------------------------------------------------------------------------------------
                                             18.011461   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002130    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000016    0.000008    1.000008 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008092    0.073229    0.393161    1.393168 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073229    0.000032    1.393201 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.493425    0.396081    1.789281 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.497936    0.038164    1.827446 ^ i_sram.sram5/AD[9] (CF_SRAM_1024x32)
                                              1.827446   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.500491   19.841003   library setup time
                                             19.841003   data required time
---------------------------------------------------------------------------------------------
                                             19.841003   data required time
                                             -1.827446   data arrival time
---------------------------------------------------------------------------------------------
                                             18.013559   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000039    0.000020    1.000020 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.074333    0.394002    1.394021 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074333    0.000072    1.394094 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.483809    0.387918    1.782012 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.486107    0.027481    1.809493 ^ i_sram.sram1/AD[7] (CF_SRAM_1024x32)
                                              1.809493   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.499294   19.825180   library setup time
                                             19.825180   data required time
---------------------------------------------------------------------------------------------
                                             19.825180   data required time
                                             -1.809493   data arrival time
---------------------------------------------------------------------------------------------
                                             18.015688   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000032    0.000016    1.000016 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008576    0.076594    0.395757    1.395773 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.076594    0.000090    1.395862 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.458851    0.372576    1.768438 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.465437    0.044090    1.812528 ^ i_sram.sram6/AD[5] (CF_SRAM_1024x32)
                                              1.812528   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.497131   19.830502   library setup time
                                             19.830502   data required time
---------------------------------------------------------------------------------------------
                                             19.830502   data required time
                                             -1.812528   data arrival time
---------------------------------------------------------------------------------------------
                                             18.017973   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000039    0.000020    1.000020 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.074333    0.394002    1.394021 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074333    0.000072    1.394094 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.483809    0.387918    1.782012 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.486832    0.031298    1.813310 ^ i_sram.sram0/AD[7] (CF_SRAM_1024x32)
                                              1.813310   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.499429   19.832006   library setup time
                                             19.832006   data required time
---------------------------------------------------------------------------------------------
                                             19.832006   data required time
                                             -1.813310   data arrival time
---------------------------------------------------------------------------------------------
                                             18.018696   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002130    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000016    0.000008    1.000008 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008092    0.073229    0.393161    1.393168 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073229    0.000032    1.393201 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.493425    0.396081    1.789281 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.498064    0.038678    1.827960 ^ i_sram.sram4/AD[9] (CF_SRAM_1024x32)
                                              1.827960   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.500576   19.846691   library setup time
                                             19.846691   data required time
---------------------------------------------------------------------------------------------
                                             19.846691   data required time
                                             -1.827960   data arrival time
---------------------------------------------------------------------------------------------
                                             18.018730   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000039    0.000020    1.000020 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.074333    0.394002    1.394021 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074333    0.000072    1.394094 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.483809    0.387918    1.782012 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.489124    0.040910    1.822922 ^ i_sram.sram5/AD[7] (CF_SRAM_1024x32)
                                              1.822922   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.499742   19.841753   library setup time
                                             19.841753   data required time
---------------------------------------------------------------------------------------------
                                             19.841753   data required time
                                             -1.822922   data arrival time
---------------------------------------------------------------------------------------------
                                             18.018831   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000032    0.000016    1.000016 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008576    0.076594    0.395757    1.395773 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.076594    0.000090    1.395862 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.458851    0.372576    1.768438 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.466294    0.046762    1.815201 ^ i_sram.sram7/AD[5] (CF_SRAM_1024x32)
                                              1.815201   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.497238   19.834337   library setup time
                                             19.834337   data required time
---------------------------------------------------------------------------------------------
                                             19.834337   data required time
                                             -1.815201   data arrival time
---------------------------------------------------------------------------------------------
                                             18.019136   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000039    0.000020    1.000020 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.074333    0.394002    1.394021 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074333    0.000072    1.394094 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.483809    0.387918    1.782012 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.490021    0.044072    1.826084 ^ i_sram.sram4/AD[7] (CF_SRAM_1024x32)
                                              1.826084   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.499892   19.847374   library setup time
                                             19.847374   data required time
---------------------------------------------------------------------------------------------
                                             19.847374   data required time
                                             -1.826084   data arrival time
---------------------------------------------------------------------------------------------
                                             18.021290   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003047    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000040    0.000020    1.000020 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008315    0.074781    0.394352    1.394372 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.074781    0.000073    1.394445 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.435682    0.354061    1.748506 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.439343    0.032539    1.781046 ^ i_sram.sram2/AD[0] (CF_SRAM_1024x32)
                                              1.781046   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.495044   19.807377   library setup time
                                             19.807377   data required time
---------------------------------------------------------------------------------------------
                                             19.807377   data required time
                                             -1.781046   data arrival time
---------------------------------------------------------------------------------------------
                                             18.026331   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003047    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000040    0.000020    1.000020 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008315    0.074781    0.394352    1.394372 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.074781    0.000073    1.394445 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.435682    0.354061    1.748506 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.440123    0.035644    1.784150 ^ i_sram.sram3/AD[0] (CF_SRAM_1024x32)
                                              1.784150   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.495072   19.810957   library setup time
                                             19.810957   data required time
---------------------------------------------------------------------------------------------
                                             19.810957   data required time
                                             -1.784150   data arrival time
---------------------------------------------------------------------------------------------
                                             18.026808   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003060    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000039    0.000020    1.000020 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.074304    0.393980    1.393999 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074304    0.000072    1.394071 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.474037    0.379071    1.773143 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.479869    0.042369    1.815512 ^ i_sram.sram5/AD[2] (CF_SRAM_1024x32)
                                              1.815512   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.498956   19.842541   library setup time
                                             19.842541   data required time
---------------------------------------------------------------------------------------------
                                             19.842541   data required time
                                             -1.815512   data arrival time
---------------------------------------------------------------------------------------------
                                             18.027029   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074279    0.000072    1.394052 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.471888    0.376227    1.770279 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.478396    0.044567    1.814846 ^ i_sram.sram5/AD[1] (CF_SRAM_1024x32)
                                              1.814846   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.498830   19.842665   library setup time
                                             19.842665   data required time
---------------------------------------------------------------------------------------------
                                             19.842665   data required time
                                             -1.814846   data arrival time
---------------------------------------------------------------------------------------------
                                             18.027821   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003060    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000039    0.000020    1.000020 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.074304    0.393980    1.393999 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074304    0.000072    1.394071 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.474037    0.379071    1.773143 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.475939    0.024935    1.798078 ^ i_sram.sram1/AD[2] (CF_SRAM_1024x32)
                                              1.798078   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.498429   19.826044   library setup time
                                             19.826044   data required time
---------------------------------------------------------------------------------------------
                                             19.826044   data required time
                                             -1.798078   data arrival time
---------------------------------------------------------------------------------------------
                                             18.027966   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074279    0.000072    1.394052 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.471888    0.376227    1.770279 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.474156    0.027092    1.797370 ^ i_sram.sram1/AD[1] (CF_SRAM_1024x32)
                                              1.797370   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.498278   19.826197   library setup time
                                             19.826197   data required time
---------------------------------------------------------------------------------------------
                                             19.826197   data required time
                                             -1.797370   data arrival time
---------------------------------------------------------------------------------------------
                                             18.028826   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003060    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000039    0.000020    1.000020 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.074304    0.393980    1.393999 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074304    0.000072    1.394071 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.474037    0.379071    1.773143 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.480720    0.045210    1.818353 ^ i_sram.sram4/AD[2] (CF_SRAM_1024x32)
                                              1.818353   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.499101   19.848166   library setup time
                                             19.848166   data required time
---------------------------------------------------------------------------------------------
                                             19.848166   data required time
                                             -1.818353   data arrival time
---------------------------------------------------------------------------------------------
                                             18.029812   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074279    0.000072    1.394052 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.471888    0.376227    1.770279 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.479301    0.047417    1.817695 ^ i_sram.sram4/AD[1] (CF_SRAM_1024x32)
                                              1.817695   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.498981   19.848286   library setup time
                                             19.848286   data required time
---------------------------------------------------------------------------------------------
                                             19.848286   data required time
                                             -1.817695   data arrival time
---------------------------------------------------------------------------------------------
                                             18.030590   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000039    0.000020    1.000020 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074279    0.000072    1.394052 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.473959    0.352613    1.746665 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.475749    0.025259    1.771923 ^ i_sram.sram2/AD[6] (CF_SRAM_1024x32)
                                              1.771923   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.498139   19.804283   library setup time
                                             19.804283   data required time
---------------------------------------------------------------------------------------------
                                             19.804283   data required time
                                             -1.771923   data arrival time
---------------------------------------------------------------------------------------------
                                             18.032360   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000039    0.000020    1.000020 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074279    0.000072    1.394052 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.473959    0.352613    1.746665 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.476287    0.028406    1.775070 ^ i_sram.sram3/AD[6] (CF_SRAM_1024x32)
                                              1.775070   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.498146   19.807884   library setup time
                                             19.807884   data required time
---------------------------------------------------------------------------------------------
                                             19.807884   data required time
                                             -1.775070   data arrival time
---------------------------------------------------------------------------------------------
                                             18.032814   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002497    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000026    0.000013    1.000013 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008618    0.076891    0.395982    1.395995 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.076891    0.000098    1.396093 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.466461    0.371561    1.767654 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.468418    0.025257    1.792912 ^ i_sram.sram1/AD[8] (CF_SRAM_1024x32)
                                              1.792912   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.497790   19.826683   library setup time
                                             19.826683   data required time
---------------------------------------------------------------------------------------------
                                             19.826683   data required time
                                             -1.792912   data arrival time
---------------------------------------------------------------------------------------------
                                             18.033770   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003060    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000039    0.000020    1.000020 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.074304    0.393980    1.393999 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074304    0.000072    1.394071 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.474037    0.379071    1.773143 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.475960    0.025065    1.798207 ^ i_sram.sram0/AD[2] (CF_SRAM_1024x32)
                                              1.798207   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.498505   19.832932   library setup time
                                             19.832932   data required time
---------------------------------------------------------------------------------------------
                                             19.832932   data required time
                                             -1.798207   data arrival time
---------------------------------------------------------------------------------------------
                                             18.034725   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000032    0.000016    1.000016 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008576    0.076594    0.395757    1.395773 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.076594    0.000090    1.395862 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.458851    0.372576    1.768438 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.460543    0.023110    1.791548 ^ i_sram.sram1/AD[5] (CF_SRAM_1024x32)
                                              1.791548   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.497121   19.827353   library setup time
                                             19.827353   data required time
---------------------------------------------------------------------------------------------
                                             19.827353   data required time
                                             -1.791548   data arrival time
---------------------------------------------------------------------------------------------
                                             18.035805   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000032    0.000016    1.000016 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008576    0.076594    0.395757    1.395773 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.076594    0.000090    1.395862 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.458851    0.372576    1.768438 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.463883    0.038770    1.807208 ^ i_sram.sram5/AD[5] (CF_SRAM_1024x32)
                                              1.807208   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.497597   19.843899   library setup time
                                             19.843899   data required time
---------------------------------------------------------------------------------------------
                                             19.843899   data required time
                                             -1.807208   data arrival time
---------------------------------------------------------------------------------------------
                                             18.036692   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003047    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000040    0.000020    1.000020 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008315    0.074781    0.394352    1.394372 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.074781    0.000073    1.394445 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.435682    0.354061    1.748506 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.443649    0.047067    1.795574 ^ i_sram.sram6/AD[0] (CF_SRAM_1024x32)
                                              1.795574   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.495279   19.832355   library setup time
                                             19.832355   data required time
---------------------------------------------------------------------------------------------
                                             19.832355   data required time
                                             -1.795574   data arrival time
---------------------------------------------------------------------------------------------
                                             18.036781   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002497    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000026    0.000013    1.000013 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008618    0.076891    0.395982    1.395995 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.076891    0.000098    1.396093 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.466461    0.371561    1.767654 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.469075    0.028916    1.796571 ^ i_sram.sram0/AD[8] (CF_SRAM_1024x32)
                                              1.796571   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.497920   19.833517   library setup time
                                             19.833517   data required time
---------------------------------------------------------------------------------------------
                                             19.833517   data required time
                                             -1.796571   data arrival time
---------------------------------------------------------------------------------------------
                                             18.036947   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003047    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000040    0.000020    1.000020 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008315    0.074781    0.394352    1.394372 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.074781    0.000073    1.394445 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.435682    0.354061    1.748506 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.444565    0.049598    1.798104 ^ i_sram.sram7/AD[0] (CF_SRAM_1024x32)
                                              1.798104   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.495391   19.836185   library setup time
                                             19.836185   data required time
---------------------------------------------------------------------------------------------
                                             19.836185   data required time
                                             -1.798104   data arrival time
---------------------------------------------------------------------------------------------
                                             18.038080   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000039    0.000020    1.000020 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074279    0.000072    1.394052 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.471888    0.376227    1.770279 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.473733    0.024570    1.794849 ^ i_sram.sram0/AD[1] (CF_SRAM_1024x32)
                                              1.794849   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.498316   19.833120   library setup time
                                             19.833120   data required time
---------------------------------------------------------------------------------------------
                                             19.833120   data required time
                                             -1.794849   data arrival time
---------------------------------------------------------------------------------------------
                                             18.038271   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002578    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000027    0.000013    1.000013 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008196    0.073957    0.393705    1.393718 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.073957    0.000072    1.393790 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.428963    0.267600    1.661389 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.474627    0.103842    1.765232 ^ i_sram.sram2/AD[4] (CF_SRAM_1024x32)
                                              1.765232   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.498043   19.804379   library setup time
                                             19.804379   data required time
---------------------------------------------------------------------------------------------
                                             19.804379   data required time
                                             -1.765232   data arrival time
---------------------------------------------------------------------------------------------
                                             18.039148   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000032    0.000016    1.000016 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008576    0.076594    0.395757    1.395773 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.076594    0.000090    1.395862 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.458851    0.372576    1.768438 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.461113    0.026530    1.794968 ^ i_sram.sram0/AD[5] (CF_SRAM_1024x32)
                                              1.794968   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.497243   19.834194   library setup time
                                             19.834194   data required time
---------------------------------------------------------------------------------------------
                                             19.834194   data required time
                                             -1.794968   data arrival time
---------------------------------------------------------------------------------------------
                                             18.039227   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000032    0.000016    1.000016 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008576    0.076594    0.395757    1.395773 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.076594    0.000090    1.395862 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.458851    0.372576    1.768438 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.464663    0.041527    1.809965 ^ i_sram.sram4/AD[5] (CF_SRAM_1024x32)
                                              1.809965   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.497737   19.849529   library setup time
                                             19.849529   data required time
---------------------------------------------------------------------------------------------
                                             19.849529   data required time
                                             -1.809965   data arrival time
---------------------------------------------------------------------------------------------
                                             18.039564   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002578    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000027    0.000013    1.000013 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008196    0.073957    0.393705    1.393718 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.073957    0.000072    1.393790 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.428963    0.267600    1.661389 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.477080    0.106549    1.767938 ^ i_sram.sram3/AD[4] (CF_SRAM_1024x32)
                                              1.767938   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.498214   19.807816   library setup time
                                             19.807816   data required time
---------------------------------------------------------------------------------------------
                                             19.807816   data required time
                                             -1.767938   data arrival time
---------------------------------------------------------------------------------------------
                                             18.039877   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000039    0.000020    1.000020 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074279    0.000072    1.394052 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.420508    0.347115    1.741167 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.422873    0.025903    1.767070 ^ i_sram.sram2/AD[3] (CF_SRAM_1024x32)
                                              1.767070   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.493644   19.808777   library setup time
                                             19.808777   data required time
---------------------------------------------------------------------------------------------
                                             19.808777   data required time
                                             -1.767070   data arrival time
---------------------------------------------------------------------------------------------
                                             18.041708   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002497    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000026    0.000013    1.000013 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008618    0.076891    0.395982    1.395995 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.076891    0.000098    1.396093 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.466461    0.371561    1.767654 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.469833    0.032551    1.800205 ^ i_sram.sram5/AD[8] (CF_SRAM_1024x32)
                                              1.800205   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.498103   19.843393   library setup time
                                             19.843393   data required time
---------------------------------------------------------------------------------------------
                                             19.843393   data required time
                                             -1.800205   data arrival time
---------------------------------------------------------------------------------------------
                                             18.043188   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000039    0.000020    1.000020 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074279    0.000072    1.394052 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.420508    0.347115    1.741167 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.423245    0.027758    1.768925 ^ i_sram.sram3/AD[3] (CF_SRAM_1024x32)
                                              1.768925   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.493638   19.812393   library setup time
                                             19.812393   data required time
---------------------------------------------------------------------------------------------
                                             19.812393   data required time
                                             -1.768925   data arrival time
---------------------------------------------------------------------------------------------
                                             18.043468   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002497    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000026    0.000013    1.000013 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008618    0.076891    0.395982    1.395995 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.076891    0.000098    1.396093 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.466461    0.371561    1.767654 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.470318    0.034653    1.802308 ^ i_sram.sram4/AD[8] (CF_SRAM_1024x32)
                                              1.802308   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.498217   19.849049   library setup time
                                             19.849049   data required time
---------------------------------------------------------------------------------------------
                                             19.849049   data required time
                                             -1.802308   data arrival time
---------------------------------------------------------------------------------------------
                                             18.046741   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000039    0.000020    1.000020 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074279    0.000072    1.394052 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.420508    0.347115    1.741167 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.427156    0.042328    1.783494 ^ i_sram.sram6/AD[3] (CF_SRAM_1024x32)
                                              1.783494   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.493877   19.833757   library setup time
                                             19.833757   data required time
---------------------------------------------------------------------------------------------
                                             19.833757   data required time
                                             -1.783494   data arrival time
---------------------------------------------------------------------------------------------
                                             18.050262   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000039    0.000020    1.000020 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074279    0.000072    1.394052 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.420508    0.347115    1.741167 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.427908    0.044566    1.785732 ^ i_sram.sram7/AD[3] (CF_SRAM_1024x32)
                                              1.785732   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.493975   19.837601   library setup time
                                             19.837601   data required time
---------------------------------------------------------------------------------------------
                                             19.837601   data required time
                                             -1.785732   data arrival time
---------------------------------------------------------------------------------------------
                                             18.051868   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000039    0.000020    1.000020 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074279    0.000072    1.394052 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.473959    0.352613    1.746665 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.475814    0.025668    1.772332 ^ i_sram.sram1/AD[6] (CF_SRAM_1024x32)
                                              1.772332   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.498419   19.826054   library setup time
                                             19.826054   data required time
---------------------------------------------------------------------------------------------
                                             19.826054   data required time
                                             -1.772332   data arrival time
---------------------------------------------------------------------------------------------
                                             18.053722   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003047    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000040    0.000020    1.000020 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008315    0.074781    0.394352    1.394372 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.074781    0.000073    1.394445 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.435682    0.354061    1.748506 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.437957    0.026000    1.774506 ^ i_sram.sram1/AD[0] (CF_SRAM_1024x32)
                                              1.774506   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.495201   19.829273   library setup time
                                             19.829273   data required time
---------------------------------------------------------------------------------------------
                                             19.829273   data required time
                                             -1.774506   data arrival time
---------------------------------------------------------------------------------------------
                                             18.054768   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003047    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000040    0.000020    1.000020 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008315    0.074781    0.394352    1.394372 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.074781    0.000073    1.394445 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.435682    0.354061    1.748506 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.441846    0.041638    1.790145 ^ i_sram.sram5/AD[0] (CF_SRAM_1024x32)
                                              1.790145   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.495724   19.845772   library setup time
                                             19.845772   data required time
---------------------------------------------------------------------------------------------
                                             19.845772   data required time
                                             -1.790145   data arrival time
---------------------------------------------------------------------------------------------
                                             18.055626   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000039    0.000020    1.000020 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074279    0.000072    1.394052 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.473959    0.352613    1.746665 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.476417    0.029096    1.775761 ^ i_sram.sram0/AD[6] (CF_SRAM_1024x32)
                                              1.775761   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.498544   19.832893   library setup time
                                             19.832893   data required time
---------------------------------------------------------------------------------------------
                                             19.832893   data required time
                                             -1.775761   data arrival time
---------------------------------------------------------------------------------------------
                                             18.057133   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003047    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000040    0.000020    1.000020 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008315    0.074781    0.394352    1.394372 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.074781    0.000073    1.394445 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.435682    0.354061    1.748506 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.442448    0.043528    1.792034 ^ i_sram.sram4/AD[0] (CF_SRAM_1024x32)
                                              1.792034   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.495848   19.851418   library setup time
                                             19.851418   data required time
---------------------------------------------------------------------------------------------
                                             19.851418   data required time
                                             -1.792034   data arrival time
---------------------------------------------------------------------------------------------
                                             18.059381   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002578    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000027    0.000013    1.000013 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008196    0.073957    0.393705    1.393718 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.073957    0.000072    1.393790 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.428963    0.267600    1.661389 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.473631    0.102723    1.764112 ^ i_sram.sram1/AD[4] (CF_SRAM_1024x32)
                                              1.764112   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.498233   19.826241   library setup time
                                             19.826241   data required time
---------------------------------------------------------------------------------------------
                                             19.826241   data required time
                                             -1.764112   data arrival time
---------------------------------------------------------------------------------------------
                                             18.062128   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002578    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000027    0.000013    1.000013 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008196    0.073957    0.393705    1.393718 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.073957    0.000072    1.393790 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.428963    0.267600    1.661389 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.476842    0.106285    1.767674 ^ i_sram.sram0/AD[4] (CF_SRAM_1024x32)
                                              1.767674   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.498580   19.832855   library setup time
                                             19.832855   data required time
---------------------------------------------------------------------------------------------
                                             19.832855   data required time
                                             -1.767674   data arrival time
---------------------------------------------------------------------------------------------
                                             18.065182   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003047    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000040    0.000020    1.000020 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008315    0.074781    0.394352    1.394372 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.074781    0.000073    1.394445 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.435682    0.354061    1.748506 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.437056    0.020478    1.768984 ^ i_sram.sram0/AD[0] (CF_SRAM_1024x32)
                                              1.768984   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.495198   19.836239   library setup time
                                             19.836239   data required time
---------------------------------------------------------------------------------------------
                                             19.836239   data required time
                                             -1.768984   data arrival time
---------------------------------------------------------------------------------------------
                                             18.067255   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000039    0.000020    1.000020 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074279    0.000072    1.394052 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.420508    0.347115    1.741167 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.425899    0.038285    1.779451 ^ i_sram.sram5/AD[3] (CF_SRAM_1024x32)
                                              1.779451   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.494368   19.847128   library setup time
                                             19.847128   data required time
---------------------------------------------------------------------------------------------
                                             19.847128   data required time
                                             -1.779451   data arrival time
---------------------------------------------------------------------------------------------
                                             18.067677   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000039    0.000020    1.000020 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074279    0.000072    1.394052 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.420508    0.347115    1.741167 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.421830    0.019652    1.760818 ^ i_sram.sram1/AD[3] (CF_SRAM_1024x32)
                                              1.760818   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.493830   19.830645   library setup time
                                             19.830645   data required time
---------------------------------------------------------------------------------------------
                                             19.830645   data required time
                                             -1.760818   data arrival time
---------------------------------------------------------------------------------------------
                                             18.069826   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000039    0.000020    1.000020 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074279    0.000072    1.394052 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.420508    0.347115    1.741167 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.426520    0.040333    1.781499 ^ i_sram.sram4/AD[3] (CF_SRAM_1024x32)
                                              1.781499   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.494494   19.852770   library setup time
                                             19.852770   data required time
---------------------------------------------------------------------------------------------
                                             19.852770   data required time
                                             -1.781499   data arrival time
---------------------------------------------------------------------------------------------
                                             18.071272   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002276    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.036519    0.346272    1.346282 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.036519    0.000008    1.346290 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038914    0.062150    0.129900    1.476190 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062174    0.001135    1.477326 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603532    0.298736    0.187920    1.665245 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.333233    0.076896    1.742141 ^ i_sram.sram2/R_WB (CF_SRAM_1024x32)
                                              1.742141   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661   20.552422 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.302422   clock uncertainty
                                  0.000000   20.302422   clock reconvergence pessimism
                                 -0.487192   19.815229   library setup time
                                             19.815229   data required time
---------------------------------------------------------------------------------------------
                                             19.815229   data required time
                                             -1.742141   data arrival time
---------------------------------------------------------------------------------------------
                                             18.073088   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002276    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.036519    0.346272    1.346282 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.036519    0.000008    1.346290 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038914    0.062150    0.129900    1.476190 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062174    0.001135    1.477326 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603532    0.298736    0.187920    1.665245 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.335691    0.079677    1.744923 ^ i_sram.sram3/R_WB (CF_SRAM_1024x32)
                                              1.744923   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269   20.556028 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.306030   clock uncertainty
                                  0.000000   20.306030   clock reconvergence pessimism
                                 -0.487346   19.818684   library setup time
                                             19.818684   data required time
---------------------------------------------------------------------------------------------
                                             19.818684   data required time
                                             -1.744923   data arrival time
---------------------------------------------------------------------------------------------
                                             18.073761   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000039    0.000020    1.000020 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008243    0.074279    0.393960    1.393980 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074279    0.000072    1.394052 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.420508    0.347115    1.741167 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.422056    0.021185    1.762352 ^ i_sram.sram0/AD[3] (CF_SRAM_1024x32)
                                              1.762352   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.493923   19.837513   library setup time
                                             19.837513   data required time
---------------------------------------------------------------------------------------------
                                             19.837513   data required time
                                             -1.762352   data arrival time
---------------------------------------------------------------------------------------------
                                             18.075161   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002276    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.036519    0.346272    1.346282 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.036519    0.000008    1.346290 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038914    0.062150    0.129900    1.476190 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062174    0.001135    1.477326 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603532    0.298736    0.187920    1.665245 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.341745    0.086336    1.751581 ^ i_sram.sram6/R_WB (CF_SRAM_1024x32)
                                              1.751581   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873   20.577633 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327633   clock uncertainty
                                  0.000000   20.327633   clock reconvergence pessimism
                                 -0.487725   19.839909   library setup time
                                             19.839909   data required time
---------------------------------------------------------------------------------------------
                                             19.839909   data required time
                                             -1.751581   data arrival time
---------------------------------------------------------------------------------------------
                                             18.088327   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002276    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.036519    0.346272    1.346282 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.036519    0.000008    1.346290 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038914    0.062150    0.129900    1.476190 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062174    0.001135    1.477326 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603532    0.298736    0.187920    1.665245 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.343701    0.088435    1.753681 ^ i_sram.sram7/R_WB (CF_SRAM_1024x32)
                                              1.753681   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034   20.131531 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379229   20.510759 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814   20.581573 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331575   clock uncertainty
                                  0.000000   20.331575   clock reconvergence pessimism
                                 -0.487911   19.843664   library setup time
                                             19.843664   data required time
---------------------------------------------------------------------------------------------
                                             19.843664   data required time
                                             -1.753681   data arrival time
---------------------------------------------------------------------------------------------
                                             18.089981   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002276    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.036519    0.346272    1.346282 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.036519    0.000008    1.346290 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038914    0.062150    0.129900    1.476190 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062174    0.001135    1.477326 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603532    0.298736    0.187920    1.665245 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.328625    0.071537    1.736783 ^ i_sram.sram1/R_WB (CF_SRAM_1024x32)
                                              1.736783   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080417   20.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.324472   clock uncertainty
                                  0.000000   20.324472   clock reconvergence pessimism
                                 -0.487107   19.837366   library setup time
                                             19.837366   data required time
---------------------------------------------------------------------------------------------
                                             19.837366   data required time
                                             -1.736783   data arrival time
---------------------------------------------------------------------------------------------
                                             18.100582   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002276    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.036519    0.346272    1.346282 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.036519    0.000008    1.346290 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038914    0.062150    0.129900    1.476190 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062174    0.001135    1.477326 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603532    0.298736    0.187920    1.665245 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.337846    0.082077    1.747322 ^ i_sram.sram5/R_WB (CF_SRAM_1024x32)
                                              1.747322   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440   20.591496 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.341496   clock uncertainty
                                  0.000000   20.341496   clock reconvergence pessimism
                                 -0.488019   19.853477   library setup time
                                             19.853477   data required time
---------------------------------------------------------------------------------------------
                                             19.853477   data required time
                                             -1.747322   data arrival time
---------------------------------------------------------------------------------------------
                                             18.106155   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002276    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.036519    0.346272    1.346282 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.036519    0.000008    1.346290 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038914    0.062150    0.129900    1.476190 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062174    0.001135    1.477326 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603532    0.298736    0.187920    1.665245 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.313748    0.051909    1.717154 ^ i_sram.sram4/R_WB (CF_SRAM_1024x32)
                                              1.717154   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210   20.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.347265   clock uncertainty
                                  0.000000   20.347265   clock reconvergence pessimism
                                 -0.486213   19.861053   library setup time
                                             19.861053   data required time
---------------------------------------------------------------------------------------------
                                             19.861053   data required time
                                             -1.717154   data arrival time
---------------------------------------------------------------------------------------------
                                             18.143900   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002276    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.036519    0.346272    1.346282 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.036519    0.000008    1.346290 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038914    0.062150    0.129900    1.476190 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062174    0.001135    1.477326 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603532    0.298736    0.187920    1.665245 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.301951    0.026735    1.691980 ^ i_sram.sram0/R_WB (CF_SRAM_1024x32)
                                              1.691980   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381   20.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.331436   clock uncertainty
                                  0.000000   20.331436   clock reconvergence pessimism
                                 -0.485101   19.846336   library setup time
                                             19.846336   data required time
---------------------------------------------------------------------------------------------
                                             19.846336   data required time
                                             -1.691980   data arrival time
---------------------------------------------------------------------------------------------
                                             18.154356   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002685    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000022    0.000011    1.000011 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.074288    0.171621    0.169792    1.169803 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.173342    0.013832    1.183634 ^ _378_/B (sky130_fd_sc_hd__and2_2)
     3    0.042378    0.164489    0.208766    1.392400 ^ _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.164643    0.004129    1.396529 ^ _674_/D (sky130_fd_sc_hd__dfrtp_1)
                                              1.396529   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.528227    0.084180   20.578236 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   20.328236   clock uncertainty
                                  0.000000   20.328236   clock reconvergence pessimism
                                 -0.028926   20.299309   library setup time
                                             20.299309   data required time
---------------------------------------------------------------------------------------------
                                             20.299309   data required time
                                             -1.396529   data arrival time
---------------------------------------------------------------------------------------------
                                             18.902781   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _674_ (recovery check against rising-edge clock wb_clk_i)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002081    0.000000    0.000000    1.000000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000016    0.000008    1.000008 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002130    0.036485    0.346224    1.346232 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.036485    0.000008    1.346240 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.009638    0.042607    0.080437    1.426677 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.042609    0.000320    1.426997 v _377_/A (sky130_fd_sc_hd__inv_2)
     1    0.015631    0.057316    0.062747    1.489745 ^ _377_/Y (sky130_fd_sc_hd__inv_2)
                                                         _000_ (net)
                      0.057329    0.000716    1.490460 ^ _674_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              1.490460   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126374    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006782   20.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119714   20.126497 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007802   20.134298 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359757   20.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.528227    0.084180   20.578236 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   20.328236   clock uncertainty
                                  0.000000   20.328236   clock reconvergence pessimism
                                  0.209245   20.537481   library recovery time
                                             20.537481   data required time
---------------------------------------------------------------------------------------------
                                             20.537481   data required time
                                             -1.490460   data arrival time
---------------------------------------------------------------------------------------------
                                             19.047020   slack (MET)



