

================================================================
== Vitis HLS Report for 'maxPool_1'
================================================================
* Date:           Tue May 31 15:50:21 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MagicWand
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.549 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      249|    29713|  2.490 us|  0.297 ms|  249|  29713|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                      |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +----------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_83_1     |      248|    29712|  31 ~ 3714|          -|          -|        8|        no|
        | + VITIS_LOOP_85_2    |       29|     3712|         29|          -|          -|  1 ~ 128|        no|
        |  ++ VITIS_LOOP_91_3  |       15|       15|          5|          -|          -|        3|        no|
        +----------------------+---------+---------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     626|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|      94|      84|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     170|    -|
|Register         |        -|     -|     260|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     354|     880|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+----+----+----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------------+-------------------------+---------+----+----+----+-----+
    |mul_7ns_9ns_15_1_1_U15       |mul_7ns_9ns_15_1_1       |        0|   0|   0|  48|    0|
    |urem_7ns_3ns_2_11_seq_1_U16  |urem_7ns_3ns_2_11_seq_1  |        0|   0|  94|  36|    0|
    +-----------------------------+-------------------------+---------+----+----+----+-----+
    |Total                        |                         |        0|   0|  94|  84|    0|
    +-----------------------------+-------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln83_fu_195_p2         |         +|   0|  0|  12|           4|           1|
    |add_ln85_fu_213_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln87_fu_237_p2         |         +|   0|  0|  15|           8|           8|
    |add_ln91_fu_314_p2         |         +|   0|  0|   9|           2|           1|
    |add_ln93_fu_337_p2         |         +|   0|  0|  19|          12|          12|
    |arrayidx121_sum_fu_273_p2  |         +|   0|  0|  16|           9|           9|
    |tmp3_fu_324_p2             |         +|   0|  0|  16|           9|           9|
    |empty_36_fu_303_p2         |         -|   0|  0|  16|           9|           9|
    |and_ln18_1_fu_560_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln18_2_fu_566_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln18_3_fu_599_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln18_4_fu_611_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln18_5_fu_648_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln18_fu_459_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln25_1_fu_465_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln25_2_fu_477_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln25_3_fu_580_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln25_4_fu_586_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln25_fu_417_p2         |       and|   0|  0|   2|           1|           1|
    |icmp_ln1003_1_fu_411_p2    |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln1003_2_fu_423_p2    |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln1003_3_fu_429_p2    |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln1003_4_fu_435_p2    |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln1003_5_fu_447_p2    |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln1003_fu_405_p2      |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln1007_fu_453_p2      |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln83_fu_189_p2        |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln87_fu_243_p2        |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln88_fu_286_p2        |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln91_fu_308_p2        |      icmp|   0|  0|   8|           2|           2|
    |ymaggreater_fu_528_p2      |      icmp|   0|  0|  29|          64|          64|
    |or_ln18_1_fu_642_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln18_fu_630_p2          |        or|   0|  0|   2|           1|           1|
    |res_1_fu_554_p3            |    select|   0|  0|  57|           1|          64|
    |res_2_fu_572_p3            |    select|   0|  0|  57|           1|          64|
    |res_3_fu_592_p3            |    select|   0|  0|  57|           1|          64|
    |res_4_fu_617_p3            |    select|   0|  0|  57|           1|          64|
    |res_5_fu_654_p3            |    select|   0|  0|  57|           1|          64|
    |select_ln39_fu_540_p3      |    select|   0|  0|   2|           1|           1|
    |ymaggreater_1_fu_547_p3    |    select|   0|  0|   2|           1|           1|
    |xor_ln1007_fu_441_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln18_1_fu_624_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln18_2_fu_636_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln18_fu_605_p2         |       xor|   0|  0|   2|           2|           1|
    |xor_ln25_fu_471_p2         |       xor|   0|  0|   2|           2|           1|
    |xor_ln39_fu_534_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 626|         369|         477|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  106|         21|    1|         21|
    |conv2221_reg_151  |    9|          2|   32|         64|
    |d_fu_98           |    9|          2|    4|          8|
    |i_reg_129         |    9|          2|    8|         16|
    |j_reg_140         |    9|          2|    2|          4|
    |out_0_address0    |   14|          3|    9|         27|
    |out_0_d0          |   14|          3|   32|         96|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  170|         35|   88|        236|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln83_reg_682         |   4|   0|    4|          0|
    |add_ln85_reg_695         |   8|   0|    8|          0|
    |add_ln91_reg_735         |   2|   0|    2|          0|
    |ap_CS_fsm                |  20|   0|   20|          0|
    |arrayidx121_sum_reg_709  |   9|   0|    9|          0|
    |conv2221_reg_151         |  32|   0|   32|          0|
    |d_fu_98                  |   4|   0|    4|          0|
    |dc_1_reg_770             |  64|   0|   64|          0|
    |dc_reg_763               |  64|   0|   64|          0|
    |empty_35_reg_700         |   7|   0|    7|          0|
    |empty_36_reg_722         |   9|   0|    9|          0|
    |i_reg_129                |   8|   0|    8|          0|
    |j_reg_140                |   2|   0|    2|          0|
    |out_0_addr_reg_717       |   9|   0|    9|          0|
    |p_Result_1_reg_757       |   1|   0|    1|          0|
    |p_Result_s_reg_750       |   1|   0|    1|          0|
    |zext_ln83_1_reg_674      |   4|   0|    9|          5|
    |zext_ln83_reg_669        |   4|   0|   12|          8|
    |zext_ln85_reg_687        |   8|   0|    9|          1|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 260|   0|  274|         14|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|     maxPool.1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|     maxPool.1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|     maxPool.1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|     maxPool.1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|     maxPool.1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|     maxPool.1|  return value|
|grp_fu_1006_p_din0   |  out|   64|  ap_ctrl_hs|     maxPool.1|  return value|
|grp_fu_1006_p_dout0  |   in|   32|  ap_ctrl_hs|     maxPool.1|  return value|
|grp_fu_1006_p_ce     |  out|    1|  ap_ctrl_hs|     maxPool.1|  return value|
|grp_fu_385_p_din0    |  out|   32|  ap_ctrl_hs|     maxPool.1|  return value|
|grp_fu_385_p_dout0   |   in|   64|  ap_ctrl_hs|     maxPool.1|  return value|
|grp_fu_385_p_ce      |  out|    1|  ap_ctrl_hs|     maxPool.1|  return value|
|grp_fu_1009_p_din0   |  out|   32|  ap_ctrl_hs|     maxPool.1|  return value|
|grp_fu_1009_p_dout0  |   in|   64|  ap_ctrl_hs|     maxPool.1|  return value|
|grp_fu_1009_p_ce     |  out|    1|  ap_ctrl_hs|     maxPool.1|  return value|
|m_address0           |  out|   12|   ap_memory|             m|         array|
|m_ce0                |  out|    1|   ap_memory|             m|         array|
|m_q0                 |   in|   32|   ap_memory|             m|         array|
|out_0_address0       |  out|    9|   ap_memory|         out_0|         array|
|out_0_ce0            |  out|    1|   ap_memory|         out_0|         array|
|out_0_we0            |  out|    1|   ap_memory|         out_0|         array|
|out_0_d0             |  out|   32|   ap_memory|         out_0|         array|
|out_0_q0             |   in|   32|   ap_memory|         out_0|         array|
+---------------------+-----+-----+------------+--------------+--------------+

