Analysis & Synthesis report for channelStrip
Sun Apr 12 01:04:29 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for Top-level Entity: |channelStrip
 13. Parameter Settings for User Entity Instance: sineWaveGen:sineWaveGen_0
 14. Parameter Settings for User Entity Instance: lowpass:lowpass_0
 15. Parameter Settings for User Entity Instance: highpass:highpass_0
 16. Parameter Settings for User Entity Instance: outputLevel:outputLevel_0
 17. Parameter Settings for User Entity Instance: pll:pll_0|altpll:altpll_component
 18. Parameter Settings for Inferred Entity Instance: outputLevel:outputLevel_0|lpm_divide:Div0
 19. altpll Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "encodeButton:encodeButton_0"
 21. Port Connectivity Checks: "highpass:highpass_0"
 22. Port Connectivity Checks: "lowpass:lowpass_0"
 23. Port Connectivity Checks: "sineWaveGen:sineWaveGen_0"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Apr 12 01:04:28 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; channelStrip                                ;
; Top-level Entity Name           ; channelStrip                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 462                                         ;
; Total pins                      ; 22                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 73                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; channelStrip       ; channelStrip       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+-----------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                    ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                  ; Library ;
+-----------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; peripherals/kpdecode/kpdecode.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv                    ;         ;
; peripherals/encodeButton/encodeButton.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv            ;         ;
; peripherals/displayMux/displayMux.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/displayMux/displayMux.sv                ;         ;
; peripherals/decodeButton/decodeButton.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/decodeButton/decodeButton.sv            ;         ;
; peripherals/decode7/decode7.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/decode7/decode7.sv                      ;         ;
; peripherals/decode2/decode2.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/decode2/decode2.sv                      ;         ;
; peripherals/colseq/colseq.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/colseq/colseq.sv                        ;         ;
; outputs/outputLevel/outputLevel.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel/outputLevel.sv                  ;         ;
; inputs/sineWaveGen/sineWaveGen.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv                   ;         ;
; filters/verilog-implementation/lowpass/lowpass.sv   ; yes             ; User SystemVerilog HDL File  ; C:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass/lowpass.sv   ;         ;
; filters/verilog-implementation/highpass/highpass.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/highpass/highpass.sv ;         ;
; topLevel/channelStrip.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv                            ;         ;
; altpll.tdf                                          ; yes             ; Megafunction                 ; c:/quartus/quartus/libraries/megafunctions/altpll.tdf                                         ;         ;
; aglobal181.inc                                      ; yes             ; Megafunction                 ; c:/quartus/quartus/libraries/megafunctions/aglobal181.inc                                     ;         ;
; stratix_pll.inc                                     ; yes             ; Megafunction                 ; c:/quartus/quartus/libraries/megafunctions/stratix_pll.inc                                    ;         ;
; stratixii_pll.inc                                   ; yes             ; Megafunction                 ; c:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc                                  ;         ;
; cycloneii_pll.inc                                   ; yes             ; Megafunction                 ; c:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc                                  ;         ;
; db/lab1clk_altpll.v                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/igorg/Desktop/fpga-channel-strip/db/lab1clk_altpll.v                                 ;         ;
; lpm_divide.tdf                                      ; yes             ; Megafunction                 ; c:/quartus/quartus/libraries/megafunctions/lpm_divide.tdf                                     ;         ;
; abs_divider.inc                                     ; yes             ; Megafunction                 ; c:/quartus/quartus/libraries/megafunctions/abs_divider.inc                                    ;         ;
; sign_div_unsign.inc                                 ; yes             ; Megafunction                 ; c:/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc                                ;         ;
; db/lpm_divide_5ro.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/igorg/Desktop/fpga-channel-strip/db/lpm_divide_5ro.tdf                               ;         ;
; db/abs_divider_edg.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/igorg/Desktop/fpga-channel-strip/db/abs_divider_edg.tdf                              ;         ;
; db/alt_u_div_c3f.tdf                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/igorg/Desktop/fpga-channel-strip/db/alt_u_div_c3f.tdf                                ;         ;
; db/lpm_abs_9p9.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/igorg/Desktop/fpga-channel-strip/db/lpm_abs_9p9.tdf                                  ;         ;
+-----------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 6306                                                                                     ;
;                                             ;                                                                                          ;
; Combinational ALUT usage for logic          ; 10832                                                                                    ;
;     -- 7 input functions                    ; 1                                                                                        ;
;     -- 6 input functions                    ; 1752                                                                                     ;
;     -- 5 input functions                    ; 841                                                                                      ;
;     -- 4 input functions                    ; 3702                                                                                     ;
;     -- <=3 input functions                  ; 4536                                                                                     ;
;                                             ;                                                                                          ;
; Dedicated logic registers                   ; 462                                                                                      ;
;                                             ;                                                                                          ;
; I/O pins                                    ; 22                                                                                       ;
;                                             ;                                                                                          ;
; Total DSP Blocks                            ; 73                                                                                       ;
;                                             ;                                                                                          ;
; Total PLLs                                  ; 1                                                                                        ;
;     -- PLLs                                 ; 1                                                                                        ;
;                                             ;                                                                                          ;
; Maximum fan-out node                        ; pll:pll_0|altpll:altpll_component|lab1clk_altpll:auto_generated|wire_generic_pll1_outclk ;
; Maximum fan-out                             ; 463                                                                                      ;
; Total fan-out                               ; 47149                                                                                    ;
; Average fan-out                             ; 4.13                                                                                     ;
+---------------------------------------------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Entity Name     ; Library Name ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |channelStrip                            ; 10832 (2)           ; 462 (2)                   ; 0                 ; 73         ; 22   ; 0            ; |channelStrip                                                                                                                        ; channelStrip    ; work         ;
;    |colseq:colseq_0|                     ; 6 (6)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |channelStrip|colseq:colseq_0                                                                                                        ; colseq          ; work         ;
;    |decode2:decode2_0|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |channelStrip|decode2:decode2_0                                                                                                      ; decode2         ; work         ;
;    |decode7:decode7_0|                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |channelStrip|decode7:decode7_0                                                                                                      ; decode7         ; work         ;
;    |displayMux:displayMux_0|             ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |channelStrip|displayMux:displayMux_0                                                                                                ; displayMux      ; work         ;
;    |highpass:highpass_0|                 ; 436 (436)           ; 162 (162)                 ; 0                 ; 35         ; 0    ; 0            ; |channelStrip|highpass:highpass_0                                                                                                    ; highpass        ; work         ;
;    |lowpass:lowpass_0|                   ; 425 (425)           ; 162 (162)                 ; 0                 ; 34         ; 0    ; 0            ; |channelStrip|lowpass:lowpass_0                                                                                                      ; lowpass         ; work         ;
;    |outputLevel:outputLevel_0|           ; 9853 (4498)         ; 112 (112)                 ; 0                 ; 3          ; 0    ; 0            ; |channelStrip|outputLevel:outputLevel_0                                                                                              ; outputLevel     ; work         ;
;       |lpm_divide:Div0|                  ; 5355 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |channelStrip|outputLevel:outputLevel_0|lpm_divide:Div0                                                                              ; lpm_divide      ; work         ;
;          |lpm_divide_5ro:auto_generated| ; 5355 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |channelStrip|outputLevel:outputLevel_0|lpm_divide:Div0|lpm_divide_5ro:auto_generated                                                ; lpm_divide_5ro  ; work         ;
;             |abs_divider_edg:divider|    ; 5355 (65)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |channelStrip|outputLevel:outputLevel_0|lpm_divide:Div0|lpm_divide_5ro:auto_generated|abs_divider_edg:divider                        ; abs_divider_edg ; work         ;
;                |alt_u_div_c3f:divider|   ; 5210 (5210)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |channelStrip|outputLevel:outputLevel_0|lpm_divide:Div0|lpm_divide_5ro:auto_generated|abs_divider_edg:divider|alt_u_div_c3f:divider  ; alt_u_div_c3f   ; work         ;
;                |lpm_abs_9p9:my_abs_den|  ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |channelStrip|outputLevel:outputLevel_0|lpm_divide:Div0|lpm_divide_5ro:auto_generated|abs_divider_edg:divider|lpm_abs_9p9:my_abs_den ; lpm_abs_9p9     ; work         ;
;                |lpm_abs_9p9:my_abs_num|  ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |channelStrip|outputLevel:outputLevel_0|lpm_divide:Div0|lpm_divide_5ro:auto_generated|abs_divider_edg:divider|lpm_abs_9p9:my_abs_num ; lpm_abs_9p9     ; work         ;
;    |pll:pll_0|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |channelStrip|pll:pll_0                                                                                                              ; pll             ; work         ;
;       |altpll:altpll_component|          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |channelStrip|pll:pll_0|altpll:altpll_component                                                                                      ; altpll          ; work         ;
;          |lab1clk_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |channelStrip|pll:pll_0|altpll:altpll_component|lab1clk_altpll:auto_generated                                                        ; lab1clk_altpll  ; work         ;
;    |sineWaveGen:sineWaveGen_0|           ; 42 (42)             ; 22 (22)                   ; 0                 ; 1          ; 0    ; 0            ; |channelStrip|sineWaveGen:sineWaveGen_0                                                                                              ; sineWaveGen     ; work         ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 19          ;
; Independent 18x18 plus 36         ; 1           ;
; Sum of two 18x18                  ; 9           ;
; Independent 27x27                 ; 44          ;
; Total number of DSP blocks        ; 73          ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 69          ;
; Fixed Point Mixed Sign Multiplier ; 13          ;
+-----------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                ;
+----------------------------------------------------------------+--------------------------------------------------+
; Register name                                                  ; Reason for Removal                               ;
+----------------------------------------------------------------+--------------------------------------------------+
; sineWaveGen:sineWaveGen_0|sample[6..15]                        ; Stuck at GND due to stuck port data_in           ;
; outputLevel:outputLevel_0|inMax[15..33,36,38..49,52..57,60,61] ; Merged with outputLevel:outputLevel_0|inMax[63]  ;
; outputLevel:outputLevel_0|inMax[34,35,37,50,51,58,59]          ; Merged with outputLevel:outputLevel_0|inMax[62]  ;
; outputLevel:outputLevel_0|outMax[16,18,20,22..62]              ; Merged with outputLevel:outputLevel_0|outMax[63] ;
; outputLevel:outputLevel_0|outMax[15,17,19]                     ; Merged with outputLevel:outputLevel_0|outMax[21] ;
; highpass:highpass_0|yn[37..62]                                 ; Merged with highpass:highpass_0|yn[63]           ;
; highpass:highpass_0|y1[37..62]                                 ; Merged with highpass:highpass_0|y1[63]           ;
; highpass:highpass_0|y2[37..62]                                 ; Merged with highpass:highpass_0|y2[63]           ;
; highpass:highpass_0|x0[15..62]                                 ; Merged with highpass:highpass_0|x0[63]           ;
; highpass:highpass_0|x1[15..62]                                 ; Merged with highpass:highpass_0|x1[63]           ;
; highpass:highpass_0|x2[15..62]                                 ; Merged with highpass:highpass_0|x2[63]           ;
; lowpass:lowpass_0|yn[37..62]                                   ; Merged with lowpass:lowpass_0|yn[63]             ;
; lowpass:lowpass_0|y1[37..62]                                   ; Merged with lowpass:lowpass_0|y1[63]             ;
; lowpass:lowpass_0|y2[37..62]                                   ; Merged with lowpass:lowpass_0|y2[63]             ;
; lowpass:lowpass_0|x0[15..62]                                   ; Merged with lowpass:lowpass_0|x0[63]             ;
; lowpass:lowpass_0|x1[15..62]                                   ; Merged with lowpass:lowpass_0|x1[63]             ;
; lowpass:lowpass_0|x2[15..62]                                   ; Merged with lowpass:lowpass_0|x2[63]             ;
; outputLevel:outputLevel_0|inMax[62]                            ; Merged with outputLevel:outputLevel_0|inMax[63]  ;
; outputLevel:outputLevel_0|outMax[21]                           ; Merged with outputLevel:outputLevel_0|outMax[63] ;
; Total Number of Removed Registers = 550                        ;                                                  ;
+----------------------------------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 462   ;
; Number of registers using Synchronous Clear  ; 65    ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 460   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 96    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |channelStrip|highpass:highpass_0|x0[2]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |channelStrip|highpass:highpass_0|highpassOut[6]  ;
; 3:1                ; 60 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |channelStrip|outputLevel:outputLevel_0|level     ;
; 3:1                ; 61 bits   ; 122 LEs       ; 122 LEs              ; 0 LEs                  ; No         ; |channelStrip|outputLevel:outputLevel_0|level     ;
; 3:1                ; 62 bits   ; 124 LEs       ; 124 LEs              ; 0 LEs                  ; No         ; |channelStrip|outputLevel:outputLevel_0|level[62] ;
; 28:1               ; 2 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |channelStrip|displayMux:displayMux_0|Mux1        ;
; 40:1               ; 2 bits    ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |channelStrip|displayMux:displayMux_0|Mux0        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+--------------------------------------------------------+
; Source assignments for Top-level Entity: |channelStrip ;
+-----------------------+-------+------+-----------------+
; Assignment            ; Value ; From ; To              ;
+-----------------------+-------+------+-----------------+
; WEAK_PULL_UP_RESISTOR ; ON    ; -    ; kpr[3]          ;
; WEAK_PULL_UP_RESISTOR ; ON    ; -    ; kpr[2]          ;
; WEAK_PULL_UP_RESISTOR ; ON    ; -    ; kpr[1]          ;
; WEAK_PULL_UP_RESISTOR ; ON    ; -    ; kpr[0]          ;
+-----------------------+-------+------+-----------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sineWaveGen:sineWaveGen_0 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; scale          ; 0.9   ; Signed Float                                  ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lowpass:lowpass_0 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; L              ; 3     ; Signed Integer                        ;
; N              ; 63    ; Signed Integer                        ;
; shift          ; 30    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: highpass:highpass_0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; L              ; 3     ; Signed Integer                          ;
; N              ; 63    ; Signed Integer                          ;
; shift          ; 30    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outputLevel:outputLevel_0 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; samples        ; 12000 ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_0|altpll:altpll_component ;
+-------------------------------+---------------------------+--------------------+
; Parameter Name                ; Value                     ; Type               ;
+-------------------------------+---------------------------+--------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped            ;
; PLL_TYPE                      ; AUTO                      ; Untyped            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=lab1clk ; Untyped            ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped            ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped            ;
; SCAN_CHAIN                    ; LONG                      ; Untyped            ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer     ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped            ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped            ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped            ;
; LOCK_HIGH                     ; 1                         ; Untyped            ;
; LOCK_LOW                      ; 1                         ; Untyped            ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped            ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped            ;
; SKIP_VCO                      ; OFF                       ; Untyped            ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped            ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped            ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped            ;
; BANDWIDTH                     ; 0                         ; Untyped            ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped            ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped            ;
; DOWN_SPREAD                   ; 0                         ; Untyped            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped            ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped            ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped            ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped            ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped            ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped            ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped            ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped            ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped            ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped            ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer     ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped            ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped            ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped            ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped            ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped            ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped            ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped            ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped            ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped            ;
; CLK0_DIVIDE_BY                ; 1041                      ; Signed Integer     ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped            ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped            ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped            ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped            ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped            ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped            ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped            ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped            ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped            ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped            ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped            ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped            ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped            ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped            ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped            ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped            ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped            ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped            ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped            ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped            ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped            ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped            ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped            ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped            ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped            ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped            ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped            ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped            ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped            ;
; DPA_DIVIDER                   ; 0                         ; Untyped            ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped            ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped            ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped            ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped            ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped            ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped            ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped            ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped            ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped            ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped            ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped            ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped            ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped            ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped            ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped            ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped            ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped            ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped            ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped            ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped            ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped            ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped            ;
; VCO_MIN                       ; 0                         ; Untyped            ;
; VCO_MAX                       ; 0                         ; Untyped            ;
; VCO_CENTER                    ; 0                         ; Untyped            ;
; PFD_MIN                       ; 0                         ; Untyped            ;
; PFD_MAX                       ; 0                         ; Untyped            ;
; M_INITIAL                     ; 0                         ; Untyped            ;
; M                             ; 0                         ; Untyped            ;
; N                             ; 1                         ; Untyped            ;
; M2                            ; 1                         ; Untyped            ;
; N2                            ; 1                         ; Untyped            ;
; SS                            ; 1                         ; Untyped            ;
; C0_HIGH                       ; 0                         ; Untyped            ;
; C1_HIGH                       ; 0                         ; Untyped            ;
; C2_HIGH                       ; 0                         ; Untyped            ;
; C3_HIGH                       ; 0                         ; Untyped            ;
; C4_HIGH                       ; 0                         ; Untyped            ;
; C5_HIGH                       ; 0                         ; Untyped            ;
; C6_HIGH                       ; 0                         ; Untyped            ;
; C7_HIGH                       ; 0                         ; Untyped            ;
; C8_HIGH                       ; 0                         ; Untyped            ;
; C9_HIGH                       ; 0                         ; Untyped            ;
; C0_LOW                        ; 0                         ; Untyped            ;
; C1_LOW                        ; 0                         ; Untyped            ;
; C2_LOW                        ; 0                         ; Untyped            ;
; C3_LOW                        ; 0                         ; Untyped            ;
; C4_LOW                        ; 0                         ; Untyped            ;
; C5_LOW                        ; 0                         ; Untyped            ;
; C6_LOW                        ; 0                         ; Untyped            ;
; C7_LOW                        ; 0                         ; Untyped            ;
; C8_LOW                        ; 0                         ; Untyped            ;
; C9_LOW                        ; 0                         ; Untyped            ;
; C0_INITIAL                    ; 0                         ; Untyped            ;
; C1_INITIAL                    ; 0                         ; Untyped            ;
; C2_INITIAL                    ; 0                         ; Untyped            ;
; C3_INITIAL                    ; 0                         ; Untyped            ;
; C4_INITIAL                    ; 0                         ; Untyped            ;
; C5_INITIAL                    ; 0                         ; Untyped            ;
; C6_INITIAL                    ; 0                         ; Untyped            ;
; C7_INITIAL                    ; 0                         ; Untyped            ;
; C8_INITIAL                    ; 0                         ; Untyped            ;
; C9_INITIAL                    ; 0                         ; Untyped            ;
; C0_MODE                       ; BYPASS                    ; Untyped            ;
; C1_MODE                       ; BYPASS                    ; Untyped            ;
; C2_MODE                       ; BYPASS                    ; Untyped            ;
; C3_MODE                       ; BYPASS                    ; Untyped            ;
; C4_MODE                       ; BYPASS                    ; Untyped            ;
; C5_MODE                       ; BYPASS                    ; Untyped            ;
; C6_MODE                       ; BYPASS                    ; Untyped            ;
; C7_MODE                       ; BYPASS                    ; Untyped            ;
; C8_MODE                       ; BYPASS                    ; Untyped            ;
; C9_MODE                       ; BYPASS                    ; Untyped            ;
; C0_PH                         ; 0                         ; Untyped            ;
; C1_PH                         ; 0                         ; Untyped            ;
; C2_PH                         ; 0                         ; Untyped            ;
; C3_PH                         ; 0                         ; Untyped            ;
; C4_PH                         ; 0                         ; Untyped            ;
; C5_PH                         ; 0                         ; Untyped            ;
; C6_PH                         ; 0                         ; Untyped            ;
; C7_PH                         ; 0                         ; Untyped            ;
; C8_PH                         ; 0                         ; Untyped            ;
; C9_PH                         ; 0                         ; Untyped            ;
; L0_HIGH                       ; 1                         ; Untyped            ;
; L1_HIGH                       ; 1                         ; Untyped            ;
; G0_HIGH                       ; 1                         ; Untyped            ;
; G1_HIGH                       ; 1                         ; Untyped            ;
; G2_HIGH                       ; 1                         ; Untyped            ;
; G3_HIGH                       ; 1                         ; Untyped            ;
; E0_HIGH                       ; 1                         ; Untyped            ;
; E1_HIGH                       ; 1                         ; Untyped            ;
; E2_HIGH                       ; 1                         ; Untyped            ;
; E3_HIGH                       ; 1                         ; Untyped            ;
; L0_LOW                        ; 1                         ; Untyped            ;
; L1_LOW                        ; 1                         ; Untyped            ;
; G0_LOW                        ; 1                         ; Untyped            ;
; G1_LOW                        ; 1                         ; Untyped            ;
; G2_LOW                        ; 1                         ; Untyped            ;
; G3_LOW                        ; 1                         ; Untyped            ;
; E0_LOW                        ; 1                         ; Untyped            ;
; E1_LOW                        ; 1                         ; Untyped            ;
; E2_LOW                        ; 1                         ; Untyped            ;
; E3_LOW                        ; 1                         ; Untyped            ;
; L0_INITIAL                    ; 1                         ; Untyped            ;
; L1_INITIAL                    ; 1                         ; Untyped            ;
; G0_INITIAL                    ; 1                         ; Untyped            ;
; G1_INITIAL                    ; 1                         ; Untyped            ;
; G2_INITIAL                    ; 1                         ; Untyped            ;
; G3_INITIAL                    ; 1                         ; Untyped            ;
; E0_INITIAL                    ; 1                         ; Untyped            ;
; E1_INITIAL                    ; 1                         ; Untyped            ;
; E2_INITIAL                    ; 1                         ; Untyped            ;
; E3_INITIAL                    ; 1                         ; Untyped            ;
; L0_MODE                       ; BYPASS                    ; Untyped            ;
; L1_MODE                       ; BYPASS                    ; Untyped            ;
; G0_MODE                       ; BYPASS                    ; Untyped            ;
; G1_MODE                       ; BYPASS                    ; Untyped            ;
; G2_MODE                       ; BYPASS                    ; Untyped            ;
; G3_MODE                       ; BYPASS                    ; Untyped            ;
; E0_MODE                       ; BYPASS                    ; Untyped            ;
; E1_MODE                       ; BYPASS                    ; Untyped            ;
; E2_MODE                       ; BYPASS                    ; Untyped            ;
; E3_MODE                       ; BYPASS                    ; Untyped            ;
; L0_PH                         ; 0                         ; Untyped            ;
; L1_PH                         ; 0                         ; Untyped            ;
; G0_PH                         ; 0                         ; Untyped            ;
; G1_PH                         ; 0                         ; Untyped            ;
; G2_PH                         ; 0                         ; Untyped            ;
; G3_PH                         ; 0                         ; Untyped            ;
; E0_PH                         ; 0                         ; Untyped            ;
; E1_PH                         ; 0                         ; Untyped            ;
; E2_PH                         ; 0                         ; Untyped            ;
; E3_PH                         ; 0                         ; Untyped            ;
; M_PH                          ; 0                         ; Untyped            ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped            ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped            ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped            ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped            ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped            ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped            ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped            ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped            ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped            ;
; CLK0_COUNTER                  ; G0                        ; Untyped            ;
; CLK1_COUNTER                  ; G0                        ; Untyped            ;
; CLK2_COUNTER                  ; G0                        ; Untyped            ;
; CLK3_COUNTER                  ; G0                        ; Untyped            ;
; CLK4_COUNTER                  ; G0                        ; Untyped            ;
; CLK5_COUNTER                  ; G0                        ; Untyped            ;
; CLK6_COUNTER                  ; E0                        ; Untyped            ;
; CLK7_COUNTER                  ; E1                        ; Untyped            ;
; CLK8_COUNTER                  ; E2                        ; Untyped            ;
; CLK9_COUNTER                  ; E3                        ; Untyped            ;
; L0_TIME_DELAY                 ; 0                         ; Untyped            ;
; L1_TIME_DELAY                 ; 0                         ; Untyped            ;
; G0_TIME_DELAY                 ; 0                         ; Untyped            ;
; G1_TIME_DELAY                 ; 0                         ; Untyped            ;
; G2_TIME_DELAY                 ; 0                         ; Untyped            ;
; G3_TIME_DELAY                 ; 0                         ; Untyped            ;
; E0_TIME_DELAY                 ; 0                         ; Untyped            ;
; E1_TIME_DELAY                 ; 0                         ; Untyped            ;
; E2_TIME_DELAY                 ; 0                         ; Untyped            ;
; E3_TIME_DELAY                 ; 0                         ; Untyped            ;
; M_TIME_DELAY                  ; 0                         ; Untyped            ;
; N_TIME_DELAY                  ; 0                         ; Untyped            ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped            ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped            ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped            ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped            ;
; ENABLE0_COUNTER               ; L0                        ; Untyped            ;
; ENABLE1_COUNTER               ; L0                        ; Untyped            ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped            ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped            ;
; LOOP_FILTER_C                 ; 5                         ; Untyped            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped            ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped            ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped            ;
; VCO_POST_SCALE                ; 0                         ; Untyped            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped            ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped            ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped            ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped            ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped            ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped            ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped            ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped            ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped            ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped            ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped            ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped            ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped            ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped            ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped            ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped            ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped            ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped            ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped            ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped            ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped            ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped            ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped            ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped            ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped            ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped            ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped            ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped            ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped            ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped            ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped            ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped            ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped            ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped            ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped            ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped            ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped            ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped            ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped            ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped            ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped            ;
; M_TEST_SOURCE                 ; 5                         ; Untyped            ;
; C0_TEST_SOURCE                ; 5                         ; Untyped            ;
; C1_TEST_SOURCE                ; 5                         ; Untyped            ;
; C2_TEST_SOURCE                ; 5                         ; Untyped            ;
; C3_TEST_SOURCE                ; 5                         ; Untyped            ;
; C4_TEST_SOURCE                ; 5                         ; Untyped            ;
; C5_TEST_SOURCE                ; 5                         ; Untyped            ;
; C6_TEST_SOURCE                ; 5                         ; Untyped            ;
; C7_TEST_SOURCE                ; 5                         ; Untyped            ;
; C8_TEST_SOURCE                ; 5                         ; Untyped            ;
; C9_TEST_SOURCE                ; 5                         ; Untyped            ;
; CBXI_PARAMETER                ; lab1clk_altpll            ; Untyped            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped            ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped            ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped            ;
; DEVICE_FAMILY                 ; Cyclone V                 ; Untyped            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped            ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE     ;
+-------------------------------+---------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: outputLevel:outputLevel_0|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                          ;
; LPM_WIDTHD             ; 64             ; Untyped                                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                          ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_5ro ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:pll_0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "encodeButton:encodeButton_0"                                                                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; freqSelect     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lowpassSelect  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; highpassSelect ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "highpass:highpass_0" ;
+--------+-------+----------+---------------------+
; Port   ; Type  ; Severity ; Details             ;
+--------+-------+----------+---------------------+
; filter ; Input ; Info     ; Stuck at GND        ;
+--------+-------+----------+---------------------+


+------------------------------------------------+
; Port Connectivity Checks: "lowpass:lowpass_0"  ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; filter[2..1] ; Input ; Info     ; Stuck at GND ;
; filter[0]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sineWaveGen:sineWaveGen_0" ;
+------------+-------+----------+-----------------------+
; Port       ; Type  ; Severity ; Details               ;
+------------+-------+----------+-----------------------+
; freq[1..0] ; Input ; Info     ; Stuck at GND          ;
; freq[2]    ; Input ; Info     ; Stuck at VCC          ;
+------------+-------+----------+-----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 462                         ;
;     CLR               ; 330                         ;
;     CLR SCLR          ; 33                          ;
;     CLR SLD           ; 1                           ;
;     ENA CLR SCLR      ; 32                          ;
;     ENA CLR SLD       ; 64                          ;
;     plain             ; 2                           ;
; arriav_lcell_comb     ; 10839                       ;
;     arith             ; 4244                        ;
;         0 data inputs ; 124                         ;
;         1 data inputs ; 154                         ;
;         2 data inputs ; 359                         ;
;         3 data inputs ; 564                         ;
;         4 data inputs ; 2590                        ;
;         5 data inputs ; 453                         ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 5967                        ;
;         1 data inputs ; 68                          ;
;         2 data inputs ; 1930                        ;
;         3 data inputs ; 720                         ;
;         4 data inputs ; 1109                        ;
;         5 data inputs ; 388                         ;
;         6 data inputs ; 1752                        ;
;     shared            ; 627                         ;
;         0 data inputs ; 3                           ;
;         2 data inputs ; 103                         ;
;         3 data inputs ; 518                         ;
;         4 data inputs ; 3                           ;
; arriav_mac            ; 73                          ;
; boundary_port         ; 22                          ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 288.90                      ;
; Average LUT depth     ; 166.21                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:34     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Apr 12 01:02:17 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off channelStrip -c channelStrip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/kpdecode/kpdecode.sv
    Info (12023): Found entity 1: kpdecode File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/encodebutton/encodebutton.sv
    Info (12023): Found entity 1: encodeButton File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/displaymux/displaymux.sv
    Info (12023): Found entity 1: displayMux File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/displayMux/displayMux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/decodebutton/decodebutton.sv
    Info (12023): Found entity 1: decodeButton File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/decodeButton/decodeButton.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/decode7/decode7.sv
    Info (12023): Found entity 1: decode7 File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/decode7/decode7.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/decode2/decode2.sv
    Info (12023): Found entity 1: decode2 File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/decode2/decode2.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/colseq/colseq.sv
    Info (12023): Found entity 1: colseq File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/colseq/colseq.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file outputs/outputlevel/outputlevel.sv
    Info (12023): Found entity 1: outputLevel File: C:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel/outputLevel.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inputs/sinewavegen/sinewavegen.sv
    Info (12023): Found entity 1: sineWaveGen File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file filters/verilog-implementation/lowpass/lowpass.sv
    Info (12023): Found entity 1: lowpass File: C:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass/lowpass.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file filters/verilog-implementation/highpass/highpass.sv
    Info (12023): Found entity 1: highpass File: C:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/highpass/highpass.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clocks/clkdivider/clkdivider.sv
    Info (12023): Found entity 1: clkDivider File: C:/Users/igorg/Desktop/fpga-channel-strip/clocks/clkDivider/clkDivider.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file toplevel/channelstrip.sv
    Info (12023): Found entity 1: channelStrip File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 1
    Info (12023): Found entity 2: pll File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 109
Info (12127): Elaborating entity "channelStrip" for the top level hierarchy
Info (12128): Elaborating entity "sineWaveGen" for hierarchy "sineWaveGen:sineWaveGen_0" File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 49
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(24): truncated value with size 32 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 24
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(43): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 43
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(47): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 47
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(51): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 51
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(55): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 55
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(59): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 59
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(63): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 63
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(67): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 67
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(71): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 71
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(75): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 75
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(79): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 79
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(83): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 83
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(87): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 87
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(91): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 91
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(95): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 95
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(99): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 99
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(103): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 103
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(107): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 107
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(111): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 111
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(115): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 115
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(119): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 119
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(123): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 123
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(127): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 127
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(131): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 131
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(135): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 135
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(139): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 139
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(143): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 143
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(147): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 147
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(151): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 151
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(155): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 155
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(159): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 159
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(163): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 163
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(167): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 167
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(171): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 171
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(175): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 175
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(179): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 179
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(183): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 183
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(187): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 187
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(191): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 191
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(195): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 195
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(199): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 199
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(203): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 203
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(207): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 207
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(211): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 211
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(215): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 215
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(219): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 219
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(223): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 223
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(227): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 227
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(231): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 231
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(235): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 235
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(239): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 239
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(243): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 243
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(247): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 247
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(251): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 251
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(255): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 255
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(259): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 259
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(263): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 263
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(267): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 267
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(271): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 271
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(275): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 275
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(279): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 279
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(283): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 283
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(287): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 287
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(291): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 291
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(295): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 295
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(299): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 299
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(303): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 303
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(307): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 307
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(311): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 311
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(315): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 315
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(319): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 319
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(323): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 323
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(327): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 327
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(331): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 331
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(335): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 335
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(339): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 339
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(343): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 343
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(347): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 347
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(351): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 351
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(355): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 355
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(359): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 359
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(363): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 363
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(367): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 367
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(371): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 371
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(375): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 375
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(379): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 379
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(383): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 383
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(387): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 387
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(391): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 391
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(395): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 395
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(399): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 399
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(403): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 403
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(407): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 407
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(411): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 411
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(415): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 415
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(419): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 419
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(423): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 423
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(427): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 427
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(431): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 431
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(435): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 435
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(439): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 439
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(443): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 443
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(447): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 447
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(451): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 451
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(455): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 455
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(459): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 459
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(463): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 463
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(467): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 467
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(471): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 471
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(475): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 475
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(479): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 479
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(483): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 483
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(487): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 487
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(491): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 491
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(495): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 495
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(499): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 499
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(503): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 503
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(507): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 507
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(511): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 511
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(515): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 515
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(519): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 519
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(523): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 523
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(527): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 527
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(531): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 531
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(535): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 535
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(539): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 539
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(543): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 543
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(547): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 547
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(551): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 551
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(555): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 555
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(559): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 559
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(563): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 563
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(567): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 567
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(571): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 571
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(575): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 575
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(579): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 579
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(583): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 583
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(587): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 587
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(591): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 591
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(595): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 595
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(599): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 599
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(603): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 603
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(607): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 607
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(611): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 611
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(615): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 615
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(619): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 619
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(623): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 623
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(627): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 627
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(631): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 631
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(635): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 635
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(639): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 639
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(643): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 643
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(647): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 647
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(651): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 651
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(655): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 655
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(659): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 659
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(663): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 663
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(667): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 667
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(671): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 671
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(675): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 675
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(679): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 679
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(683): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 683
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(687): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 687
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(691): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 691
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(695): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 695
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(699): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 699
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(703): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 703
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(707): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 707
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(711): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 711
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(715): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 715
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(719): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 719
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(723): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 723
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(727): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 727
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(731): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 731
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(735): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 735
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(739): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 739
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(743): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 743
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(747): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 747
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(751): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 751
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(755): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 755
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(759): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 759
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(763): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 763
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(767): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 767
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(771): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 771
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(775): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 775
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(779): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 779
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(783): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 783
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(787): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 787
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(791): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 791
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(795): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 795
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(799): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 799
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(803): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 803
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(807): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 807
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(811): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 811
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(815): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 815
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(819): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 819
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(823): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 823
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(827): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 827
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(831): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 831
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(835): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 835
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(839): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 839
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(843): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 843
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(847): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 847
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(851): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 851
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(855): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 855
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(859): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 859
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(863): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 863
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(867): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 867
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(871): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 871
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(875): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 875
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(879): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 879
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(883): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 883
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(887): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 887
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(891): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 891
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(895): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 895
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(899): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 899
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(903): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 903
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(907): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 907
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(911): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 911
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(915): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 915
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(919): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 919
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(923): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 923
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(927): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 927
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(931): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 931
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(935): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 935
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(939): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 939
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(943): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 943
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(947): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 947
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(951): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 951
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(955): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 955
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(959): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 959
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(963): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 963
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(967): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 967
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(971): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 971
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(975): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 975
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(979): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 979
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(983): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 983
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(987): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 987
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(991): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 991
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(995): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 995
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(999): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 999
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(1972): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 1972
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(1976): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 1976
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(1980): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 1980
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(1984): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 1984
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(1988): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 1988
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(1992): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 1992
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(1996): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 1996
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2000): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2000
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2004): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2004
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2008): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2008
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2012): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2012
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2016): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2016
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2020): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2020
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2024): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2024
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2028): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2028
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2032): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2032
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2036): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2036
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2040): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2040
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2044): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2044
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2048): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2048
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2052): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2052
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2056): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2056
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2060): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2060
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2064): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2064
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2068): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2068
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2072): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2072
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2076): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2076
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2080): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2080
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2084): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2084
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2088): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2088
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2092): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2092
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2096): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2096
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2100): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2100
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2104): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2104
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2108): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2108
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2112): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2112
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2116): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2116
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2120): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2120
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2124): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2124
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2128): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2128
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2132): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2132
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2136): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2136
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2140): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2140
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2144): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2144
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2148): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2148
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2152): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2152
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2156): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2156
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2160): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2160
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2164): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2164
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2168): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2168
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2172): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2172
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2176): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2176
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2180): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2180
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2184): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2184
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2188): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2188
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2192): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2192
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2196): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2196
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2200): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2200
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2204): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2204
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2208): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2208
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2212): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2212
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2216): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2216
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2220): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2220
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2224): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2224
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2228): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2228
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2232): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2232
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2236): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2236
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2240): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2240
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2244): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2244
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2248): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2248
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2252): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2252
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2256): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2256
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2260): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2260
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2264): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2264
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2268): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2268
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2272): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2272
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2276): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2276
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2280): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2280
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2284): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2284
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2288): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2288
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2292): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2292
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2296): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2296
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2300): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2300
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2304): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2304
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2308): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2308
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2312): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2312
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2316): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2316
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2320): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2320
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2324): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2324
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2328): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2328
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2332): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2332
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2336): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2336
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2340): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2340
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2344): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2344
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2348): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2348
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2352): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2352
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2356): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2356
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2749): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2749
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2753): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2753
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2757): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2757
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2761): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2761
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2765): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2765
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2769): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2769
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2773): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2773
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2777): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2777
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2781): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2781
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2785): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2785
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2789): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2789
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2793): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2793
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2797): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2797
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2801): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2801
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2805): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2805
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2809): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2809
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2813): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2813
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2817): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2817
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2821): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2821
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2825): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2825
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2829): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2829
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2833): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2833
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2837): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2837
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2841): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2841
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2845): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2845
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2849): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2849
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2853): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2853
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2857): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2857
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2861): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2861
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2865): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2865
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2869): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2869
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2873): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2873
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2877): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2877
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2881): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2881
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2885): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2885
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2889): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2889
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2893): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2893
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2897): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2897
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2901): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2901
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2905): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2905
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2909): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2909
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2913): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2913
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2917): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2917
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2921): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2921
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2925): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2925
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2929): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2929
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2933): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2933
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(2937): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 2937
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3142): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3142
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3146): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3146
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3150): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3150
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3154): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3154
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3158): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3158
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3162): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3162
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3166): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3166
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3170): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3170
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3174): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3174
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3178): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3178
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3182): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3182
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3186): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3186
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3190): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3190
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3194): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3194
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3198): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3198
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3202): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3202
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3206): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3206
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3210): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3210
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3214): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3214
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3218): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3218
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3222): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3222
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3226): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3226
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3230): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3230
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3234): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3234
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3238): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3238
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3343): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3343
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3347): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3347
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3351): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3351
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3355): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3355
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3359): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3359
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3363): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3363
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3367): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3367
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3371): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3371
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3375): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3375
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3379): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3379
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3428): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3428
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3432): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3432
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3436): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3436
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3440): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3440
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3444): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3444
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3473): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3473
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3477): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3477
Warning (10230): Verilog HDL assignment warning at sineWaveGen.sv(3481): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv Line: 3481
Info (12128): Elaborating entity "lowpass" for hierarchy "lowpass:lowpass_0" File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 54
Warning (10230): Verilog HDL assignment warning at lowpass.sv(70): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass/lowpass.sv Line: 70
Info (12128): Elaborating entity "highpass" for hierarchy "highpass:highpass_0" File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 59
Warning (10230): Verilog HDL assignment warning at highpass.sv(70): truncated value with size 64 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/highpass/highpass.sv Line: 70
Info (12128): Elaborating entity "outputLevel" for hierarchy "outputLevel:outputLevel_0" File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 63
Warning (10230): Verilog HDL assignment warning at outputLevel.sv(33): truncated value with size 32 to match size of target (4) File: C:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel/outputLevel.sv Line: 33
Warning (10230): Verilog HDL assignment warning at outputLevel.sv(44): truncated value with size 32 to match size of target (4) File: C:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel/outputLevel.sv Line: 44
Warning (10230): Verilog HDL assignment warning at outputLevel.sv(55): truncated value with size 32 to match size of target (4) File: C:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel/outputLevel.sv Line: 55
Warning (10230): Verilog HDL assignment warning at outputLevel.sv(66): truncated value with size 32 to match size of target (4) File: C:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel/outputLevel.sv Line: 66
Warning (10230): Verilog HDL assignment warning at outputLevel.sv(92): truncated value with size 32 to match size of target (16) File: C:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel/outputLevel.sv Line: 92
Info (12128): Elaborating entity "displayMux" for hierarchy "displayMux:displayMux_0" File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 69
Info (12128): Elaborating entity "decode2" for hierarchy "decode2:decode2_0" File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 72
Info (12128): Elaborating entity "decode7" for hierarchy "decode7:decode7_0" File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 76
Warning (10230): Verilog HDL assignment warning at decode7.sv(29): truncated value with size 32 to match size of target (8) File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/decode7/decode7.sv Line: 29
Info (12128): Elaborating entity "colseq" for hierarchy "colseq:colseq_0" File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 81
Info (12128): Elaborating entity "kpdecode" for hierarchy "kpdecode:kpdecode_0" File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 85
Warning (10270): Verilog HDL Case Statement warning at kpdecode.sv(20): incomplete case statement has no default case item File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv Line: 20
Warning (10270): Verilog HDL Case Statement warning at kpdecode.sv(30): incomplete case statement has no default case item File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv Line: 30
Warning (10270): Verilog HDL Case Statement warning at kpdecode.sv(40): incomplete case statement has no default case item File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv Line: 40
Warning (10270): Verilog HDL Case Statement warning at kpdecode.sv(50): incomplete case statement has no default case item File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv Line: 50
Warning (10270): Verilog HDL Case Statement warning at kpdecode.sv(16): incomplete case statement has no default case item File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv Line: 16
Info (12128): Elaborating entity "decodeButton" for hierarchy "decodeButton:decodeButton_0" File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 88
Info (12128): Elaborating entity "encodeButton" for hierarchy "encodeButton:encodeButton_0" File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 93
Warning (10240): Verilog HDL Always Construct warning at encodeButton.sv(6): inferring latch(es) for variable "freqSelect", which holds its previous value in one or more paths through the always construct File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at encodeButton.sv(6): inferring latch(es) for variable "lowpassSelect", which holds its previous value in one or more paths through the always construct File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at encodeButton.sv(6): inferring latch(es) for variable "highpassSelect", which holds its previous value in one or more paths through the always construct File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv Line: 6
Info (10041): Inferred latch for "highpassSelect[0]" at encodeButton.sv(6) File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv Line: 6
Info (10041): Inferred latch for "highpassSelect[1]" at encodeButton.sv(6) File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv Line: 6
Info (10041): Inferred latch for "highpassSelect[2]" at encodeButton.sv(6) File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv Line: 6
Info (10041): Inferred latch for "lowpassSelect[0]" at encodeButton.sv(6) File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv Line: 6
Info (10041): Inferred latch for "lowpassSelect[1]" at encodeButton.sv(6) File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv Line: 6
Info (10041): Inferred latch for "lowpassSelect[2]" at encodeButton.sv(6) File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv Line: 6
Info (10041): Inferred latch for "freqSelect[0]" at encodeButton.sv(6) File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv Line: 6
Info (10041): Inferred latch for "freqSelect[1]" at encodeButton.sv(6) File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv Line: 6
Info (10041): Inferred latch for "freqSelect[2]" at encodeButton.sv(6) File: C:/Users/igorg/Desktop/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv Line: 6
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_0" File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 96
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_0|altpll:altpll_component" File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 133
Info (12130): Elaborated megafunction instantiation "pll:pll_0|altpll:altpll_component" File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 133
Info (12133): Instantiated megafunction "pll:pll_0|altpll:altpll_component" with the following parameter: File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 133
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1041"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=lab1clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/lab1clk_altpll.v
    Info (12023): Found entity 1: lab1clk_altpll File: C:/Users/igorg/Desktop/fpga-channel-strip/db/lab1clk_altpll.v Line: 29
Info (12128): Elaborating entity "lab1clk_altpll" for hierarchy "pll:pll_0|altpll:altpll_component|lab1clk_altpll:auto_generated" File: c:/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "outputLevel:outputLevel_0|Div0" File: C:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel/outputLevel.sv Line: 99
Info (12130): Elaborated megafunction instantiation "outputLevel:outputLevel_0|lpm_divide:Div0" File: C:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel/outputLevel.sv Line: 99
Info (12133): Instantiated megafunction "outputLevel:outputLevel_0|lpm_divide:Div0" with the following parameter: File: C:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel/outputLevel.sv Line: 99
    Info (12134): Parameter "LPM_WIDTHN" = "64"
    Info (12134): Parameter "LPM_WIDTHD" = "64"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5ro.tdf
    Info (12023): Found entity 1: lpm_divide_5ro File: C:/Users/igorg/Desktop/fpga-channel-strip/db/lpm_divide_5ro.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_edg.tdf
    Info (12023): Found entity 1: abs_divider_edg File: C:/Users/igorg/Desktop/fpga-channel-strip/db/abs_divider_edg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c3f.tdf
    Info (12023): Found entity 1: alt_u_div_c3f File: C:/Users/igorg/Desktop/fpga-channel-strip/db/alt_u_div_c3f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_9p9.tdf
    Info (12023): Found entity 1: lpm_abs_9p9 File: C:/Users/igorg/Desktop/fpga-channel-strip/db/lpm_abs_9p9.tdf Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/igorg/Desktop/fpga-channel-strip/output_files/channelStrip.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:pll_0|altpll:altpll_component|lab1clk_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/igorg/Desktop/fpga-channel-strip/db/lab1clk_altpll.v Line: 60
    Info: Must be connected
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "kpr[0]" File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 3
    Warning (15610): No output dependent on input pin "kpr[1]" File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 3
    Warning (15610): No output dependent on input pin "kpr[2]" File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 3
    Warning (15610): No output dependent on input pin "kpr[3]" File: C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv Line: 3
Info (21057): Implemented 11189 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 11093 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 73 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 452 warnings
    Info: Peak virtual memory: 4973 megabytes
    Info: Processing ended: Sun Apr 12 01:04:29 2020
    Info: Elapsed time: 00:02:12
    Info: Total CPU time (on all processors): 00:02:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/igorg/Desktop/fpga-channel-strip/output_files/channelStrip.map.smsg.


