

================================================================
== Vitis HLS Report for 'conv1_Pipeline_BW6'
================================================================
* Date:           Wed Nov  1 16:45:21 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.046 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BW      |      255|      255|         1|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     49|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      10|     76|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln81_fu_190_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln83_fu_200_p2   |         +|   0|  0|  19|          12|          12|
    |icmp_ln81_fu_184_p2  |      icmp|   0|  0|  15|           8|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  49|          28|          15|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_w_2  |   9|          2|    8|         16|
    |w_fu_62               |   9|          2|    8|         16|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   17|         34|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |w_fu_62      |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 10|   0|   10|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                        conv1_Pipeline_BW6|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                        conv1_Pipeline_BW6|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                        conv1_Pipeline_BW6|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                        conv1_Pipeline_BW6|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                        conv1_Pipeline_BW6|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                        conv1_Pipeline_BW6|  return value|
|sub_ln83                                                           |   in|   12|     ap_none|                                                  sub_ln83|        scalar|
|trunc_ln14                                                         |   in|    3|     ap_none|                                                trunc_ln14|        scalar|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.04>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 4 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln14_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln14"   --->   Operation 5 'read' 'trunc_ln14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sub_ln83_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub_ln83"   --->   Operation 6 'read' 'sub_ln83_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %w"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i51"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w_2 = load i8 %w" [src/conv1.cpp:81->src/conv1.cpp:72]   --->   Operation 9 'load' 'w_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.76ns)   --->   "%icmp_ln81 = icmp_eq  i8 %w_2, i8 255" [src/conv1.cpp:81->src/conv1.cpp:72]   --->   Operation 11 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.76ns)   --->   "%add_ln81 = add i8 %w_2, i8 1" [src/conv1.cpp:81->src/conv1.cpp:72]   --->   Operation 12 'add' 'add_ln81' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %for.inc.i51.split, void %for.inc13.i.exitStub" [src/conv1.cpp:81->src/conv1.cpp:72]   --->   Operation 13 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i8 %w_2" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 14 'zext' 'zext_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.80ns)   --->   "%add_ln83 = add i12 %sub_ln83_read, i12 %zext_ln83" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 15 'add' 'add_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln83_3 = zext i12 %add_ln83" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 16 'zext' 'zext_ln83_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i64 0, i64 %zext_ln83_3" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 17 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %zext_ln83_3" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 18 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %zext_ln83_3" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 19 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %zext_ln83_3" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 20 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %zext_ln83_3" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 21 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %zext_ln83_3" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 22 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln83_3" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 23 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:81->src/conv1.cpp:72]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/conv1.cpp:81->src/conv1.cpp:72]   --->   Operation 25 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.73ns)   --->   "%switch_ln83 = switch i3 %trunc_ln14_read, void %arrayidx1223.i.case.0, i3 6, void %arrayidx1223.i.case.6, i3 1, void %arrayidx1223.i.case.1, i3 2, void %arrayidx1223.i.case.2, i3 3, void %arrayidx1223.i.case.3, i3 4, void %arrayidx1223.i.case.4, i3 5, void %arrayidx1223.i.case.5" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 26 'switch' 'switch_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.73>
ST_1 : Operation 27 [1/1] (1.23ns)   --->   "%store_ln83 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 27 'store' 'store_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln83 = br void %arrayidx1223.i.exit" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 28 'br' 'br_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 5)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.23ns)   --->   "%store_ln83 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 29 'store' 'store_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln83 = br void %arrayidx1223.i.exit" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 30 'br' 'br_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 4)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.23ns)   --->   "%store_ln83 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 31 'store' 'store_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln83 = br void %arrayidx1223.i.exit" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 32 'br' 'br_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 3)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.23ns)   --->   "%store_ln83 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 33 'store' 'store_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln83 = br void %arrayidx1223.i.exit" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 34 'br' 'br_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 2)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.23ns)   --->   "%store_ln83 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 35 'store' 'store_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln83 = br void %arrayidx1223.i.exit" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 36 'br' 'br_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.23ns)   --->   "%store_ln83 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 37 'store' 'store_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln83 = br void %arrayidx1223.i.exit" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 38 'br' 'br_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 6)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.23ns)   --->   "%store_ln83 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 39 'store' 'store_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 7) | (!icmp_ln81 & trunc_ln14_read == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln83 = br void %arrayidx1223.i.exit" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 40 'br' 'br_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 7) | (!icmp_ln81 & trunc_ln14_read == 0)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln81 = store i8 %add_ln81, i8 %w" [src/conv1.cpp:81->src/conv1.cpp:72]   --->   Operation 41 'store' 'store_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc.i51" [src/conv1.cpp:81->src/conv1.cpp:72]   --->   Operation 42 'br' 'br_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln83]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w                                                         (alloca           ) [ 01]
trunc_ln14_read                                           (read             ) [ 01]
sub_ln83_read                                             (read             ) [ 00]
store_ln0                                                 (store            ) [ 00]
br_ln0                                                    (br               ) [ 00]
w_2                                                       (load             ) [ 00]
specpipeline_ln0                                          (specpipeline     ) [ 00]
icmp_ln81                                                 (icmp             ) [ 01]
add_ln81                                                  (add              ) [ 00]
br_ln81                                                   (br               ) [ 00]
zext_ln83                                                 (zext             ) [ 00]
add_ln83                                                  (add              ) [ 00]
zext_ln83_3                                               (zext             ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38 (getelementptr    ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39 (getelementptr    ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40 (getelementptr    ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41 (getelementptr    ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42 (getelementptr    ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43 (getelementptr    ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44 (getelementptr    ) [ 00]
speclooptripcount_ln81                                    (speclooptripcount) [ 00]
specloopname_ln81                                         (specloopname     ) [ 00]
switch_ln83                                               (switch           ) [ 00]
store_ln83                                                (store            ) [ 00]
br_ln83                                                   (br               ) [ 00]
store_ln83                                                (store            ) [ 00]
br_ln83                                                   (br               ) [ 00]
store_ln83                                                (store            ) [ 00]
br_ln83                                                   (br               ) [ 00]
store_ln83                                                (store            ) [ 00]
br_ln83                                                   (br               ) [ 00]
store_ln83                                                (store            ) [ 00]
br_ln83                                                   (br               ) [ 00]
store_ln83                                                (store            ) [ 00]
br_ln83                                                   (br               ) [ 00]
store_ln83                                                (store            ) [ 00]
br_ln83                                                   (br               ) [ 00]
store_ln81                                                (store            ) [ 00]
br_ln81                                                   (br               ) [ 00]
ret_ln0                                                   (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln83">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln83"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="w_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="trunc_ln14_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="3" slack="0"/>
<pin id="68" dir="0" index="1" bw="3" slack="0"/>
<pin id="69" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln14_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sub_ln83_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="12" slack="0"/>
<pin id="74" dir="0" index="1" bw="12" slack="0"/>
<pin id="75" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln83_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="12" slack="0"/>
<pin id="82" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="12" slack="0"/>
<pin id="89" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="12" slack="0"/>
<pin id="96" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="12" slack="0"/>
<pin id="103" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="12" slack="0"/>
<pin id="110" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="12" slack="0"/>
<pin id="117" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="12" slack="0"/>
<pin id="124" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln83_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="12" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln83_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln83_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="12" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln83_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="12" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln83_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="12" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln83_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln83_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="12" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln0_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="w_2_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln81_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln81_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln83_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln83_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln83_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_3/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln81_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="w_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="38" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="38" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="38" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="60" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="113" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="60" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="106" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="60" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="99" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="153"><net_src comp="60" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="92" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="60" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="161"><net_src comp="85" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="167"><net_src comp="60" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="120" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="174"><net_src comp="60" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="78" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="181" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="181" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="72" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="215"><net_src comp="206" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="221"><net_src comp="190" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="62" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="217" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 | {1 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 | {1 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 | {1 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 | {1 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 | {1 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {1 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {1 }
 - Input state : 
	Port: conv1_Pipeline_BW6 : sub_ln83 | {1 }
	Port: conv1_Pipeline_BW6 : trunc_ln14 | {1 }
	Port: conv1_Pipeline_BW6 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 | {}
	Port: conv1_Pipeline_BW6 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 | {}
	Port: conv1_Pipeline_BW6 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 | {}
	Port: conv1_Pipeline_BW6 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 | {}
	Port: conv1_Pipeline_BW6 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 | {}
	Port: conv1_Pipeline_BW6 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {}
	Port: conv1_Pipeline_BW6 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		w_2 : 1
		icmp_ln81 : 2
		add_ln81 : 2
		br_ln81 : 3
		zext_ln83 : 2
		add_ln83 : 3
		zext_ln83_3 : 4
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44 : 5
		store_ln83 : 6
		store_ln83 : 6
		store_ln83 : 6
		store_ln83 : 6
		store_ln83 : 6
		store_ln83 : 6
		store_ln83 : 6
		store_ln81 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln81_fu_190      |    0    |    15   |
|          |       add_ln83_fu_200      |    0    |    19   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln81_fu_184      |    0    |    15   |
|----------|----------------------------|---------|---------|
|   read   | trunc_ln14_read_read_fu_66 |    0    |    0    |
|          |  sub_ln83_read_read_fu_72  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln83_fu_196      |    0    |    0    |
|          |     zext_ln83_3_fu_206     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    49   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|w_reg_222|    8   |
+---------+--------+
|  Total  |    8   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   49   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    8   |    -   |
+-----------+--------+--------+
|   Total   |    8   |   49   |
+-----------+--------+--------+
