
*** Running vivado
    with args -log lab4_my_dma_0_6.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab4_my_dma_0_6.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab4_my_dma_0_6.tcl -notrace
Command: synth_design -top lab4_my_dma_0_6 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3432 
WARNING: [Synth 8-2507] parameter declaration becomes local in my_dma_v1_0_M00_AXI with formal parameter declaration list [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:186]
WARNING: [Synth 8-992] hw_active is already implicitly declared earlier [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0.v:202]
WARNING: [Synth 8-992] dst_addr is already implicitly declared earlier [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0.v:203]
WARNING: [Synth 8-992] src_addr is already implicitly declared earlier [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0.v:204]
WARNING: [Synth 8-992] len_copy is already implicitly declared earlier [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0.v:205]
WARNING: [Synth 8-992] hw_done is already implicitly declared earlier [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0.v:206]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 375.078 ; gain = 90.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab4_my_dma_0_6' [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_my_dma_0_6/synth/lab4_my_dma_0_6.v:56]
INFO: [Synth 8-638] synthesizing module 'my_dma_v1_0' [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_dma_v1_0_S00_AXI' [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_S00_AXI.v:235]
INFO: [Synth 8-226] default block is never used [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_S00_AXI.v:379]
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_S00_AXI.v:225]
INFO: [Synth 8-256] done synthesizing module 'my_dma_v1_0_S00_AXI' (1#1) [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'my_dma_v1_0_M00_AXI' [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_READ bound to: 2'b01 
	Parameter INIT_WRITE bound to: 2'b10 
	Parameter COPY_DONE bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:189]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:203]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:224]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:225]
WARNING: [Synth 8-324] index 16 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 17 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 18 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 19 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 20 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 21 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 22 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 23 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 24 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 25 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 26 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 27 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 28 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 29 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 30 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 31 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
INFO: [Synth 8-226] default block is never used [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:637]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:608]
INFO: [Synth 8-256] done synthesizing module 'my_dma_v1_0_M00_AXI' (2#1) [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'my_dma_v1_0' (3#1) [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'lab4_my_dma_0_6' (4#1) [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_my_dma_0_6/synth/lab4_my_dma_0_6.v:56]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RUSER[3]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RUSER[2]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RUSER[1]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design my_dma_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design my_dma_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design my_dma_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design my_dma_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 403.883 ; gain = 118.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 403.883 ; gain = 118.863
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 721.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 721.586 ; gain = 436.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 721.586 ; gain = 436.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 721.586 ; gain = 436.566
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "buffer_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_wdata" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "total_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "buffer" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element read_index_reg was removed.  [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:564]
WARNING: [Synth 8-327] inferring latch for variable 'axi_wdata_reg' [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:252]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 721.586 ; gain = 436.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 23    
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 5     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 9     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_dma_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module my_dma_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 18    
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 9     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:235]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:262]
WARNING: [Synth 8-6014] Unused sequential element read_index_reg was removed.  [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:564]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RUSER[3]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RUSER[2]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RUSER[1]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design lab4_my_dma_0_6 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design lab4_my_dma_0_6 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design lab4_my_dma_0_6 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design lab4_my_dma_0_6 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design lab4_my_dma_0_6 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design lab4_my_dma_0_6 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/my_dma_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/my_dma_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/my_dma_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/my_dma_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/my_dma_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/my_dma_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/my_dma_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module lab4_my_dma_0_6.
INFO: [Synth 8-3332] Sequential element (inst/my_dma_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module lab4_my_dma_0_6.
INFO: [Synth 8-3332] Sequential element (inst/my_dma_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module lab4_my_dma_0_6.
INFO: [Synth 8-3332] Sequential element (inst/my_dma_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module lab4_my_dma_0_6.
INFO: [Synth 8-3332] Sequential element (inst/my_dma_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module lab4_my_dma_0_6.
INFO: [Synth 8-3332] Sequential element (inst/my_dma_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module lab4_my_dma_0_6.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 721.586 ; gain = 436.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 721.586 ; gain = 436.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 721.586 ; gain = 436.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 724.879 ; gain = 439.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 724.879 ; gain = 439.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 724.879 ; gain = 439.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 724.879 ; gain = 439.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 724.879 ; gain = 439.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 724.879 ; gain = 439.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 724.879 ; gain = 439.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    31|
|2     |LUT1   |     5|
|3     |LUT2   |    14|
|4     |LUT3   |    18|
|5     |LUT4   |    42|
|6     |LUT5   |    87|
|7     |LUT6   |   274|
|8     |MUXF7  |    65|
|9     |MUXF8  |    32|
|10    |FDRE   |   789|
|11    |FDSE   |     1|
|12    |LDC    |    32|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |  1390|
|2     |  inst                       |my_dma_v1_0         |  1390|
|3     |    my_dma_v1_0_M00_AXI_inst |my_dma_v1_0_M00_AXI |  1151|
|4     |    my_dma_v1_0_S00_AXI_inst |my_dma_v1_0_S00_AXI |   239|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 724.879 ; gain = 439.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 724.879 ; gain = 122.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 724.879 ; gain = 439.859
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'lab4_my_dma_0_6' is not ideal for floorplanning, since the cellview 'my_dma_v1_0_M00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LDC => LDCE: 32 instances

54 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 726.848 ; gain = 446.461
INFO: [Common 17-1381] The checkpoint 'D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1/lab4_my_dma_0_6.dcp' has been generated.
