Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 15:11:14 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 99 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 79 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.849        0.000                      0                 2495        0.046        0.000                      0                 2495        3.225        0.000                       0                   899  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.849        0.000                      0                 2495        0.046        0.000                      0                 2495        3.225        0.000                       0                   899  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 1.455ns (36.077%)  route 2.578ns (63.923%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.037     0.037    fsm6/clk
    SLICE_X40Y26         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm6/out_reg[2]/Q
                         net (fo=15, routed)          0.309     0.444    fsm6/fsm6_out[2]
    SLICE_X40Y26         LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.200     0.644 f  fsm6/out[0]_i_3__0/O
                         net (fo=5, routed)           0.273     0.917    fsm5/out_reg[0]_10
    SLICE_X40Y26         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     0.981 f  fsm5/r_int0_addr0[3]_INST_0_i_9/O
                         net (fo=5, routed)           0.107     1.088    fsm2/out_reg[0]_0
    SLICE_X41Y26         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.188 f  fsm2/running_i_2/O
                         net (fo=143, routed)         0.661     1.849    add2/out_reg[31]
    SLICE_X43Y17         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.028 r  add2/dividend[7]_i_34/O
                         net (fo=1, routed)           0.014     2.042    add2/dividend[7]_i_34_n_1
    SLICE_X43Y17         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.283 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.311    add2/dividend_reg[7]_i_18_n_1
    SLICE_X43Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.456 f  add2/dividend_reg[15]_i_18/O[5]
                         net (fo=3, routed)           0.364     2.820    add2/out[13]
    SLICE_X45Y20         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     2.918 f  add2/out[31]_i_11/O
                         net (fo=1, routed)           0.143     3.061    add2/out[31]_i_11_n_1
    SLICE_X45Y20         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.243 f  add2/out[31]_i_5/O
                         net (fo=2, routed)           0.116     3.359    add2/out[31]_i_5_n_1
    SLICE_X45Y21         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.507 r  add2/out[31]_i_1/O
                         net (fo=32, routed)          0.563     4.070    div_pipe0/out_reg[31]_0
    SLICE_X40Y15         FDRE                                         r  div_pipe0/out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=962, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X40Y15         FDRE                                         r  div_pipe0/out_reg[0]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y15         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 1.455ns (36.077%)  route 2.578ns (63.923%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.037     0.037    fsm6/clk
    SLICE_X40Y26         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm6/out_reg[2]/Q
                         net (fo=15, routed)          0.309     0.444    fsm6/fsm6_out[2]
    SLICE_X40Y26         LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.200     0.644 f  fsm6/out[0]_i_3__0/O
                         net (fo=5, routed)           0.273     0.917    fsm5/out_reg[0]_10
    SLICE_X40Y26         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     0.981 f  fsm5/r_int0_addr0[3]_INST_0_i_9/O
                         net (fo=5, routed)           0.107     1.088    fsm2/out_reg[0]_0
    SLICE_X41Y26         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.188 f  fsm2/running_i_2/O
                         net (fo=143, routed)         0.661     1.849    add2/out_reg[31]
    SLICE_X43Y17         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.028 r  add2/dividend[7]_i_34/O
                         net (fo=1, routed)           0.014     2.042    add2/dividend[7]_i_34_n_1
    SLICE_X43Y17         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.283 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.311    add2/dividend_reg[7]_i_18_n_1
    SLICE_X43Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.456 f  add2/dividend_reg[15]_i_18/O[5]
                         net (fo=3, routed)           0.364     2.820    add2/out[13]
    SLICE_X45Y20         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     2.918 f  add2/out[31]_i_11/O
                         net (fo=1, routed)           0.143     3.061    add2/out[31]_i_11_n_1
    SLICE_X45Y20         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.243 f  add2/out[31]_i_5/O
                         net (fo=2, routed)           0.116     3.359    add2/out[31]_i_5_n_1
    SLICE_X45Y21         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.507 r  add2/out[31]_i_1/O
                         net (fo=32, routed)          0.563     4.070    div_pipe0/out_reg[31]_0
    SLICE_X40Y15         FDRE                                         r  div_pipe0/out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=962, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X40Y15         FDRE                                         r  div_pipe0/out_reg[10]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y15         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 1.455ns (36.077%)  route 2.578ns (63.923%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.037     0.037    fsm6/clk
    SLICE_X40Y26         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm6/out_reg[2]/Q
                         net (fo=15, routed)          0.309     0.444    fsm6/fsm6_out[2]
    SLICE_X40Y26         LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.200     0.644 f  fsm6/out[0]_i_3__0/O
                         net (fo=5, routed)           0.273     0.917    fsm5/out_reg[0]_10
    SLICE_X40Y26         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     0.981 f  fsm5/r_int0_addr0[3]_INST_0_i_9/O
                         net (fo=5, routed)           0.107     1.088    fsm2/out_reg[0]_0
    SLICE_X41Y26         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.188 f  fsm2/running_i_2/O
                         net (fo=143, routed)         0.661     1.849    add2/out_reg[31]
    SLICE_X43Y17         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.028 r  add2/dividend[7]_i_34/O
                         net (fo=1, routed)           0.014     2.042    add2/dividend[7]_i_34_n_1
    SLICE_X43Y17         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.283 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.311    add2/dividend_reg[7]_i_18_n_1
    SLICE_X43Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.456 f  add2/dividend_reg[15]_i_18/O[5]
                         net (fo=3, routed)           0.364     2.820    add2/out[13]
    SLICE_X45Y20         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     2.918 f  add2/out[31]_i_11/O
                         net (fo=1, routed)           0.143     3.061    add2/out[31]_i_11_n_1
    SLICE_X45Y20         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.243 f  add2/out[31]_i_5/O
                         net (fo=2, routed)           0.116     3.359    add2/out[31]_i_5_n_1
    SLICE_X45Y21         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.507 r  add2/out[31]_i_1/O
                         net (fo=32, routed)          0.563     4.070    div_pipe0/out_reg[31]_0
    SLICE_X40Y15         FDRE                                         r  div_pipe0/out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=962, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X40Y15         FDRE                                         r  div_pipe0/out_reg[4]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y15         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 1.455ns (36.077%)  route 2.578ns (63.923%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.037     0.037    fsm6/clk
    SLICE_X40Y26         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm6/out_reg[2]/Q
                         net (fo=15, routed)          0.309     0.444    fsm6/fsm6_out[2]
    SLICE_X40Y26         LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.200     0.644 f  fsm6/out[0]_i_3__0/O
                         net (fo=5, routed)           0.273     0.917    fsm5/out_reg[0]_10
    SLICE_X40Y26         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     0.981 f  fsm5/r_int0_addr0[3]_INST_0_i_9/O
                         net (fo=5, routed)           0.107     1.088    fsm2/out_reg[0]_0
    SLICE_X41Y26         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.188 f  fsm2/running_i_2/O
                         net (fo=143, routed)         0.661     1.849    add2/out_reg[31]
    SLICE_X43Y17         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.028 r  add2/dividend[7]_i_34/O
                         net (fo=1, routed)           0.014     2.042    add2/dividend[7]_i_34_n_1
    SLICE_X43Y17         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.283 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.311    add2/dividend_reg[7]_i_18_n_1
    SLICE_X43Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.456 f  add2/dividend_reg[15]_i_18/O[5]
                         net (fo=3, routed)           0.364     2.820    add2/out[13]
    SLICE_X45Y20         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     2.918 f  add2/out[31]_i_11/O
                         net (fo=1, routed)           0.143     3.061    add2/out[31]_i_11_n_1
    SLICE_X45Y20         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.243 f  add2/out[31]_i_5/O
                         net (fo=2, routed)           0.116     3.359    add2/out[31]_i_5_n_1
    SLICE_X45Y21         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.507 r  add2/out[31]_i_1/O
                         net (fo=32, routed)          0.563     4.070    div_pipe0/out_reg[31]_0
    SLICE_X40Y15         FDRE                                         r  div_pipe0/out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=962, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X40Y15         FDRE                                         r  div_pipe0/out_reg[5]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y15         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[5]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 1.455ns (36.077%)  route 2.578ns (63.923%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.037     0.037    fsm6/clk
    SLICE_X40Y26         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm6/out_reg[2]/Q
                         net (fo=15, routed)          0.309     0.444    fsm6/fsm6_out[2]
    SLICE_X40Y26         LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.200     0.644 f  fsm6/out[0]_i_3__0/O
                         net (fo=5, routed)           0.273     0.917    fsm5/out_reg[0]_10
    SLICE_X40Y26         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     0.981 f  fsm5/r_int0_addr0[3]_INST_0_i_9/O
                         net (fo=5, routed)           0.107     1.088    fsm2/out_reg[0]_0
    SLICE_X41Y26         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.188 f  fsm2/running_i_2/O
                         net (fo=143, routed)         0.661     1.849    add2/out_reg[31]
    SLICE_X43Y17         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.028 r  add2/dividend[7]_i_34/O
                         net (fo=1, routed)           0.014     2.042    add2/dividend[7]_i_34_n_1
    SLICE_X43Y17         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.283 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.311    add2/dividend_reg[7]_i_18_n_1
    SLICE_X43Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.456 f  add2/dividend_reg[15]_i_18/O[5]
                         net (fo=3, routed)           0.364     2.820    add2/out[13]
    SLICE_X45Y20         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     2.918 f  add2/out[31]_i_11/O
                         net (fo=1, routed)           0.143     3.061    add2/out[31]_i_11_n_1
    SLICE_X45Y20         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.243 f  add2/out[31]_i_5/O
                         net (fo=2, routed)           0.116     3.359    add2/out[31]_i_5_n_1
    SLICE_X45Y21         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.507 r  add2/out[31]_i_1/O
                         net (fo=32, routed)          0.563     4.070    div_pipe0/out_reg[31]_0
    SLICE_X40Y15         FDRE                                         r  div_pipe0/out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=962, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X40Y15         FDRE                                         r  div_pipe0/out_reg[6]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y15         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[6]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 1.455ns (36.466%)  route 2.535ns (63.534%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.037     0.037    fsm6/clk
    SLICE_X40Y26         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm6/out_reg[2]/Q
                         net (fo=15, routed)          0.309     0.444    fsm6/fsm6_out[2]
    SLICE_X40Y26         LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.200     0.644 f  fsm6/out[0]_i_3__0/O
                         net (fo=5, routed)           0.273     0.917    fsm5/out_reg[0]_10
    SLICE_X40Y26         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     0.981 f  fsm5/r_int0_addr0[3]_INST_0_i_9/O
                         net (fo=5, routed)           0.107     1.088    fsm2/out_reg[0]_0
    SLICE_X41Y26         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.188 f  fsm2/running_i_2/O
                         net (fo=143, routed)         0.661     1.849    add2/out_reg[31]
    SLICE_X43Y17         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.028 r  add2/dividend[7]_i_34/O
                         net (fo=1, routed)           0.014     2.042    add2/dividend[7]_i_34_n_1
    SLICE_X43Y17         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.283 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.311    add2/dividend_reg[7]_i_18_n_1
    SLICE_X43Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.456 f  add2/dividend_reg[15]_i_18/O[5]
                         net (fo=3, routed)           0.364     2.820    add2/out[13]
    SLICE_X45Y20         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     2.918 f  add2/out[31]_i_11/O
                         net (fo=1, routed)           0.143     3.061    add2/out[31]_i_11_n_1
    SLICE_X45Y20         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.243 f  add2/out[31]_i_5/O
                         net (fo=2, routed)           0.116     3.359    add2/out[31]_i_5_n_1
    SLICE_X45Y21         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.507 r  add2/out[31]_i_1/O
                         net (fo=32, routed)          0.520     4.027    div_pipe0/out_reg[31]_0
    SLICE_X40Y19         FDRE                                         r  div_pipe0/out_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=962, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X40Y19         FDRE                                         r  div_pipe0/out_reg[25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y19         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 1.455ns (36.466%)  route 2.535ns (63.534%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.037     0.037    fsm6/clk
    SLICE_X40Y26         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm6/out_reg[2]/Q
                         net (fo=15, routed)          0.309     0.444    fsm6/fsm6_out[2]
    SLICE_X40Y26         LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.200     0.644 f  fsm6/out[0]_i_3__0/O
                         net (fo=5, routed)           0.273     0.917    fsm5/out_reg[0]_10
    SLICE_X40Y26         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     0.981 f  fsm5/r_int0_addr0[3]_INST_0_i_9/O
                         net (fo=5, routed)           0.107     1.088    fsm2/out_reg[0]_0
    SLICE_X41Y26         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.188 f  fsm2/running_i_2/O
                         net (fo=143, routed)         0.661     1.849    add2/out_reg[31]
    SLICE_X43Y17         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.028 r  add2/dividend[7]_i_34/O
                         net (fo=1, routed)           0.014     2.042    add2/dividend[7]_i_34_n_1
    SLICE_X43Y17         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.283 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.311    add2/dividend_reg[7]_i_18_n_1
    SLICE_X43Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.456 f  add2/dividend_reg[15]_i_18/O[5]
                         net (fo=3, routed)           0.364     2.820    add2/out[13]
    SLICE_X45Y20         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     2.918 f  add2/out[31]_i_11/O
                         net (fo=1, routed)           0.143     3.061    add2/out[31]_i_11_n_1
    SLICE_X45Y20         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.243 f  add2/out[31]_i_5/O
                         net (fo=2, routed)           0.116     3.359    add2/out[31]_i_5_n_1
    SLICE_X45Y21         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.507 r  add2/out[31]_i_1/O
                         net (fo=32, routed)          0.520     4.027    div_pipe0/out_reg[31]_0
    SLICE_X40Y19         FDRE                                         r  div_pipe0/out_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=962, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X40Y19         FDRE                                         r  div_pipe0/out_reg[27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y19         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 1.455ns (36.715%)  route 2.508ns (63.285%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.037     0.037    fsm6/clk
    SLICE_X40Y26         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm6/out_reg[2]/Q
                         net (fo=15, routed)          0.309     0.444    fsm6/fsm6_out[2]
    SLICE_X40Y26         LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.200     0.644 f  fsm6/out[0]_i_3__0/O
                         net (fo=5, routed)           0.273     0.917    fsm5/out_reg[0]_10
    SLICE_X40Y26         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     0.981 f  fsm5/r_int0_addr0[3]_INST_0_i_9/O
                         net (fo=5, routed)           0.107     1.088    fsm2/out_reg[0]_0
    SLICE_X41Y26         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.188 f  fsm2/running_i_2/O
                         net (fo=143, routed)         0.661     1.849    add2/out_reg[31]
    SLICE_X43Y17         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.028 r  add2/dividend[7]_i_34/O
                         net (fo=1, routed)           0.014     2.042    add2/dividend[7]_i_34_n_1
    SLICE_X43Y17         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.283 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.311    add2/dividend_reg[7]_i_18_n_1
    SLICE_X43Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.456 f  add2/dividend_reg[15]_i_18/O[5]
                         net (fo=3, routed)           0.364     2.820    add2/out[13]
    SLICE_X45Y20         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     2.918 f  add2/out[31]_i_11/O
                         net (fo=1, routed)           0.143     3.061    add2/out[31]_i_11_n_1
    SLICE_X45Y20         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.243 f  add2/out[31]_i_5/O
                         net (fo=2, routed)           0.116     3.359    add2/out[31]_i_5_n_1
    SLICE_X45Y21         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.507 r  add2/out[31]_i_1/O
                         net (fo=32, routed)          0.493     4.000    div_pipe0/out_reg[31]_0
    SLICE_X40Y18         FDRE                                         r  div_pipe0/out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=962, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X40Y18         FDRE                                         r  div_pipe0/out_reg[16]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y18         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[16]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 1.455ns (36.715%)  route 2.508ns (63.285%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.037     0.037    fsm6/clk
    SLICE_X40Y26         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm6/out_reg[2]/Q
                         net (fo=15, routed)          0.309     0.444    fsm6/fsm6_out[2]
    SLICE_X40Y26         LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.200     0.644 f  fsm6/out[0]_i_3__0/O
                         net (fo=5, routed)           0.273     0.917    fsm5/out_reg[0]_10
    SLICE_X40Y26         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     0.981 f  fsm5/r_int0_addr0[3]_INST_0_i_9/O
                         net (fo=5, routed)           0.107     1.088    fsm2/out_reg[0]_0
    SLICE_X41Y26         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.188 f  fsm2/running_i_2/O
                         net (fo=143, routed)         0.661     1.849    add2/out_reg[31]
    SLICE_X43Y17         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.028 r  add2/dividend[7]_i_34/O
                         net (fo=1, routed)           0.014     2.042    add2/dividend[7]_i_34_n_1
    SLICE_X43Y17         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.283 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.311    add2/dividend_reg[7]_i_18_n_1
    SLICE_X43Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.456 f  add2/dividend_reg[15]_i_18/O[5]
                         net (fo=3, routed)           0.364     2.820    add2/out[13]
    SLICE_X45Y20         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     2.918 f  add2/out[31]_i_11/O
                         net (fo=1, routed)           0.143     3.061    add2/out[31]_i_11_n_1
    SLICE_X45Y20         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.243 f  add2/out[31]_i_5/O
                         net (fo=2, routed)           0.116     3.359    add2/out[31]_i_5_n_1
    SLICE_X45Y21         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.507 r  add2/out[31]_i_1/O
                         net (fo=32, routed)          0.493     4.000    div_pipe0/out_reg[31]_0
    SLICE_X40Y18         FDRE                                         r  div_pipe0/out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=962, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X40Y18         FDRE                                         r  div_pipe0/out_reg[18]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y18         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[18]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 1.455ns (36.715%)  route 2.508ns (63.285%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.037     0.037    fsm6/clk
    SLICE_X40Y26         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm6/out_reg[2]/Q
                         net (fo=15, routed)          0.309     0.444    fsm6/fsm6_out[2]
    SLICE_X40Y26         LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.200     0.644 f  fsm6/out[0]_i_3__0/O
                         net (fo=5, routed)           0.273     0.917    fsm5/out_reg[0]_10
    SLICE_X40Y26         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     0.981 f  fsm5/r_int0_addr0[3]_INST_0_i_9/O
                         net (fo=5, routed)           0.107     1.088    fsm2/out_reg[0]_0
    SLICE_X41Y26         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.188 f  fsm2/running_i_2/O
                         net (fo=143, routed)         0.661     1.849    add2/out_reg[31]
    SLICE_X43Y17         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.028 r  add2/dividend[7]_i_34/O
                         net (fo=1, routed)           0.014     2.042    add2/dividend[7]_i_34_n_1
    SLICE_X43Y17         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.283 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.311    add2/dividend_reg[7]_i_18_n_1
    SLICE_X43Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.456 f  add2/dividend_reg[15]_i_18/O[5]
                         net (fo=3, routed)           0.364     2.820    add2/out[13]
    SLICE_X45Y20         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     2.918 f  add2/out[31]_i_11/O
                         net (fo=1, routed)           0.143     3.061    add2/out[31]_i_11_n_1
    SLICE_X45Y20         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.243 f  add2/out[31]_i_5/O
                         net (fo=2, routed)           0.116     3.359    add2/out[31]_i_5_n_1
    SLICE_X45Y21         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.507 r  add2/out[31]_i_1/O
                         net (fo=32, routed)          0.493     4.000    div_pipe0/out_reg[31]_0
    SLICE_X40Y18         FDRE                                         r  div_pipe0/out_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=962, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X40Y18         FDRE                                         r  div_pipe0/out_reg[20]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y18         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[20]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                  2.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.013     0.013    mult_pipe3/clk
    SLICE_X39Y11         FDRE                                         r  mult_pipe3/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe3/out_reg[31]/Q
                         net (fo=1, routed)           0.060     0.112    bin_read4_0/out[31]
    SLICE_X38Y11         FDRE                                         r  bin_read4_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.019     0.019    bin_read4_0/clk
    SLICE_X38Y11         FDRE                                         r  bin_read4_0/out_reg[31]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y11         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fsm2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm2/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.012     0.012    fsm2/clk
    SLICE_X41Y24         FDRE                                         r  fsm2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  fsm2/out_reg[1]/Q
                         net (fo=9, routed)           0.029     0.080    fsm2/out_reg_n_1_[1]
    SLICE_X41Y24         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.094 r  fsm2/out[1]_i_2/O
                         net (fo=1, routed)           0.016     0.110    fsm2/fsm2_in[1]
    SLICE_X41Y24         FDRE                                         r  fsm2/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.018     0.018    fsm2/clk
    SLICE_X41Y24         FDRE                                         r  fsm2/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y24         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    fsm2/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_msk_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_msk_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.040ns (40.000%)  route 0.060ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X38Y17         FDRE                                         r  div_pipe0/quotient_msk_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  div_pipe0/quotient_msk_reg[29]/Q
                         net (fo=3, routed)           0.060     0.112    div_pipe0/quotient_msk[29]
    SLICE_X38Y18         FDRE                                         r  div_pipe0/quotient_msk_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X38Y18         FDRE                                         r  div_pipe0/quotient_msk_reg[28]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y18         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    div_pipe0/quotient_msk_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.037ns (37.000%)  route 0.063ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.013     0.013    mult_pipe3/clk
    SLICE_X39Y11         FDRE                                         r  mult_pipe3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe3/out_reg[29]/Q
                         net (fo=1, routed)           0.063     0.113    bin_read4_0/out[29]
    SLICE_X38Y11         FDRE                                         r  bin_read4_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.019     0.019    bin_read4_0/clk
    SLICE_X38Y11         FDRE                                         r  bin_read4_0/out_reg[29]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y11         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 par_done_reg/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.535%)  route 0.046ns (46.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.012     0.012    par_done_reg/clk
    SLICE_X41Y25         FDRE                                         r  par_done_reg/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg/out_reg[0]/Q
                         net (fo=3, routed)           0.030     0.081    par_reset/par_done_reg_out
    SLICE_X41Y25         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.095 r  par_reset/out[0]_i_1__11/O
                         net (fo=1, routed)           0.016     0.111    par_done_reg/out_reg[0]_0
    SLICE_X41Y25         FDRE                                         r  par_done_reg/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.018     0.018    par_done_reg/clk
    SLICE_X41Y25         FDRE                                         r  par_done_reg/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y25         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.037ns (37.000%)  route 0.063ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.013     0.013    mult_pipe1/clk
    SLICE_X43Y31         FDRE                                         r  mult_pipe1/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe1/out_reg[21]/Q
                         net (fo=1, routed)           0.063     0.113    bin_read1_0/Q[21]
    SLICE_X44Y31         FDRE                                         r  bin_read1_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.019     0.019    bin_read1_0/clk
    SLICE_X44Y31         FDRE                                         r  bin_read1_0/out_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y31         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    bin_read1_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 par_done_reg4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (52.000%)  route 0.048ns (48.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.013     0.013    par_done_reg4/clk
    SLICE_X40Y22         FDRE                                         r  par_done_reg4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  par_done_reg4/out_reg[0]/Q
                         net (fo=4, routed)           0.027     0.078    par_reset1/par_done_reg4_out
    SLICE_X40Y22         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.014     0.092 r  par_reset1/out[0]_i_1__16/O
                         net (fo=1, routed)           0.021     0.113    par_done_reg4/out_reg[0]_0
    SLICE_X40Y22         FDRE                                         r  par_done_reg4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.019     0.019    par_done_reg4/clk
    SLICE_X40Y22         FDRE                                         r  par_done_reg4/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y22         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.065    par_done_reg4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.013     0.013    mult_pipe3/clk
    SLICE_X39Y10         FDRE                                         r  mult_pipe3/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe3/out_reg[17]/Q
                         net (fo=1, routed)           0.063     0.114    bin_read4_0/out[17]
    SLICE_X39Y9          FDRE                                         r  bin_read4_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.019     0.019    bin_read4_0/clk
    SLICE_X39Y9          FDRE                                         r  bin_read4_0/out_reg[17]/C
                         clock pessimism              0.000     0.019    
    SLICE_X39Y9          FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.013     0.013    mult_pipe3/clk
    SLICE_X40Y7          FDRE                                         r  mult_pipe3/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe3/out_reg[2]/Q
                         net (fo=1, routed)           0.063     0.114    bin_read4_0/out[2]
    SLICE_X40Y7          FDRE                                         r  bin_read4_0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.019     0.019    bin_read4_0/clk
    SLICE_X40Y7          FDRE                                         r  bin_read4_0/out_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y7          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe2/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.013     0.013    mult_pipe2/clk
    SLICE_X43Y8          FDRE                                         r  mult_pipe2/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe2/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.063     0.114    mult_pipe2/done_buf_reg[1]__0
    SLICE_X43Y8          FDRE                                         r  mult_pipe2/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=962, unset)          0.019     0.019    mult_pipe2/clk
    SLICE_X43Y8          FDRE                                         r  mult_pipe2/done_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X43Y8          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe2/done_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y11  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y10  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y12  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y14  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y2   mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y4   mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y4   mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y6   mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X41Y24   alpha_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X43Y15   alpha_0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y24   alpha_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y24   alpha_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y15   alpha_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y16   alpha_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y16   alpha_0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y16   alpha_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y16   alpha_0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y16   alpha_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y15   alpha_0/out_reg[15]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y16   alpha_0/out_reg[16]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y24   alpha_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y24   alpha_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y15   alpha_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y15   alpha_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y16   alpha_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y16   alpha_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y16   alpha_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y16   alpha_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y16   alpha_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y16   alpha_0/out_reg[12]/C



