# DSi Atheros Wifi - Internal I/O - 00E000h - UMBOX Registers (hw4/hw6)


- **ATH:00E000h..00E004h - UMBOX_FIFO\[0..1\]**

```
+-----------------------------------------------------------------------+
- |       0-8    DATA   ... uh, twice[0..1], with 9bit each ?             |
+-----------------------------------------------------------------------+
```


**ATH:00E008h - UMBOX_FIFO_STATUS**

```
+-----------------------------------------------------------------------+
|       0      RX_FULL                                                  |
|       1      RX_EMPTY                                                 |
|       2      TX_FULL                                                  |
|       3      TX_EMPTY                                                 |
+-----------------------------------------------------------------------+
```


**ATH:00E00Ch - UMBOX_DMA_POLICY**

```
+-----------------------------------------------------------------------+
|       0      RX_ORDER                                                 |
|       1      RX_QUANTUM                                               |
|       2      TX_ORDER                                                 |
|       3      TX_QUANTUM                                               |
+-----------------------------------------------------------------------+
```


**ATH:00E010h - UMBOX0_DMA_RX_DESCRIPTOR_BASE**
**ATH:00E018h - UMBOX0_DMA_TX_DESCRIPTOR_BASE**

```
+-----------------------------------------------------------------------+
|       2-27   ADDRESS                                                  |
+-----------------------------------------------------------------------+
```


**ATH:00E014h - UMBOX0_DMA_RX_CONTROL**
**ATH:00E01Ch - UMBOX0_DMA_TX_CONTROL**

```
+-----------------------------------------------------------------------+
|       0      STOP                                                     |
|       1      START                                                    |
|       2      RESUME                                                   |
+-----------------------------------------------------------------------+
```


**ATH:00E020h - UMBOX_FIFO_TIMEOUT**

```
+-----------------------------------------------------------------------+
|       0-7    VALUE                                                    |
|       8      ENABLE_SET                                               |
+-----------------------------------------------------------------------+
```


**ATH:00E024h - UMBOX_INT_STATUS**
**ATH:00E028h - UMBOX_INT_ENABLE**

```
+-----------------------------------------------------------------------+
|       0      RX_NOT_FULL                                              |
|       1      TX_NOT_EMPTY                                             |
|       2      RX_UNDERFLOW                                             |
|       3      TX_OVERFLOW                                              |
|       4      HCI_SYNC_ERROR                                           |
|       5      TX_DMA_COMPLETE                                          |
|       6      TX_DMA_EOM_COMPLETE                                      |
|       7      RX_DMA_COMPLETE                                          |
|       8      HCI_FRAMER_OVERFLOW                                      |
|       9      HCI_FRAMER_UNDERFLOW                                     |
+-----------------------------------------------------------------------+
```


**ATH:00E02Ch - UMBOX_DEBUG**

```
+-----------------------------------------------------------------------+
|       0-2    SEL                                                      |
+-----------------------------------------------------------------------+
```


**ATH:00E030h - UMBOX_FIFO_RESET**

```
+-----------------------------------------------------------------------+
|       0      INIT                                                     |
+-----------------------------------------------------------------------+
```


**ATH:00E034h - UMBOX_HCI_FRAMER**

```
+-----------------------------------------------------------------------+
|       0-1    CONFIG_MODE                                              |
|       2      OVERFLOW                                                 |
|       3      UNDERFLOW                                                |
|       4      SYNC_ERROR                                               |
|       5      ENABLE                                                   |
|       6      CRC_OVERRIDE                                             |
+-----------------------------------------------------------------------+
```




