#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f891c907250 .scope module, "testbench" "testbench" 2 16;
 .timescale 0 0;
v0x7f891be150e0_0 .net "Q", 0 0, L_0x7f891be16080;  1 drivers
v0x7f891be151a0_0 .net "Q_bar", 0 0, L_0x7f891be160f0;  1 drivers
v0x7f891be15250_0 .net "R", 0 0, L_0x7f891be15ee0;  1 drivers
v0x7f891be15320_0 .var "Rreg", 1 0;
v0x7f891be153b0_0 .net "S", 0 0, L_0x7f891be15c20;  1 drivers
v0x7f891be15480_0 .var "Sreg", 1 0;
L_0x7f891ca63008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f891be15510_0 .net/2u *"_ivl_0", 1 0, L_0x7f891ca63008;  1 drivers
L_0x7f891ca630e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7f891be155b0_0 .net/2u *"_ivl_10", 1 0, L_0x7f891ca630e0;  1 drivers
v0x7f891be15660_0 .net *"_ivl_12", 0 0, L_0x7f891be15dc0;  1 drivers
L_0x7f891ca63128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f891be15780_0 .net/2u *"_ivl_14", 0 0, L_0x7f891ca63128;  1 drivers
L_0x7f891ca63170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f891be15830_0 .net/2u *"_ivl_16", 0 0, L_0x7f891ca63170;  1 drivers
v0x7f891be158e0_0 .net *"_ivl_2", 0 0, L_0x7f891be15b00;  1 drivers
L_0x7f891ca63050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f891be15980_0 .net/2u *"_ivl_4", 0 0, L_0x7f891ca63050;  1 drivers
L_0x7f891ca63098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f891be15a30_0 .net/2u *"_ivl_6", 0 0, L_0x7f891ca63098;  1 drivers
L_0x7f891be15b00 .cmp/eq 2, v0x7f891be15480_0, L_0x7f891ca63008;
L_0x7f891be15c20 .functor MUXZ 1, L_0x7f891ca63098, L_0x7f891ca63050, L_0x7f891be15b00, C4<>;
L_0x7f891be15dc0 .cmp/eq 2, v0x7f891be15320_0, L_0x7f891ca630e0;
L_0x7f891be15ee0 .functor MUXZ 1, L_0x7f891ca63170, L_0x7f891ca63128, L_0x7f891be15dc0, C4<>;
S_0x7f891c9073c0 .scope module, "inst0" "rsff" 2 32, 2 1 0, S_0x7f891c907250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Q_bar";
L_0x7f891be16080 .functor BUFZ 1, v0x7f891be15000_0, C4<0>, C4<0>, C4<0>;
L_0x7f891be160f0 .functor NOT 1, v0x7f891be15000_0, C4<0>, C4<0>, C4<0>;
L_0x7f891be161a0 .functor OR 1, L_0x7f891be15c20, L_0x7f891be15ee0, C4<0>, C4<0>;
v0x7f891be04d80_0 .net "Q", 0 0, L_0x7f891be16080;  alias, 1 drivers
v0x7f891be14d30_0 .net "Q_bar", 0 0, L_0x7f891be160f0;  alias, 1 drivers
v0x7f891be14dd0_0 .net "R", 0 0, L_0x7f891be15ee0;  alias, 1 drivers
v0x7f891be14e80_0 .net "S", 0 0, L_0x7f891be15c20;  alias, 1 drivers
v0x7f891be14f20_0 .net *"_ivl_6", 0 0, L_0x7f891be161a0;  1 drivers
v0x7f891be15000_0 .var "q", 0 0;
E_0x7f891be04a20 .event edge, L_0x7f891be161a0;
    .scope S_0x7f891c9073c0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f891be15000_0, 0;
    %end;
    .thread T_0;
    .scope S_0x7f891c9073c0;
T_1 ;
    %wait E_0x7f891be04a20;
    %load/vec4 v0x7f891be14e80_0;
    %load/vec4 v0x7f891be14dd0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x7f891be14e80_0;
    %inv;
    %load/vec4 v0x7f891be14dd0_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_1.2, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v0x7f891be15000_0;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v0x7f891be15000_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f891c907250;
T_2 ;
    %vpi_call 2 21 "$monitor", "S:%b R:%b Q:%b Q_bar:%b", v0x7f891be153b0_0, v0x7f891be15250_0, v0x7f891be150e0_0, v0x7f891be151a0_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f891be15480_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f891be15320_0, 0;
    %delay 3, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f891c907250;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0x7f891be15480_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7f891be15480_0, 0;
    %load/vec4 v0x7f891be15320_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7f891be15320_0, 0;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "5-3.v";
