/*
 * ar8327.h: AR8216 switch driver
 *
 * Copyright (C) 2009 Felix Fietkau <nbd@nbd.name>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef __AR8327_H
#define __AR8327_H

#define AR8327_NUM_PORTS	7
#define AR8327_NUM_LEDS		15
#define AR8327_PORTS_ALL		0x7f	/* b1111111 (ports 6-0) */
#define AR8327_PORTS_ALL_PHYSICAL	0x7e	/* b1111110 (ports 6-1) */
#define AR8327_PORT_CPU			0x1	/* b0000001 (port    0) */
#define AR8327_NUM_LED_CTRL_REGS	4

#define AR8327_REG_MASK				0x000

#define AR8327_REG_PAD0_MODE			0x004
#define AR8327_REG_PAD5_MODE			0x008
#define AR8327_REG_PAD6_MODE			0x00c
#define   AR8327_PAD_MAC_MII_RXCLK_SEL		BIT(0)
#define   AR8327_PAD_MAC_MII_TXCLK_SEL		BIT(1)
#define   AR8327_PAD_MAC_MII_EN			BIT(2)
#define   AR8327_PAD_MAC_GMII_RXCLK_SEL		BIT(4)
#define   AR8327_PAD_MAC_GMII_TXCLK_SEL		BIT(5)
#define   AR8327_PAD_MAC_GMII_EN		BIT(6)
#define   AR8327_PAD_SGMII_EN			BIT(7)
#define   AR8327_PAD_PHY_MII_RXCLK_SEL		BIT(8)
#define   AR8327_PAD_PHY_MII_TXCLK_SEL		BIT(9)
#define   AR8327_PAD_PHY_MII_EN			BIT(10)
#define   AR8327_PAD_PHY_GMII_PIPE_RXCLK_SEL	BIT(11)
#define   AR8327_PAD_PHY_GMII_RXCLK_SEL		BIT(12)
#define   AR8327_PAD_PHY_GMII_TXCLK_SEL		BIT(13)
#define   AR8327_PAD_PHY_GMII_EN		BIT(14)
#define   AR8327_PAD_PHYX_GMII_EN		BIT(16)
#define   AR8327_PAD_PHYX_RGMII_EN		BIT(17)
#define   AR8327_PAD_PHYX_MII_EN		BIT(18)
#define   AR8327_PAD_SGMII_DELAY_EN		BIT(19)
#define   AR8327_PAD_RGMII_RXCLK_DELAY_SEL	BITS(20, 2)
#define   AR8327_PAD_RGMII_RXCLK_DELAY_SEL_S	20
#define   AR8327_PAD_RGMII_TXCLK_DELAY_SEL	BITS(22, 2)
#define   AR8327_PAD_RGMII_TXCLK_DELAY_SEL_S	22
#define   AR8327_PAD_RGMII_RXCLK_DELAY_EN	BIT(24)
#define   AR8327_PAD_RGMII_TXCLK_DELAY_EN	BIT(25)
#define   AR8327_PAD_RGMII_EN			BIT(26)

#define AR8327_REG_POWER_ON_STRIP		0x010
#define   AR8327_POWER_ON_STRIP_POWER_ON_SEL	BIT(31)
#define   AR8327_POWER_ON_STRIP_LED_OPEN_EN	BIT(24)
#define   AR8327_POWER_ON_STRIP_SERDES_AEN	BIT(7)

#define AR8327_REG_INT_STATUS0			0x020
#define   AR8327_INT0_VT_DONE			BIT(20)

#define AR8327_REG_INT_STATUS1			0x024
#define AR8327_REG_INT_MASK0			0x028
#define AR8327_REG_INT_MASK1			0x02c

#define AR8327_REG_MODULE_EN			0x030
#define   AR8327_MODULE_EN_MIB			BIT(0)
#define   AR8327_MODULE_EN_ACL			BIT(1)

#define AR8327_REG_MIB_FUNC			0x034
#define   AR8327_MIB_CPU_KEEP			BIT(20)

#define AR8327_REG_SERVICE_TAG			0x048
#define AR8327_REG_LED_CTRL(_i)			(0x050 + (_i) * 4)
#define AR8327_REG_LED_CTRL0			0x050
#define AR8327_REG_LED_CTRL1			0x054
#define AR8327_REG_LED_CTRL2			0x058
#define AR8327_REG_LED_CTRL3			0x05c
#define AR8327_REG_MAC_ADDR0			0x060
#define AR8327_REG_MAC_ADDR1			0x064

#define AR8327_REG_MAX_FRAME_SIZE		0x078
#define   AR8327_MAX_FRAME_SIZE_MTU		BITS(0, 14)

#define AR8327_REG_PORT_STATUS(_i)		(0x07c + (_i) * 4)
#define   AR8327_PORT_STATUS_TXFLOW_AUTO	BIT(10)
#define   AR8327_PORT_STATUS_RXFLOW_AUTO	BIT(11)

#define AR8327_REG_HEADER_CTRL			0x098
#define AR8327_REG_PORT_HEADER(_i)		(0x09c + (_i) * 4)

#define AR8327_REG_SGMII_CTRL			0x0e0
#define   AR8327_SGMII_CTRL_EN_PLL		BIT(1)
#define   AR8327_SGMII_CTRL_EN_RX		BIT(2)
#define   AR8327_SGMII_CTRL_EN_TX		BIT(3)

#define AR8327_REG_EEE_CTRL			0x100
#define   AR8327_EEE_CTRL_DISABLE_PHY(_i)	BIT(4 + (_i) * 2)

#define AR8327_REG_FRAME_ACK_CTRL0		0x210
#define   AR8327_FRAME_ACK_CTRL_IGMP_MLD_EN0	BIT(0)
#define   AR8327_FRAME_ACK_CTRL_IGMP_JOIN_EN0	BIT(1)
#define   AR8327_FRAME_ACK_CTRL_IGMP_LEAVE_EN0	BIT(2)
#define   AR8327_FRAME_ACK_CTRL_EAPOL_EN0	BIT(3)
#define   AR8327_FRAME_ACK_CTRL_DHCP_EN0	BIT(4)
#define   AR8327_FRAME_ACK_CTRL_ARP_ACK_EN0	BIT(5)
#define   AR8327_FRAME_ACK_CTRL_ARP_REQ_EN0	BIT(6)
#define   AR8327_FRAME_ACK_CTRL_IGMP_MLD_EN1	BIT(8)
#define   AR8327_FRAME_ACK_CTRL_IGMP_JOIN_EN1	BIT(9)
#define   AR8327_FRAME_ACK_CTRL_IGMP_LEAVE_EN1	BIT(10)
#define   AR8327_FRAME_ACK_CTRL_EAPOL_EN1	BIT(11)
#define   AR8327_FRAME_ACK_CTRL_DHCP_EN1	BIT(12)
#define   AR8327_FRAME_ACK_CTRL_ARP_ACK_EN1	BIT(13)
#define   AR8327_FRAME_ACK_CTRL_ARP_REQ_EN1	BIT(14)
#define   AR8327_FRAME_ACK_CTRL_IGMP_MLD_EN2	BIT(16)
#define   AR8327_FRAME_ACK_CTRL_IGMP_JOIN_EN2	BIT(17)
#define   AR8327_FRAME_ACK_CTRL_IGMP_LEAVE_EN2	BIT(18)
#define   AR8327_FRAME_ACK_CTRL_EAPOL_EN2	BIT(19)
#define   AR8327_FRAME_ACK_CTRL_DHCP_EN2	BIT(20)
#define   AR8327_FRAME_ACK_CTRL_ARP_ACK_EN2	BIT(21)
#define   AR8327_FRAME_ACK_CTRL_ARP_REQ_EN2	BIT(22)
#define   AR8327_FRAME_ACK_CTRL_IGMP_MLD_EN3	BIT(24)
#define   AR8327_FRAME_ACK_CTRL_IGMP_JOIN_EN3	BIT(25)
#define   AR8327_FRAME_ACK_CTRL_IGMP_LEAVE_EN3	BIT(26)
#define   AR8327_FRAME_ACK_CTRL_EAPOL_EN3	BIT(27)
#define   AR8327_FRAME_ACK_CTRL_DHCP_EN3	BIT(28)
#define   AR8327_FRAME_ACK_CTRL_ARP_ACK_EN3	BIT(29)
#define   AR8327_FRAME_ACK_CTRL_ARP_REQ_EN3	BIT(30)

#define AR8327_REG_FRAME_ACK_CTRL1		0x214
#define   AR8327_FRAME_ACK_CTRL_IGMP_MLD_EN4	BIT(0)
#define   AR8327_FRAME_ACK_CTRL_IGMP_JOIN_EN4	BIT(1)
#define   AR8327_FRAME_ACK_CTRL_IGMP_LEAVE_EN4	BIT(2)
#define   AR8327_FRAME_ACK_CTRL_EAPOL_EN4	BIT(3)
#define   AR8327_FRAME_ACK_CTRL_DHCP_EN4	BIT(4)
#define   AR8327_FRAME_ACK_CTRL_ARP_ACK_EN4	BIT(5)
#define   AR8327_FRAME_ACK_CTRL_ARP_REQ_EN4	BIT(6)
#define   AR8327_FRAME_ACK_CTRL_IGMP_MLD_EN5	BIT(8)
#define   AR8327_FRAME_ACK_CTRL_IGMP_JOIN_EN5	BIT(9)
#define   AR8327_FRAME_ACK_CTRL_IGMP_LEAVE_EN5	BIT(10)
#define   AR8327_FRAME_ACK_CTRL_EAPOL_EN5	BIT(11)
#define   AR8327_FRAME_ACK_CTRL_DHCP_EN5	BIT(12)
#define   AR8327_FRAME_ACK_CTRL_ARP_ACK_EN5	BIT(13)
#define   AR8327_FRAME_ACK_CTRL_ARP_REQ_EN5	BIT(14)
#define   AR8327_FRAME_ACK_CTRL_IGMP_MLD_EN6	BIT(16)
#define   AR8327_FRAME_ACK_CTRL_IGMP_JOIN_EN6	BIT(17)
#define   AR8327_FRAME_ACK_CTRL_IGMP_LEAVE_EN6	BIT(18)
#define   AR8327_FRAME_ACK_CTRL_EAPOL_EN6	BIT(19)
#define   AR8327_FRAME_ACK_CTRL_DHCP_EN6	BIT(20)
#define   AR8327_FRAME_ACK_CTRL_ARP_ACK_EN6	BIT(21)
#define   AR8327_FRAME_ACK_CTRL_ARP_REQ_EN6	BIT(22)
#define   AR8327_FRAME_ACK_CTRL_IGMP_V3_EN	BIT(24)
#define   AR8327_FRAME_ACK_CTRL_PPPOE_EN	BIT(25)

#define AR8327_REG_FRAME_ACK_CTRL(_i)		(0x210 + ((_i) / 4) * 0x4)
#define   AR8327_FRAME_ACK_CTRL_IGMP_MLD	BIT(0)
#define   AR8327_FRAME_ACK_CTRL_IGMP_JOIN	BIT(1)
#define   AR8327_FRAME_ACK_CTRL_IGMP_LEAVE	BIT(2)
#define   AR8327_FRAME_ACK_CTRL_EAPOL		BIT(3)
#define   AR8327_FRAME_ACK_CTRL_DHCP		BIT(4)
#define   AR8327_FRAME_ACK_CTRL_ARP_ACK		BIT(5)
#define   AR8327_FRAME_ACK_CTRL_ARP_REQ		BIT(6)
#define   AR8327_FRAME_ACK_CTRL_S(_i)		(((_i) % 4) * 8)

/* ACL */
#define AR8327_REG_ACL_FUNC(n)			(0x400 + ((n) * 0x4))
#define AR8327_REG_ACL_CNT			6
#define AR8327_ACL_DEBUG			0
/* ACL FUNC0 (control) register */
#define AR8327_REG_FUNC0_ACL_FUNC_INDEX		BITS(0,6)
#define AR8327_REG_FUNC0_ACL_FUNC_INDEX_S	0
#define AR8327_REG_FUNC0_ACL_RULE_SEL		BITS(8,2)
#define AR8327_REG_FUNC0_ACL_RULE_SEL_S		8
#define AR8327_REG_FUNC0_ACL_READ		BIT(10)
#define AR8327_REG_FUNC0_ACL_BUSY		BIT(31)

#define AR8327_ACL_SEL_RULE			0x0
#define AR8327_ACL_SEL_MASK			0x1
#define AR8327_ACL_SEL_ACTION			0x2

/* ACL action macros */
#define ACL_ACTION_REG1_STAG			BITS(0,16)
#define ACL_ACTION_REG1_STAG_S			0
#define ACL_ACTION_REG1_CTAG			BITS(16,16)
#define ACL_ACTION_REG1_CTAG_S			16

#define ACL_ACTION_REG2_DSCP			BITS(0,6)
#define ACL_ACTION_REG2_DSCP_S			0
#define ACL_ACTION_REG2_DSCP_REMAP_EN		BIT(6)
#define ACL_ACTION_REG2_STAG_PRI_REMAP_EN	BIT(7)
#define ACL_ACTION_REG2_STAG_DEI_CHANGE_EN	BIT(8)
#define ACL_ACTION_REG2_CTAG_PRI_REMAP_EN	BIT(9)
#define ACL_ACTION_REG2_CTAG_DEI_CHANGE_EN	BIT(10)
#define ACL_ACTION_REG2_TRANS_STAG_CHANGE_EN	BIT(11)
#define ACL_ACTION_REG2_TRANS_CTAG_CHANGE_EN	BIT(12)
#define ACL_ACTION_REG2_LOOKUP_VID_CHANGE_EN	BIT(13)
#define ACL_ACTION_REG2_ARP_INDEX_OVER_EN	BIT(16)
#define ACL_ACTION_REG2_ARP_INDEX		BITS(17,7)
#define ACL_ACTION_REG2_ARP_INDEX_S		17
#define ACL_ACTION_REG2_ARP_WCMP		BIT(24)
#define ACL_ACTION_REG2_ENQUEUE_PRI		BITS(25,3)
#define ACL_ACTION_REG2_ENQUEUE_PRI_S		25
#define ACL_ACTION_REG2_ENQUEUE_PRI_OVER_EN	BIT(28)
#define ACL_ACTION_REG2_DES_PORT_0_2		BITS(29,3)
#define ACL_ACTION_REG2_DES_PORT_0_2_S		29

#define ACL_ACTION_REG3_DES_PORT_3_6		BITS(0,4)
#define ACL_ACTION_REG3_DES_PORT_3_6_S		0
#define ACL_ACTION_REG3_DES_PORT_OVER_EN	BIT(4)
#define ACL_ACTION_REG3_MIRROR_EN		BIT(5)
#define ACL_ACTION_REG3_ACL_DP_ACT		BITS(6,3)
#define ACL_ACTION_REG3_ACL_DP_ACT_S		6
#define ACL_ACTION_REG3_ACL_RATE_SEL		BITS(9,5)
#define ACL_ACTION_REG3_ACL_RATE_SEL_S		9
#define ACL_ACTION_REG3_ACL_RATE_EN		BIT(14)
#define ACL_ACTION_REG3_ACL_EG_TRNAS_BYPASS	BIT(15)
#define ACL_ACTION_REG3_ACL_MATCH_INT_EN	BIT(16)

/* ACL MAC pattern macros */
#define ACL_MAC_PATTERN_REG1_DEST_ADDR_3_0	BITS(0,32)
#define ACL_MAC_PATTERN_REG1_DEST_ADDR_3_0_S	0

#define ACL_MAC_PATTERN_REG2_DEST_ADDR_5_4	BITS(0,16)
#define ACL_MAC_PATTERN_REG2_DEST_ADDR_5_4_S	0
#define ACL_MAC_PATTERN_REG2_SRC_ADDR_1_0	BITS(16,16)
#define ACL_MAC_PATTERN_REG2_SRC_ADDR_1_0_S	16

#define ACL_MAC_PATTERN_REG3_SRC_ADDR_5_2	BITS(0,32)
#define ACL_MAC_PATTERN_REG3_SRC_ADDR_5_2_S	0

#define ACL_MAC_PATTERN_REG4_VID_LOW		BITS(0,12)
#define ACL_MAC_PATTERN_REG4_VID_LOW_S		0
#define ACL_MAC_PATTERN_REG4_CFI		BIT(12)
#define ACL_MAC_PATTERN_REG4_VLAN_PRIO		BITS(13,3)
#define ACL_MAC_PATTERN_REG4_ETHER_TYPE		BITS(16,16)
#define ACL_MAC_PATTERN_REG4_ETHER_TYPE_S	16

#define ACL_MAC_PATTERN_REG5_SOURCE_PORT	BITS(0,7)
#define ACL_MAC_PATTERN_REG5_SOURCE_PORT_S	0
#define ACL_MAC_PATTERN_REG5_INVERSE_EN		BIT(7)

/* ACL MAC pattern mask macros */
#define ACL_MAC_MASK_REG1_DEST_ADDR_3_0		BITS(0,32)
#define ACL_MAC_MASK_REG1_DEST_ADDR_3_0_S	0

#define ACL_MAC_MASK_REG2_DEST_ADDR_5_4		BITS(0,16)
#define ACL_MAC_MASK_REG2_DEST_ADDR_5_4_S	0
#define ACL_MAC_MASK_REG2_SRC_ADDR_1_0		BITS(16,16)
#define ACL_MAC_MASK_REG2_SRC_ADDR_1_0_S	16

#define ACL_MAC_MASK_REG3_SRC_ADDR_5_2		BITS(0,32)
#define ACL_MAC_MASK_REG3_SRC_ADDR_5_2_S	0

#define ACL_MAC_MASK_REG4_VID_LOW		BITS(0,12)
#define ACL_MAC_MASK_REG4_VID_LOW_S		0
#define ACL_MAC_MASK_REG4_CFI			BIT(12)
#define ACL_MAC_MASK_REG4_VLAN_PRIO		BITS(13,3)
#define ACL_MAC_MASK_REG4_ETHER_TYPE		BITS(16,16)
#define ACL_MAC_MASK_REG4_ETHER_TYPE_S		16

#define ACL_MAC_MASK_REG5_RULE_TYPE		BITS(0,3)
#define ACL_MAC_MASK_REG5_RULE_TYPE_S		0
#define ACL_MAC_RULE_TYPE			0x1
#define ACL_MAC_MASK_REG5_VID_MASK		BIT(3)
#define ACL_MAC_MASK_REG5_FRAME_TAG		BIT(4)
#define ACL_MAC_MASK_REG5_FRAME_TAG_MASK	BIT(5)
#define ACL_MAC_MASK_REG5_RULE_VALID		BITS(6,2)
#define ACL_MAC_MASK_REG5_RULE_VALID_S		6
#define ACL_MAC_MASK_REG5_RULE_VALID_START_END	0x3

/* 802.1D Bridge Filtered MAC Group Addresses redirect ACL rule */
#define ACL_802_1D_RULE_ID			0x1
#define ACL_802_1D_DST_MAC_5_4			0x0180
#define ACL_802_1D_MAC_MASK_5_4			0xffff
#define ACL_802_1D_DST_MAC_3_0			0xc2000000
#define ACL_802_1D_MAC_MASK_3_0			0xfffffff0

#define AR8327_REG_PORT_VLAN0(_i)		(0x420 + (_i) * 0x8)
#define   AR8327_PORT_VLAN0_DEF_SVID		BITS(0, 12)
#define   AR8327_PORT_VLAN0_DEF_SVID_S		0
#define   AR8327_PORT_VLAN0_DEF_CVID		BITS(16, 12)
#define   AR8327_PORT_VLAN0_DEF_CVID_S		16

#define AR8327_REG_PORT_VLAN1(_i)		(0x424 + (_i) * 0x8)
#define   AR8327_PORT_VLAN1_PORT_VLAN_PROP	BIT(6)
#define   AR8327_PORT_VLAN1_OUT_MODE		BITS(12, 2)
#define   AR8327_PORT_VLAN1_OUT_MODE_S		12
#define   AR8327_PORT_VLAN1_OUT_MODE_UNMOD	0
#define   AR8327_PORT_VLAN1_OUT_MODE_UNTAG	1
#define   AR8327_PORT_VLAN1_OUT_MODE_TAG	2
#define   AR8327_PORT_VLAN1_OUT_MODE_UNTOUCH	3

#define AR8327_REG_ATU_DATA0			0x600
#define   AR8327_ATU_ADDR0			BITS(0, 8)
#define   AR8327_ATU_ADDR0_S			0
#define   AR8327_ATU_ADDR1			BITS(8, 8)
#define   AR8327_ATU_ADDR1_S			8
#define   AR8327_ATU_ADDR2			BITS(16, 8)
#define   AR8327_ATU_ADDR2_S			16
#define   AR8327_ATU_ADDR3			BITS(24, 8)
#define   AR8327_ATU_ADDR3_S			24
#define AR8327_REG_ATU_DATA1			0x604
#define   AR8327_ATU_ADDR4			BITS(0, 8)
#define   AR8327_ATU_ADDR4_S			0
#define   AR8327_ATU_ADDR5			BITS(8, 8)
#define   AR8327_ATU_ADDR5_S			8
#define   AR8327_ATU_PORTS			BITS(16, 7)
#define   AR8327_ATU_PORT0			BIT(16)
#define   AR8327_ATU_PORT1			BIT(17)
#define   AR8327_ATU_PORT2			BIT(18)
#define   AR8327_ATU_PORT3			BIT(19)
#define   AR8327_ATU_PORT4			BIT(20)
#define   AR8327_ATU_PORT5			BIT(21)
#define   AR8327_ATU_PORT6			BIT(22)
#define AR8327_REG_ATU_DATA2			0x608
#define   AR8327_ATU_STATUS			BITS(0, 4)
#define   AR8327_ATU_VID			BITS(8, 12)
#define   AR8327_ATU_VID_S			8

#define AR8327_REG_ATU_FUNC			0x60c
#define   AR8327_ATU_FUNC_OP			BITS(0, 4)
#define   AR8327_ATU_FUNC_OP_NOOP		0x0
#define   AR8327_ATU_FUNC_OP_FLUSH		0x1
#define   AR8327_ATU_FUNC_OP_LOAD		0x2
#define   AR8327_ATU_FUNC_OP_PURGE		0x3
#define   AR8327_ATU_FUNC_OP_FLUSH_UNLOCKED	0x4
#define   AR8327_ATU_FUNC_OP_FLUSH_PORT		0x5
#define   AR8327_ATU_FUNC_OP_GET_NEXT		0x6
#define   AR8327_ATU_FUNC_OP_SEARCH_MAC		0x7
#define   AR8327_ATU_FUNC_OP_CHANGE_TRUNK	0x8
#define   AR8327_ATU_PORT_NUM			BITS(8, 4)
#define   AR8327_ATU_PORT_NUM_S			8
#define   AR8327_ATU_FUNC_BUSY			BIT(31)

#define AR8327_REG_VTU_FUNC0			0x0610
#define   AR8327_VTU_FUNC0_EG_MODE		BITS(4, 14)
#define   AR8327_VTU_FUNC0_EG_MODE_S(_i)	(4 + (_i) * 2)
#define   AR8327_VTU_FUNC0_EG_MODE_KEEP		0
#define   AR8327_VTU_FUNC0_EG_MODE_UNTAG	1
#define   AR8327_VTU_FUNC0_EG_MODE_TAG		2
#define   AR8327_VTU_FUNC0_EG_MODE_NOT		3
#define   AR8327_VTU_FUNC0_IVL			BIT(19)
#define   AR8327_VTU_FUNC0_VALID		BIT(20)

#define AR8327_REG_VTU_FUNC1			0x0614
#define   AR8327_VTU_FUNC1_OP			BITS(0, 3)
#define   AR8327_VTU_FUNC1_OP_NOOP		0
#define   AR8327_VTU_FUNC1_OP_FLUSH		1
#define   AR8327_VTU_FUNC1_OP_LOAD		2
#define   AR8327_VTU_FUNC1_OP_PURGE		3
#define   AR8327_VTU_FUNC1_OP_REMOVE_PORT	4
#define   AR8327_VTU_FUNC1_OP_GET_NEXT		5
#define   AR8327_VTU_FUNC1_OP_GET_ONE		6
#define   AR8327_VTU_FUNC1_FULL			BIT(4)
#define   AR8327_VTU_FUNC1_PORT			BIT(8, 4)
#define   AR8327_VTU_FUNC1_PORT_S		8
#define   AR8327_VTU_FUNC1_VID			BIT(16, 12)
#define   AR8327_VTU_FUNC1_VID_S		16
#define   AR8327_VTU_FUNC1_BUSY			BIT(31)

#define AR8327_REG_ARL_CTRL			0x0618

#define AR8327_REG_FWD_CTRL0			0x620
#define   AR8327_FWD_CTRL0_CPU_PORT_EN		BIT(10)
#define   AR8327_FWD_CTRL0_MIRROR_PORT		BITS(4, 4)
#define   AR8327_FWD_CTRL0_MIRROR_PORT_S	4

#define AR8327_REG_FWD_CTRL1			0x624
#define   AR8327_FWD_CTRL1_UC_FLOOD		BITS(0, 7)
#define   AR8327_FWD_CTRL1_UC_FLOOD_S		0
#define   AR8327_FWD_CTRL1_MC_FLOOD		BITS(8, 7)
#define   AR8327_FWD_CTRL1_MC_FLOOD_S		8
#define   AR8327_FWD_CTRL1_BC_FLOOD		BITS(16, 7)
#define   AR8327_FWD_CTRL1_BC_FLOOD_S		16
#define   AR8327_FWD_CTRL1_IGMP			BITS(24, 7)
#define   AR8327_FWD_CTRL1_IGMP_S		24

#define AR8327_REG_PORT_LOOKUP(_i)		(0x660 + (_i) * 0xc)
#define   AR8327_PORT_LOOKUP_MEMBER		BITS(0, 7)
#define   AR8327_PORT_LOOKUP_IN_MODE		BITS(8, 2)
#define   AR8327_PORT_LOOKUP_IN_MODE_S		8
#define   AR8327_PORT_LOOKUP_STATE		BITS(16, 3)
#define   AR8327_PORT_LOOKUP_STATE_S		16
#define   AR8327_FORCE_PORT_VLAN_EN		BIT(10)
#define   AR8327_PORT_LOOKUP_LEARN		BIT(20)
#define   AR8327_PORT_LOOKUP_ING_MIRROR_EN	BIT(25)

#define AR8327_REG_PORT_PRIO(_i)		(0x664 + (_i) * 0xc)

#define AR8327_REG_PORT_EG_RATE_CTRL0(_i)	(0x890 + (_i) * 0x20)
#define   AR8327_EG_PRI0_CIR			BITS(0, 15)
#define   AR8327_EG_PRI0_CIR_S			0
#define   AR8327_EG_PRI1_CIR			BITS(16, 15)
#define   AR8327_EG_PRI1_CIR_S			16

#define AR8327_REG_PORT_EG_RATE_CTRL1(_i)	(0x894 + (_i) * 0x20)
#define   AR8327_EG_PRI2_CIR			BITS(0, 15)
#define   AR8327_EG_PRI2_CIR_S			0
#define   AR8327_EG_PRI3_CIR			BITS(16, 15)
#define   AR8327_EG_PRI3_CIR_S			16

#define AR8327_REG_PORT_EG_RATE_CTRL2(_i)	(0x898 + (_i) * 0x20)
#define   AR8327_EG_PRI4_CIR			BITS(0, 15)
#define   AR8327_EG_PRI4_CIR_S			0
#define   AR8327_EG_PRI5_CIR			BITS(16, 15)
#define   AR8327_EG_PRI5_CIR_S			16

#define AR8327_REG_PORT_EG_RATE_CTRL3(_i)	(0x89c + (_i) * 0x20)
#define   AR8327_EG_PRI0_EIR			BITS(0, 15)
#define   AR8327_EG_PRI0_EIR_S			0
#define   AR8327_EG_PRI1_EIR			BITS(16, 15)
#define   AR8327_EG_PRI1_EIR_S			16

#define AR8327_REG_PORT_EG_RATE_CTRL4(_i)	(0x8a0 + (_i) * 0x20)
#define   AR8327_EG_PRI2_EIR			BITS(0, 15)
#define   AR8327_EG_PRI2_EIR_S			0
#define   AR8327_EG_PRI3_EIR			BITS(16, 15)
#define   AR8327_EG_PRI3_EIR_S			16

#define AR8327_REG_PORT_EG_RATE_CTRL5(_i)	(0x8a4 + (_i) * 0x20)
#define   AR8327_EG_PRI4_EIR			BITS(0, 15)
#define   AR8327_EG_PRI4_EIR_S			0
#define   AR8327_EG_PRI5_EIR			BITS(16, 15)
#define   AR8327_EG_PRI5_EIR_S			16

#define AR8327_REG_PORT_EG_RATE_CTRL6(_i)	(0x8a8 + (_i) * 0x20)
#define   AR8327_EG_PRI0_EBS			BITS(0, 3)
#define   AR8327_EG_PRI0_EBS_S			0
#define   AR8327_EG_PRI0_CBS			BITS(4, 3)
#define   AR8327_EG_PRI0_CBS_S			4
#define   AR8327_EG_PRI1_EBS			BITS(8, 3)
#define   AR8327_EG_PRI1_EBS_S			8
#define   AR8327_EG_PRI1_CBS			BITS(12, 3)
#define   AR8327_EG_PRI1_CBS_S			12
#define   AR8327_EG_PRI2_EBS			BITS(16, 3)
#define   AR8327_EG_PRI2_EBS_S			16
#define   AR8327_EG_PRI2_CBS			BITS(20, 3)
#define   AR8327_EG_PRI2_CBS_S			20
#define   AR8327_EG_PRI3_EBS			BITS(24, 3)
#define   AR8327_EG_PRI3_EBS_S			24
#define   AR8327_EG_PRI3_CBS			BITS(28, 3)
#define   AR8327_EG_PRI3_CBS_S			28

#define AR8327_REG_PORT_EG_RATE_CTRL7(_i)	(0x8ac + (_i) * 0x20)
#define   AR8327_EG_TIME_SLOT			BITS(0, 3)
#define   AR8327_EG_TIME_SLOT_S			0
#define   AR8327_EGRESS_RATE_EN			BIT(3)
#define   AR8327_EGRESS_MANAGE_RATE_EN		BIT(4)
#define   AR8327_EG_PRI0_RATE_UNIT		BIT(8)
#define   AR8327_EG_PRI1_RATE_UNIT		BIT(9)
#define   AR8327_EG_PRI2_RATE_UNIT		BIT(10)
#define   AR8327_EG_PRI3_RATE_UNIT		BIT(11)
#define   AR8327_EG_PRI4_RATE_UNIT		BIT(12)
#define   AR8327_EG_PRI5_RATE_UNIT		BIT(13)
#define   AR8327_EG_PRI4_EBS			BITS(16, 3)
#define   AR8327_EG_PRI4_EBS_S			16
#define   AR8327_EG_PRI4_CBS			BITS(20, 3)
#define   AR8327_EG_PRI4_CBS_S			20
#define   AR8327_EG_PRI5_EBS			BITS(24, 3)
#define   AR8327_EG_PRI5_EBS_S			24
#define   AR8327_EG_PRI5_CBS			BITS(28, 3)
#define   AR8327_EG_PRI5_CBS_S			28

#define AR8327_REG_PORT_HOL_CTRL0(_i)		(0x970 + (_i) * 0x8)
#define   AR8327_PORT_HOL_CTRL0_EG_PRI0_BUF	BITS(0, 4)
#define   AR8327_PORT_HOL_CTRL0_EG_PRI0_BUF_S	0
#define   AR8327_PORT_HOL_CTRL0_EG_PRI1_BUF	BITS(4, 4)
#define   AR8327_PORT_HOL_CTRL0_EG_PRI1_BUF_S	4
#define   AR8327_PORT_HOL_CTRL0_EG_PRI2_BUF	BITS(8, 4)
#define   AR8327_PORT_HOL_CTRL0_EG_PRI2_BUF_S	8
#define   AR8327_PORT_HOL_CTRL0_EG_PRI3_BUF	BITS(12, 4)
#define   AR8327_PORT_HOL_CTRL0_EG_PRI3_BUF_S	12
#define   AR8327_PORT_HOL_CTRL0_EG_PRI4_BUF	BITS(16, 4)
#define   AR8327_PORT_HOL_CTRL0_EG_PRI4_BUF_S	16
#define   AR8327_PORT_HOL_CTRL0_EG_PRI5_BUF	BITS(20, 4)
#define   AR8327_PORT_HOL_CTRL0_EG_PRI5_BUF_S	20
#define   AR8327_PORT_HOL_CTRL0_EG_PORT_BUF	BITS(24, 6)
#define   AR8327_PORT_HOL_CTRL0_EG_PORT_BUF_S	24

#define AR8327_REG_PORT_HOL_CTRL1(_i)		(0x974 + (_i) * 0x8)
#define   AR8327_PORT_HOL_CTRL1_ING_BUF		BITS(0, 4)
#define   AR8327_PORT_HOL_CTRL1_ING_BUF_S	0
#define   AR8327_PORT_HOL_CTRL1_EG_PRI_BUF_EN	BIT(6)
#define   AR8327_PORT_HOL_CTRL1_EG_PORT_BUF_EN	BIT(7)
#define   AR8327_PORT_HOL_CTRL1_WRED_EN		BIT(8)
#define   AR8327_PORT_HOL_CTRL1_EG_MIRROR_EN	BIT(16)

#define AR8337_PAD_MAC06_EXCHANGE_EN		BIT(31)

enum ar8327_led_pattern {
	AR8327_LED_PATTERN_OFF = 0,
	AR8327_LED_PATTERN_BLINK,
	AR8327_LED_PATTERN_ON,
	AR8327_LED_PATTERN_RULE,
};

struct ar8327_led_entry {
	unsigned reg;
	unsigned shift;
};

struct ar8327_led {
	struct led_classdev cdev;
	struct ar8xxx_priv *sw_priv;

	char *name;
	bool active_low;
	u8 led_num;
	enum ar8327_led_mode mode;

	struct mutex mutex;
	spinlock_t lock;
	struct work_struct led_work;
	bool enable_hw_mode;
	enum ar8327_led_pattern pattern;
};

struct ar8327_data {
	u32 port0_status;
	u32 port6_status;

	struct ar8327_led **leds;
	unsigned int num_leds;

	/* all fields below are cleared on reset */
	bool eee[AR8XXX_NUM_PHYS];
};

#endif
