$date
	Sun Jul  6 08:49:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module program_counter_tb $end
$var wire 8 ! pc [7:0] $end
$var reg 1 " clk $end
$var reg 8 # next_pc [7:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 8 % next_pc [7:0] $end
$var wire 1 $ rst $end
$var reg 8 & pc [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
1$
b0 #
0"
b0 !
$end
#5000
1"
#10000
0"
b101 #
b101 %
0$
#15000
b101 !
b101 &
1"
#20000
0"
b1010 #
b1010 %
#25000
b1010 !
b1010 &
1"
#30000
0"
b11111111 #
b11111111 %
#35000
b11111111 !
b11111111 &
1"
#40000
b0 !
b0 &
0"
1$
#45000
1"
#50000
0"
b10001 #
b10001 %
0$
#55000
b10001 !
b10001 &
1"
#60000
