// Mem file initialization records.
//
// SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
// Vivado v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// Created on Monday February 08, 2021 - 08:49:47 pm, from:
//
//     Map file     - D:\dario\fulgor\trabajo_final\vivado_projects\test_FIFO\test_FIFO.srcs\sources_1\bd\DMA_FIFO\DMA_FIFO.bmm
//     Data file(s) - d:/dario/fulgor/trabajo_final/vivado_projects/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'DMA_FIFO_i_microblaze_0.DMA_FIFO_i_blk_mem_gen_0_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.
