// Seed: 405096623
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output tri id_3,
    input supply0 id_4,
    input tri id_5,
    input wor id_6,
    output wire id_7,
    input wire id_8,
    output uwire id_9,
    input uwire id_10,
    input uwire id_11,
    output supply1 id_12,
    output tri1 id_13
);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    input tri id_2,
    input wand id_3,
    output wire id_4,
    input supply1 id_5,
    input tri1 id_6,
    output tri1 id_7
);
  logic [7:0] id_9 = id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_5,
      id_3,
      id_6,
      id_0,
      id_3,
      id_0,
      id_1,
      id_5,
      id_7,
      id_4
  );
  if (-1) begin : LABEL_0
    assign id_9[1'h0] = -1;
  end
endmodule
