Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sun Jun 23 03:06:46 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_circuit_timing_summary_routed.rpt -pb top_level_circuit_timing_summary_routed.pb -rpx top_level_circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_circuit
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
TIMING-16  Warning           Large setup violation                                             1000        
TIMING-20  Warning           Non-clocked latch                                                 109         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21671)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (2364)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21671)
----------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: io_cont/chip_select_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: io_cont/chip_select_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__0/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__1/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__2/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__2_replica/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__2_replica_1/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__3/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_1/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_2/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_3/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_4/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep__0/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep__0_replica/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep__0_replica_1/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep_replica/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep_replica_1/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep_replica_2/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]_replica/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]_replica_1/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2364)
---------------------------------
 There are 2364 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.884    -7745.130                   2063                 6805        0.044        0.000                      0                 6805        9.500        0.000                       0                  2371  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk_in                   {0.000 41.666}     83.333          12.000          
  clk_50Mhz_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0     {0.000 41.666}     83.333          12.000          
sys_clk_pin              {0.000 41.660}     83.330          12.000          
  clk_50Mhz_clk_wiz_0_1  {0.000 10.000}     19.999          50.002          
  clkfbout_clk_wiz_0_1   {0.000 41.665}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_50Mhz_clk_wiz_0         -6.883    -7743.635                   2063                 6726        0.308        0.000                      0                 6726        9.500        0.000                       0                  2367  
  clkfbout_clk_wiz_0                                                                                                                                                      16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               16.670        0.000                       0                     1  
  clk_50Mhz_clk_wiz_0_1       -6.868    -7713.206                   2061                 6726        0.308        0.000                      0                 6726        9.500        0.000                       0                  2367  
  clkfbout_clk_wiz_0_1                                                                                                                                                    16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50Mhz_clk_wiz_0_1  clk_50Mhz_clk_wiz_0         -6.883    -7743.635                   2063                 6726        0.044        0.000                      0                 6726  
clk_50Mhz_clk_wiz_0    clk_50Mhz_clk_wiz_0_1       -6.884    -7745.130                   2063                 6726        0.044        0.000                      0                 6726  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_50Mhz_clk_wiz_0    clk_50Mhz_clk_wiz_0         12.479        0.000                      0                   79        0.854        0.000                      0                   79  
**async_default**      clk_50Mhz_clk_wiz_0_1  clk_50Mhz_clk_wiz_0         12.479        0.000                      0                   79        0.591        0.000                      0                   79  
**async_default**      clk_50Mhz_clk_wiz_0    clk_50Mhz_clk_wiz_0_1       12.479        0.000                      0                   79        0.591        0.000                      0                   79  
**async_default**      clk_50Mhz_clk_wiz_0_1  clk_50Mhz_clk_wiz_0_1       12.494        0.000                      0                   79        0.854        0.000                      0                   79  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 clk_50Mhz_clk_wiz_0                           
(none)                 clk_50Mhz_clk_wiz_0_1                         
(none)                 clkfbout_clk_wiz_0                            
(none)                 clkfbout_clk_wiz_0_1                          
(none)                                        clk_50Mhz_clk_wiz_0    
(none)                                        clk_50Mhz_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50Mhz_clk_wiz_0
  To Clock:  clk_50Mhz_clk_wiz_0

Setup :         2063  Failing Endpoints,  Worst Slack       -6.883ns,  Total Violation    -7743.635ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.883ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[75][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.577ns  (logic 5.938ns (25.186%)  route 17.639ns (74.814%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 18.613 - 20.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.153    25.644    processor/memory/D[4]
    SLICE_X27Y40         FDRE                                         r  processor/memory/memory_reg[75][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.446    18.613    processor/memory/clk_50Mhz
    SLICE_X27Y40         FDRE                                         r  processor/memory/memory_reg[75][0][4]/C
                         clock pessimism              0.493    19.105    
                         clock uncertainty           -0.264    18.842    
    SLICE_X27Y40         FDRE (Setup_fdre_C_D)       -0.081    18.761    processor/memory/memory_reg[75][0][4]
  -------------------------------------------------------------------
                         required time                         18.761    
                         arrival time                         -25.644    
  -------------------------------------------------------------------
                         slack                                 -6.883    

Slack (VIOLATED) :        -6.846ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[31][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.521ns  (logic 5.938ns (25.245%)  route 17.583ns (74.755%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 18.614 - 20.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.097    25.588    processor/memory/D[4]
    SLICE_X29Y41         FDRE                                         r  processor/memory/memory_reg[31][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.447    18.614    processor/memory/clk_50Mhz
    SLICE_X29Y41         FDRE                                         r  processor/memory/memory_reg[31][0][4]/C
                         clock pessimism              0.493    19.106    
                         clock uncertainty           -0.264    18.843    
    SLICE_X29Y41         FDRE (Setup_fdre_C_D)       -0.101    18.742    processor/memory/memory_reg[31][0][4]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -25.588    
  -------------------------------------------------------------------
                         slack                                 -6.846    

Slack (VIOLATED) :        -6.841ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[87][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.554ns  (logic 6.345ns (26.938%)  route 17.209ns (73.062%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.253 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.706    22.959    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.299    23.258 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.585    23.843    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.967 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           0.185    24.152    io_cont/reg_writeData[0]_1[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.124    24.276 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         1.345    25.621    processor/memory/D[6]
    SLICE_X21Y40         FDRE                                         r  processor/memory/memory_reg[87][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.609    processor/memory/clk_50Mhz
    SLICE_X21Y40         FDRE                                         r  processor/memory/memory_reg[87][0][6]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.264    18.838    
    SLICE_X21Y40         FDRE (Setup_fdre_C_D)       -0.058    18.780    processor/memory/memory_reg[87][0][6]
  -------------------------------------------------------------------
                         required time                         18.780    
                         arrival time                         -25.621    
  -------------------------------------------------------------------
                         slack                                 -6.841    

Slack (VIOLATED) :        -6.824ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[87][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.536ns  (logic 5.938ns (25.230%)  route 17.598ns (74.770%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.112    25.602    processor/memory/D[4]
    SLICE_X31Y37         FDRE                                         r  processor/memory/memory_reg[87][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.611    processor/memory/clk_50Mhz
    SLICE_X31Y37         FDRE                                         r  processor/memory/memory_reg[87][0][4]/C
                         clock pessimism              0.493    19.103    
                         clock uncertainty           -0.264    18.840    
    SLICE_X31Y37         FDRE (Setup_fdre_C_D)       -0.061    18.779    processor/memory/memory_reg[87][0][4]
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                         -25.602    
  -------------------------------------------------------------------
                         slack                                 -6.824    

Slack (VIOLATED) :        -6.807ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[78][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.541ns  (logic 5.938ns (25.224%)  route 17.603ns (74.776%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 18.617 - 20.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.117    25.608    processor/memory/D[4]
    SLICE_X32Y48         FDRE                                         r  processor/memory/memory_reg[78][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.450    18.617    processor/memory/clk_50Mhz
    SLICE_X32Y48         FDRE                                         r  processor/memory/memory_reg[78][0][4]/C
                         clock pessimism              0.493    19.109    
                         clock uncertainty           -0.264    18.846    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)       -0.045    18.801    processor/memory/memory_reg[78][0][4]
  -------------------------------------------------------------------
                         required time                         18.801    
                         arrival time                         -25.608    
  -------------------------------------------------------------------
                         slack                                 -6.807    

Slack (VIOLATED) :        -6.802ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[69][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.534ns  (logic 5.938ns (25.231%)  route 17.596ns (74.769%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.110    25.601    processor/memory/D[4]
    SLICE_X23Y46         FDRE                                         r  processor/memory/memory_reg[69][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.611    processor/memory/clk_50Mhz
    SLICE_X23Y46         FDRE                                         r  processor/memory/memory_reg[69][0][4]/C
                         clock pessimism              0.493    19.103    
                         clock uncertainty           -0.264    18.840    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)       -0.040    18.800    processor/memory/memory_reg[69][0][4]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                         -25.601    
  -------------------------------------------------------------------
                         slack                                 -6.802    

Slack (VIOLATED) :        -6.801ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[71][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.514ns  (logic 6.345ns (26.984%)  route 17.169ns (73.016%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.253 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.706    22.959    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.299    23.258 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.585    23.843    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.967 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           0.185    24.152    io_cont/reg_writeData[0]_1[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.124    24.276 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         1.305    25.581    processor/memory/D[6]
    SLICE_X21Y39         FDRE                                         r  processor/memory/memory_reg[71][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.609    processor/memory/clk_50Mhz
    SLICE_X21Y39         FDRE                                         r  processor/memory/memory_reg[71][0][6]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.264    18.838    
    SLICE_X21Y39         FDRE (Setup_fdre_C_D)       -0.058    18.780    processor/memory/memory_reg[71][0][6]
  -------------------------------------------------------------------
                         required time                         18.780    
                         arrival time                         -25.581    
  -------------------------------------------------------------------
                         slack                                 -6.801    

Slack (VIOLATED) :        -6.792ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[85][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.505ns  (logic 6.345ns (26.995%)  route 17.160ns (73.005%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.253 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.706    22.959    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.299    23.258 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.585    23.843    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.967 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           0.185    24.152    io_cont/reg_writeData[0]_1[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.124    24.276 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         1.296    25.571    processor/memory/D[6]
    SLICE_X23Y40         FDRE                                         r  processor/memory/memory_reg[85][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.609    processor/memory/clk_50Mhz
    SLICE_X23Y40         FDRE                                         r  processor/memory/memory_reg[85][0][6]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.264    18.838    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)       -0.058    18.780    processor/memory/memory_reg[85][0][6]
  -------------------------------------------------------------------
                         required time                         18.780    
                         arrival time                         -25.571    
  -------------------------------------------------------------------
                         slack                                 -6.792    

Slack (VIOLATED) :        -6.770ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[53][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.484ns  (logic 5.938ns (25.285%)  route 17.546ns (74.715%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 18.613 - 20.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.060    25.551    processor/memory/D[4]
    SLICE_X31Y39         FDRE                                         r  processor/memory/memory_reg[53][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.446    18.613    processor/memory/clk_50Mhz
    SLICE_X31Y39         FDRE                                         r  processor/memory/memory_reg[53][0][4]/C
                         clock pessimism              0.493    19.105    
                         clock uncertainty           -0.264    18.842    
    SLICE_X31Y39         FDRE (Setup_fdre_C_D)       -0.061    18.781    processor/memory/memory_reg[53][0][4]
  -------------------------------------------------------------------
                         required time                         18.781    
                         arrival time                         -25.551    
  -------------------------------------------------------------------
                         slack                                 -6.770    

Slack (VIOLATED) :        -6.766ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[11][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.490ns  (logic 6.345ns (27.012%)  route 17.145ns (72.988%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.253 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.706    22.959    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.299    23.258 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.585    23.843    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.967 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           0.185    24.152    io_cont/reg_writeData[0]_1[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.124    24.276 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         1.281    25.557    processor/memory/D[6]
    SLICE_X17Y42         FDRE                                         r  processor/memory/memory_reg[11][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.609    processor/memory/clk_50Mhz
    SLICE_X17Y42         FDRE                                         r  processor/memory/memory_reg[11][0][6]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.264    18.838    
    SLICE_X17Y42         FDRE (Setup_fdre_C_D)       -0.047    18.791    processor/memory/memory_reg[11][0][6]
  -------------------------------------------------------------------
                         required time                         18.791    
                         arrival time                         -25.557    
  -------------------------------------------------------------------
                         slack                                 -6.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 pl/checksum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    pl/CLK
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  pl/checksum_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.203    pl/checksum_reg_n_0_[7]
    SLICE_X38Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.158 r  pl/checksum[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.158    pl/checksum[7]_i_5_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.095 r  pl/checksum_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.095    pl/checksum[7]
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[7]/C
                         clock pessimism              0.234    -0.505    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.102    -0.403    pl/checksum_reg[7]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 pl/checksum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    pl/CLK
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  pl/checksum_reg[3]/Q
                         net (fo=2, routed)           0.172    -0.191    pl/checksum_reg_n_0_[3]
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  pl/checksum[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.146    pl/checksum[3]_i_6_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.083 r  pl/checksum_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.083    pl/checksum[3]
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    pl/CLK
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[3]/C
                         clock pessimism              0.234    -0.504    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.102    -0.402    pl/checksum_reg[3]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.251ns (55.715%)  route 0.200ns (44.285%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.587    -0.503    uart_controller/clk_50Mhz
    SLICE_X39Y17         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.200    -0.162    pl/write_reg_0[7]
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.045    -0.117 r  pl/checksum[3]_i_8/O
                         net (fo=1, routed)           0.000    -0.117    pl/checksum[3]_i_8_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.052 r  pl/checksum_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.052    pl/checksum[1]
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    pl/CLK
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[1]/C
                         clock pessimism              0.248    -0.490    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.102    -0.388    pl/checksum_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller/rx_clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.226ns (52.743%)  route 0.202ns (47.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.591    -0.499    uart_controller/clk_50Mhz
    SLICE_X41Y11         FDRE                                         r  uart_controller/rx_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  uart_controller/rx_clk_count_reg[3]/Q
                         net (fo=18, routed)          0.202    -0.168    uart_controller/rx_clk_count_reg_n_0_[3]
    SLICE_X41Y11         LUT6 (Prop_lut6_I3_O)        0.098    -0.070 r  uart_controller/rx_clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.070    uart_controller/rx_clk_count[4]_i_2_n_0
    SLICE_X41Y11         FDRE                                         r  uart_controller/rx_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.862    -0.731    uart_controller/clk_50Mhz
    SLICE_X41Y11         FDRE                                         r  uart_controller/rx_clk_count_reg[4]/C
                         clock pessimism              0.232    -0.499    
    SLICE_X41Y11         FDRE (Hold_fdre_C_D)         0.092    -0.407    uart_controller/rx_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 pl/checksum_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    pl/CLK
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  pl/checksum_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.180    pl/checksum_reg_n_0_[4]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.045    -0.135 r  pl/checksum[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.135    pl/checksum[7]_i_8_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.065 r  pl/checksum_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.065    pl/checksum[4]
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[4]/C
                         clock pessimism              0.234    -0.505    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.102    -0.403    pl/checksum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.254ns (56.280%)  route 0.197ns (43.720%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    uart_controller/clk_50Mhz
    SLICE_X40Y19         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  uart_controller/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=13, routed)          0.115    -0.226    uart_controller/tx_state[0]
    SLICE_X41Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.181 r  uart_controller/tx_i_4/O
                         net (fo=1, routed)           0.082    -0.098    uart_controller/tx_i_4_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.045    -0.053 r  uart_controller/tx_i_2/O
                         net (fo=1, routed)           0.000    -0.053    uart_controller/tx_i_2_n_0
    SLICE_X41Y19         FDRE                                         r  uart_controller/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X41Y19         FDRE                                         r  uart_controller/tx_reg/C
                         clock pessimism              0.247    -0.492    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.092    -0.400    uart_controller/tx_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.251ns (52.741%)  route 0.225ns (47.259%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.587    -0.503    uart_controller/clk_50Mhz
    SLICE_X39Y17         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.225    -0.137    pl/write_reg_0[7]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.045    -0.092 r  pl/checksum[7]_i_7/O
                         net (fo=1, routed)           0.000    -0.092    pl/checksum[7]_i_7_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.027 r  pl/checksum_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.027    pl/checksum[5]
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[5]/C
                         clock pessimism              0.248    -0.491    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.102    -0.389    pl/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/temp_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.209ns (42.901%)  route 0.278ns (57.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.588    -0.502    pl/CLK
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  pl/temp_reg[0][2]/Q
                         net (fo=1, routed)           0.278    -0.060    pl/temp_reg_n_0_[0][2]
    SLICE_X36Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.015 r  pl/temp[0][2]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.015    pl/temp_reg[0]_0[2]
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.857    -0.736    pl/CLK
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][2]/C
                         clock pessimism              0.234    -0.502    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.121    -0.381    pl/temp_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/temp_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.663%)  route 0.308ns (62.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.590    -0.500    uart_controller/clk_50Mhz
    SLICE_X38Y12         FDRE                                         r  uart_controller/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  uart_controller/rx_data_reg[1]/Q
                         net (fo=11, routed)          0.308    -0.051    pl/write_reg_0[1]
    SLICE_X35Y14         LUT5 (Prop_lut5_I0_O)        0.045    -0.006 r  pl/temp[2][1]_i_1/O
                         net (fo=2, routed)           0.000    -0.006    pl/temp_reg[2]_2[1]
    SLICE_X35Y14         FDRE                                         r  pl/temp_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.858    -0.735    pl/CLK
    SLICE_X35Y14         FDRE                                         r  pl/temp_reg[2][1]/C
                         clock pessimism              0.269    -0.466    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.092    -0.374    pl/temp_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/temp_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.551%)  route 0.282ns (57.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.588    -0.502    pl/CLK
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  pl/temp_reg[0][3]/Q
                         net (fo=1, routed)           0.282    -0.056    pl/temp_reg_n_0_[0][3]
    SLICE_X36Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.011 r  pl/temp[0][3]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.011    pl/temp_reg[0]_0[3]
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.857    -0.736    pl/CLK
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][3]/C
                         clock pessimism              0.234    -0.502    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.121    -0.381    pl/temp_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50Mhz_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    proc_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y21     ex_handler/done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y21     ex_handler/handled_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y21     ex_handler/tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y21     ex_handler/tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y21     ex_handler/tx_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y21     ex_handler/tx_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y21     ex_handler/tx_dv_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     ex_handler/done_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     ex_handler/done_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     ex_handler/handled_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     ex_handler/handled_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     ex_handler/done_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     ex_handler/done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     ex_handler/handled_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     ex_handler/handled_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50Mhz_clk_wiz_0_1
  To Clock:  clk_50Mhz_clk_wiz_0_1

Setup :         2061  Failing Endpoints,  Worst Slack       -6.868ns,  Total Violation    -7713.205ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.868ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[75][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.577ns  (logic 5.938ns (25.186%)  route 17.639ns (74.814%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 18.612 - 19.999 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.153    25.644    processor/memory/D[4]
    SLICE_X27Y40         FDRE                                         r  processor/memory/memory_reg[75][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.446    18.612    processor/memory/clk_50Mhz
    SLICE_X27Y40         FDRE                                         r  processor/memory/memory_reg[75][0][4]/C
                         clock pessimism              0.493    19.104    
                         clock uncertainty           -0.248    18.856    
    SLICE_X27Y40         FDRE (Setup_fdre_C_D)       -0.081    18.775    processor/memory/memory_reg[75][0][4]
  -------------------------------------------------------------------
                         required time                         18.775    
                         arrival time                         -25.644    
  -------------------------------------------------------------------
                         slack                                 -6.868    

Slack (VIOLATED) :        -6.832ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[31][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.521ns  (logic 5.938ns (25.245%)  route 17.583ns (74.755%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 18.613 - 19.999 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.097    25.588    processor/memory/D[4]
    SLICE_X29Y41         FDRE                                         r  processor/memory/memory_reg[31][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.447    18.613    processor/memory/clk_50Mhz
    SLICE_X29Y41         FDRE                                         r  processor/memory/memory_reg[31][0][4]/C
                         clock pessimism              0.493    19.105    
                         clock uncertainty           -0.248    18.857    
    SLICE_X29Y41         FDRE (Setup_fdre_C_D)       -0.101    18.756    processor/memory/memory_reg[31][0][4]
  -------------------------------------------------------------------
                         required time                         18.756    
                         arrival time                         -25.588    
  -------------------------------------------------------------------
                         slack                                 -6.832    

Slack (VIOLATED) :        -6.827ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[87][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.554ns  (logic 6.345ns (26.938%)  route 17.209ns (73.062%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.608 - 19.999 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.253 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.706    22.959    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.299    23.258 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.585    23.843    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.967 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           0.185    24.152    io_cont/reg_writeData[0]_1[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.124    24.276 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         1.345    25.621    processor/memory/D[6]
    SLICE_X21Y40         FDRE                                         r  processor/memory/memory_reg[87][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.608    processor/memory/clk_50Mhz
    SLICE_X21Y40         FDRE                                         r  processor/memory/memory_reg[87][0][6]/C
                         clock pessimism              0.493    19.100    
                         clock uncertainty           -0.248    18.852    
    SLICE_X21Y40         FDRE (Setup_fdre_C_D)       -0.058    18.794    processor/memory/memory_reg[87][0][6]
  -------------------------------------------------------------------
                         required time                         18.794    
                         arrival time                         -25.621    
  -------------------------------------------------------------------
                         slack                                 -6.827    

Slack (VIOLATED) :        -6.809ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[87][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.536ns  (logic 5.938ns (25.230%)  route 17.598ns (74.770%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.610 - 19.999 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.112    25.602    processor/memory/D[4]
    SLICE_X31Y37         FDRE                                         r  processor/memory/memory_reg[87][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.610    processor/memory/clk_50Mhz
    SLICE_X31Y37         FDRE                                         r  processor/memory/memory_reg[87][0][4]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.248    18.854    
    SLICE_X31Y37         FDRE (Setup_fdre_C_D)       -0.061    18.793    processor/memory/memory_reg[87][0][4]
  -------------------------------------------------------------------
                         required time                         18.793    
                         arrival time                         -25.602    
  -------------------------------------------------------------------
                         slack                                 -6.809    

Slack (VIOLATED) :        -6.792ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[78][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.541ns  (logic 5.938ns (25.224%)  route 17.603ns (74.776%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 18.616 - 19.999 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.117    25.608    processor/memory/D[4]
    SLICE_X32Y48         FDRE                                         r  processor/memory/memory_reg[78][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.450    18.616    processor/memory/clk_50Mhz
    SLICE_X32Y48         FDRE                                         r  processor/memory/memory_reg[78][0][4]/C
                         clock pessimism              0.493    19.108    
                         clock uncertainty           -0.248    18.860    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)       -0.045    18.815    processor/memory/memory_reg[78][0][4]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -25.608    
  -------------------------------------------------------------------
                         slack                                 -6.792    

Slack (VIOLATED) :        -6.787ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[69][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.534ns  (logic 5.938ns (25.231%)  route 17.596ns (74.769%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.610 - 19.999 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.110    25.601    processor/memory/D[4]
    SLICE_X23Y46         FDRE                                         r  processor/memory/memory_reg[69][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.610    processor/memory/clk_50Mhz
    SLICE_X23Y46         FDRE                                         r  processor/memory/memory_reg[69][0][4]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.248    18.854    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)       -0.040    18.814    processor/memory/memory_reg[69][0][4]
  -------------------------------------------------------------------
                         required time                         18.814    
                         arrival time                         -25.601    
  -------------------------------------------------------------------
                         slack                                 -6.787    

Slack (VIOLATED) :        -6.786ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[71][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.514ns  (logic 6.345ns (26.984%)  route 17.169ns (73.016%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.608 - 19.999 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.253 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.706    22.959    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.299    23.258 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.585    23.843    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.967 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           0.185    24.152    io_cont/reg_writeData[0]_1[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.124    24.276 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         1.305    25.581    processor/memory/D[6]
    SLICE_X21Y39         FDRE                                         r  processor/memory/memory_reg[71][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.608    processor/memory/clk_50Mhz
    SLICE_X21Y39         FDRE                                         r  processor/memory/memory_reg[71][0][6]/C
                         clock pessimism              0.493    19.100    
                         clock uncertainty           -0.248    18.852    
    SLICE_X21Y39         FDRE (Setup_fdre_C_D)       -0.058    18.794    processor/memory/memory_reg[71][0][6]
  -------------------------------------------------------------------
                         required time                         18.794    
                         arrival time                         -25.581    
  -------------------------------------------------------------------
                         slack                                 -6.786    

Slack (VIOLATED) :        -6.777ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[85][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.505ns  (logic 6.345ns (26.995%)  route 17.160ns (73.005%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.608 - 19.999 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.253 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.706    22.959    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.299    23.258 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.585    23.843    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.967 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           0.185    24.152    io_cont/reg_writeData[0]_1[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.124    24.276 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         1.296    25.571    processor/memory/D[6]
    SLICE_X23Y40         FDRE                                         r  processor/memory/memory_reg[85][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.608    processor/memory/clk_50Mhz
    SLICE_X23Y40         FDRE                                         r  processor/memory/memory_reg[85][0][6]/C
                         clock pessimism              0.493    19.100    
                         clock uncertainty           -0.248    18.852    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)       -0.058    18.794    processor/memory/memory_reg[85][0][6]
  -------------------------------------------------------------------
                         required time                         18.794    
                         arrival time                         -25.571    
  -------------------------------------------------------------------
                         slack                                 -6.777    

Slack (VIOLATED) :        -6.756ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[53][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.484ns  (logic 5.938ns (25.285%)  route 17.546ns (74.715%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 18.612 - 19.999 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.060    25.551    processor/memory/D[4]
    SLICE_X31Y39         FDRE                                         r  processor/memory/memory_reg[53][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.446    18.612    processor/memory/clk_50Mhz
    SLICE_X31Y39         FDRE                                         r  processor/memory/memory_reg[53][0][4]/C
                         clock pessimism              0.493    19.104    
                         clock uncertainty           -0.248    18.856    
    SLICE_X31Y39         FDRE (Setup_fdre_C_D)       -0.061    18.795    processor/memory/memory_reg[53][0][4]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                         -25.551    
  -------------------------------------------------------------------
                         slack                                 -6.756    

Slack (VIOLATED) :        -6.751ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[11][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.490ns  (logic 6.345ns (27.012%)  route 17.145ns (72.988%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.608 - 19.999 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.253 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.706    22.959    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.299    23.258 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.585    23.843    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.967 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           0.185    24.152    io_cont/reg_writeData[0]_1[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.124    24.276 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         1.281    25.557    processor/memory/D[6]
    SLICE_X17Y42         FDRE                                         r  processor/memory/memory_reg[11][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.608    processor/memory/clk_50Mhz
    SLICE_X17Y42         FDRE                                         r  processor/memory/memory_reg[11][0][6]/C
                         clock pessimism              0.493    19.100    
                         clock uncertainty           -0.248    18.852    
    SLICE_X17Y42         FDRE (Setup_fdre_C_D)       -0.047    18.805    processor/memory/memory_reg[11][0][6]
  -------------------------------------------------------------------
                         required time                         18.805    
                         arrival time                         -25.557    
  -------------------------------------------------------------------
                         slack                                 -6.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 pl/checksum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    pl/CLK
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  pl/checksum_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.203    pl/checksum_reg_n_0_[7]
    SLICE_X38Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.158 r  pl/checksum[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.158    pl/checksum[7]_i_5_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.095 r  pl/checksum_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.095    pl/checksum[7]
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[7]/C
                         clock pessimism              0.234    -0.505    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.102    -0.403    pl/checksum_reg[7]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 pl/checksum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    pl/CLK
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  pl/checksum_reg[3]/Q
                         net (fo=2, routed)           0.172    -0.191    pl/checksum_reg_n_0_[3]
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  pl/checksum[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.146    pl/checksum[3]_i_6_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.083 r  pl/checksum_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.083    pl/checksum[3]
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    pl/CLK
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[3]/C
                         clock pessimism              0.234    -0.504    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.102    -0.402    pl/checksum_reg[3]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.251ns (55.715%)  route 0.200ns (44.285%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.587    -0.503    uart_controller/clk_50Mhz
    SLICE_X39Y17         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.200    -0.162    pl/write_reg_0[7]
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.045    -0.117 r  pl/checksum[3]_i_8/O
                         net (fo=1, routed)           0.000    -0.117    pl/checksum[3]_i_8_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.052 r  pl/checksum_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.052    pl/checksum[1]
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    pl/CLK
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[1]/C
                         clock pessimism              0.248    -0.490    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.102    -0.388    pl/checksum_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_controller/rx_clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.226ns (52.743%)  route 0.202ns (47.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.591    -0.499    uart_controller/clk_50Mhz
    SLICE_X41Y11         FDRE                                         r  uart_controller/rx_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  uart_controller/rx_clk_count_reg[3]/Q
                         net (fo=18, routed)          0.202    -0.168    uart_controller/rx_clk_count_reg_n_0_[3]
    SLICE_X41Y11         LUT6 (Prop_lut6_I3_O)        0.098    -0.070 r  uart_controller/rx_clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.070    uart_controller/rx_clk_count[4]_i_2_n_0
    SLICE_X41Y11         FDRE                                         r  uart_controller/rx_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.862    -0.731    uart_controller/clk_50Mhz
    SLICE_X41Y11         FDRE                                         r  uart_controller/rx_clk_count_reg[4]/C
                         clock pessimism              0.232    -0.499    
    SLICE_X41Y11         FDRE (Hold_fdre_C_D)         0.092    -0.407    uart_controller/rx_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 pl/checksum_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    pl/CLK
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  pl/checksum_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.180    pl/checksum_reg_n_0_[4]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.045    -0.135 r  pl/checksum[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.135    pl/checksum[7]_i_8_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.065 r  pl/checksum_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.065    pl/checksum[4]
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[4]/C
                         clock pessimism              0.234    -0.505    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.102    -0.403    pl/checksum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_controller/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.254ns (56.280%)  route 0.197ns (43.720%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    uart_controller/clk_50Mhz
    SLICE_X40Y19         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  uart_controller/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=13, routed)          0.115    -0.226    uart_controller/tx_state[0]
    SLICE_X41Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.181 r  uart_controller/tx_i_4/O
                         net (fo=1, routed)           0.082    -0.098    uart_controller/tx_i_4_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.045    -0.053 r  uart_controller/tx_i_2/O
                         net (fo=1, routed)           0.000    -0.053    uart_controller/tx_i_2_n_0
    SLICE_X41Y19         FDRE                                         r  uart_controller/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X41Y19         FDRE                                         r  uart_controller/tx_reg/C
                         clock pessimism              0.247    -0.492    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.092    -0.400    uart_controller/tx_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.251ns (52.741%)  route 0.225ns (47.259%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.587    -0.503    uart_controller/clk_50Mhz
    SLICE_X39Y17         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.225    -0.137    pl/write_reg_0[7]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.045    -0.092 r  pl/checksum[7]_i_7/O
                         net (fo=1, routed)           0.000    -0.092    pl/checksum[7]_i_7_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.027 r  pl/checksum_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.027    pl/checksum[5]
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[5]/C
                         clock pessimism              0.248    -0.491    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.102    -0.389    pl/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/temp_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.209ns (42.901%)  route 0.278ns (57.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.588    -0.502    pl/CLK
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  pl/temp_reg[0][2]/Q
                         net (fo=1, routed)           0.278    -0.060    pl/temp_reg_n_0_[0][2]
    SLICE_X36Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.015 r  pl/temp[0][2]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.015    pl/temp_reg[0]_0[2]
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.857    -0.736    pl/CLK
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][2]/C
                         clock pessimism              0.234    -0.502    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.121    -0.381    pl/temp_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/temp_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.663%)  route 0.308ns (62.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.590    -0.500    uart_controller/clk_50Mhz
    SLICE_X38Y12         FDRE                                         r  uart_controller/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  uart_controller/rx_data_reg[1]/Q
                         net (fo=11, routed)          0.308    -0.051    pl/write_reg_0[1]
    SLICE_X35Y14         LUT5 (Prop_lut5_I0_O)        0.045    -0.006 r  pl/temp[2][1]_i_1/O
                         net (fo=2, routed)           0.000    -0.006    pl/temp_reg[2]_2[1]
    SLICE_X35Y14         FDRE                                         r  pl/temp_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.858    -0.735    pl/CLK
    SLICE_X35Y14         FDRE                                         r  pl/temp_reg[2][1]/C
                         clock pessimism              0.269    -0.466    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.092    -0.374    pl/temp_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/temp_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.551%)  route 0.282ns (57.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.588    -0.502    pl/CLK
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  pl/temp_reg[0][3]/Q
                         net (fo=1, routed)           0.282    -0.056    pl/temp_reg_n_0_[0][3]
    SLICE_X36Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.011 r  pl/temp[0][3]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.011    pl/temp_reg[0]_0[3]
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.857    -0.736    pl/CLK
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][3]/C
                         clock pessimism              0.234    -0.502    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.121    -0.381    pl/temp_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50Mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         19.999
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         19.999      17.844     BUFGCTRL_X0Y1    proc_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         19.999      17.844     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         19.999      18.750     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X38Y21     ex_handler/done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X38Y21     ex_handler/handled_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X36Y21     ex_handler/tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X36Y21     ex_handler/tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X36Y21     ex_handler/tx_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X37Y21     ex_handler/tx_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X38Y21     ex_handler/tx_dv_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.999      193.361    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     ex_handler/done_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     ex_handler/done_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     ex_handler/handled_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     ex_handler/handled_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     ex_handler/done_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     ex_handler/done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     ex_handler/handled_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     ex_handler/handled_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y21     ex_handler/tx_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50Mhz_clk_wiz_0_1
  To Clock:  clk_50Mhz_clk_wiz_0

Setup :         2063  Failing Endpoints,  Worst Slack       -6.883ns,  Total Violation    -7743.635ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.883ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[75][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.577ns  (logic 5.938ns (25.186%)  route 17.639ns (74.814%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 18.613 - 20.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.153    25.644    processor/memory/D[4]
    SLICE_X27Y40         FDRE                                         r  processor/memory/memory_reg[75][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.446    18.613    processor/memory/clk_50Mhz
    SLICE_X27Y40         FDRE                                         r  processor/memory/memory_reg[75][0][4]/C
                         clock pessimism              0.493    19.105    
                         clock uncertainty           -0.264    18.842    
    SLICE_X27Y40         FDRE (Setup_fdre_C_D)       -0.081    18.761    processor/memory/memory_reg[75][0][4]
  -------------------------------------------------------------------
                         required time                         18.761    
                         arrival time                         -25.644    
  -------------------------------------------------------------------
                         slack                                 -6.883    

Slack (VIOLATED) :        -6.846ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[31][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.521ns  (logic 5.938ns (25.245%)  route 17.583ns (74.755%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 18.614 - 20.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.097    25.588    processor/memory/D[4]
    SLICE_X29Y41         FDRE                                         r  processor/memory/memory_reg[31][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.447    18.614    processor/memory/clk_50Mhz
    SLICE_X29Y41         FDRE                                         r  processor/memory/memory_reg[31][0][4]/C
                         clock pessimism              0.493    19.106    
                         clock uncertainty           -0.264    18.843    
    SLICE_X29Y41         FDRE (Setup_fdre_C_D)       -0.101    18.742    processor/memory/memory_reg[31][0][4]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -25.588    
  -------------------------------------------------------------------
                         slack                                 -6.846    

Slack (VIOLATED) :        -6.841ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[87][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.554ns  (logic 6.345ns (26.938%)  route 17.209ns (73.062%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.253 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.706    22.959    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.299    23.258 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.585    23.843    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.967 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           0.185    24.152    io_cont/reg_writeData[0]_1[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.124    24.276 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         1.345    25.621    processor/memory/D[6]
    SLICE_X21Y40         FDRE                                         r  processor/memory/memory_reg[87][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.609    processor/memory/clk_50Mhz
    SLICE_X21Y40         FDRE                                         r  processor/memory/memory_reg[87][0][6]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.264    18.838    
    SLICE_X21Y40         FDRE (Setup_fdre_C_D)       -0.058    18.780    processor/memory/memory_reg[87][0][6]
  -------------------------------------------------------------------
                         required time                         18.780    
                         arrival time                         -25.621    
  -------------------------------------------------------------------
                         slack                                 -6.841    

Slack (VIOLATED) :        -6.824ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[87][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.536ns  (logic 5.938ns (25.230%)  route 17.598ns (74.770%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.112    25.602    processor/memory/D[4]
    SLICE_X31Y37         FDRE                                         r  processor/memory/memory_reg[87][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.611    processor/memory/clk_50Mhz
    SLICE_X31Y37         FDRE                                         r  processor/memory/memory_reg[87][0][4]/C
                         clock pessimism              0.493    19.103    
                         clock uncertainty           -0.264    18.840    
    SLICE_X31Y37         FDRE (Setup_fdre_C_D)       -0.061    18.779    processor/memory/memory_reg[87][0][4]
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                         -25.602    
  -------------------------------------------------------------------
                         slack                                 -6.824    

Slack (VIOLATED) :        -6.807ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[78][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.541ns  (logic 5.938ns (25.224%)  route 17.603ns (74.776%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 18.617 - 20.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.117    25.608    processor/memory/D[4]
    SLICE_X32Y48         FDRE                                         r  processor/memory/memory_reg[78][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.450    18.617    processor/memory/clk_50Mhz
    SLICE_X32Y48         FDRE                                         r  processor/memory/memory_reg[78][0][4]/C
                         clock pessimism              0.493    19.109    
                         clock uncertainty           -0.264    18.846    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)       -0.045    18.801    processor/memory/memory_reg[78][0][4]
  -------------------------------------------------------------------
                         required time                         18.801    
                         arrival time                         -25.608    
  -------------------------------------------------------------------
                         slack                                 -6.807    

Slack (VIOLATED) :        -6.802ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[69][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.534ns  (logic 5.938ns (25.231%)  route 17.596ns (74.769%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.110    25.601    processor/memory/D[4]
    SLICE_X23Y46         FDRE                                         r  processor/memory/memory_reg[69][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.611    processor/memory/clk_50Mhz
    SLICE_X23Y46         FDRE                                         r  processor/memory/memory_reg[69][0][4]/C
                         clock pessimism              0.493    19.103    
                         clock uncertainty           -0.264    18.840    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)       -0.040    18.800    processor/memory/memory_reg[69][0][4]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                         -25.601    
  -------------------------------------------------------------------
                         slack                                 -6.802    

Slack (VIOLATED) :        -6.801ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[71][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.514ns  (logic 6.345ns (26.984%)  route 17.169ns (73.016%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.253 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.706    22.959    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.299    23.258 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.585    23.843    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.967 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           0.185    24.152    io_cont/reg_writeData[0]_1[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.124    24.276 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         1.305    25.581    processor/memory/D[6]
    SLICE_X21Y39         FDRE                                         r  processor/memory/memory_reg[71][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.609    processor/memory/clk_50Mhz
    SLICE_X21Y39         FDRE                                         r  processor/memory/memory_reg[71][0][6]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.264    18.838    
    SLICE_X21Y39         FDRE (Setup_fdre_C_D)       -0.058    18.780    processor/memory/memory_reg[71][0][6]
  -------------------------------------------------------------------
                         required time                         18.780    
                         arrival time                         -25.581    
  -------------------------------------------------------------------
                         slack                                 -6.801    

Slack (VIOLATED) :        -6.792ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[85][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.505ns  (logic 6.345ns (26.995%)  route 17.160ns (73.005%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.253 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.706    22.959    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.299    23.258 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.585    23.843    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.967 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           0.185    24.152    io_cont/reg_writeData[0]_1[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.124    24.276 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         1.296    25.571    processor/memory/D[6]
    SLICE_X23Y40         FDRE                                         r  processor/memory/memory_reg[85][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.609    processor/memory/clk_50Mhz
    SLICE_X23Y40         FDRE                                         r  processor/memory/memory_reg[85][0][6]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.264    18.838    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)       -0.058    18.780    processor/memory/memory_reg[85][0][6]
  -------------------------------------------------------------------
                         required time                         18.780    
                         arrival time                         -25.571    
  -------------------------------------------------------------------
                         slack                                 -6.792    

Slack (VIOLATED) :        -6.770ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[53][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.484ns  (logic 5.938ns (25.285%)  route 17.546ns (74.715%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 18.613 - 20.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.060    25.551    processor/memory/D[4]
    SLICE_X31Y39         FDRE                                         r  processor/memory/memory_reg[53][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.446    18.613    processor/memory/clk_50Mhz
    SLICE_X31Y39         FDRE                                         r  processor/memory/memory_reg[53][0][4]/C
                         clock pessimism              0.493    19.105    
                         clock uncertainty           -0.264    18.842    
    SLICE_X31Y39         FDRE (Setup_fdre_C_D)       -0.061    18.781    processor/memory/memory_reg[53][0][4]
  -------------------------------------------------------------------
                         required time                         18.781    
                         arrival time                         -25.551    
  -------------------------------------------------------------------
                         slack                                 -6.770    

Slack (VIOLATED) :        -6.766ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[11][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.490ns  (logic 6.345ns (27.012%)  route 17.145ns (72.988%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.253 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.706    22.959    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.299    23.258 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.585    23.843    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.967 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           0.185    24.152    io_cont/reg_writeData[0]_1[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.124    24.276 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         1.281    25.557    processor/memory/D[6]
    SLICE_X17Y42         FDRE                                         r  processor/memory/memory_reg[11][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.609    processor/memory/clk_50Mhz
    SLICE_X17Y42         FDRE                                         r  processor/memory/memory_reg[11][0][6]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.264    18.838    
    SLICE_X17Y42         FDRE (Setup_fdre_C_D)       -0.047    18.791    processor/memory/memory_reg[11][0][6]
  -------------------------------------------------------------------
                         required time                         18.791    
                         arrival time                         -25.557    
  -------------------------------------------------------------------
                         slack                                 -6.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pl/checksum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    pl/CLK
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  pl/checksum_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.203    pl/checksum_reg_n_0_[7]
    SLICE_X38Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.158 r  pl/checksum[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.158    pl/checksum[7]_i_5_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.095 r  pl/checksum_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.095    pl/checksum[7]
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[7]/C
                         clock pessimism              0.234    -0.505    
                         clock uncertainty            0.264    -0.241    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.102    -0.139    pl/checksum_reg[7]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pl/checksum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    pl/CLK
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  pl/checksum_reg[3]/Q
                         net (fo=2, routed)           0.172    -0.191    pl/checksum_reg_n_0_[3]
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  pl/checksum[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.146    pl/checksum[3]_i_6_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.083 r  pl/checksum_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.083    pl/checksum[3]
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    pl/CLK
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[3]/C
                         clock pessimism              0.234    -0.504    
                         clock uncertainty            0.264    -0.240    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.102    -0.138    pl/checksum_reg[3]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.251ns (55.715%)  route 0.200ns (44.285%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.587    -0.503    uart_controller/clk_50Mhz
    SLICE_X39Y17         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.200    -0.162    pl/write_reg_0[7]
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.045    -0.117 r  pl/checksum[3]_i_8/O
                         net (fo=1, routed)           0.000    -0.117    pl/checksum[3]_i_8_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.052 r  pl/checksum_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.052    pl/checksum[1]
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    pl/CLK
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[1]/C
                         clock pessimism              0.248    -0.490    
                         clock uncertainty            0.264    -0.226    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.102    -0.124    pl/checksum_reg[1]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_controller/rx_clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.226ns (52.743%)  route 0.202ns (47.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.591    -0.499    uart_controller/clk_50Mhz
    SLICE_X41Y11         FDRE                                         r  uart_controller/rx_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  uart_controller/rx_clk_count_reg[3]/Q
                         net (fo=18, routed)          0.202    -0.168    uart_controller/rx_clk_count_reg_n_0_[3]
    SLICE_X41Y11         LUT6 (Prop_lut6_I3_O)        0.098    -0.070 r  uart_controller/rx_clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.070    uart_controller/rx_clk_count[4]_i_2_n_0
    SLICE_X41Y11         FDRE                                         r  uart_controller/rx_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.862    -0.731    uart_controller/clk_50Mhz
    SLICE_X41Y11         FDRE                                         r  uart_controller/rx_clk_count_reg[4]/C
                         clock pessimism              0.232    -0.499    
                         clock uncertainty            0.264    -0.235    
    SLICE_X41Y11         FDRE (Hold_fdre_C_D)         0.092    -0.143    uart_controller/rx_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 pl/checksum_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    pl/CLK
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  pl/checksum_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.180    pl/checksum_reg_n_0_[4]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.045    -0.135 r  pl/checksum[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.135    pl/checksum[7]_i_8_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.065 r  pl/checksum_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.065    pl/checksum[4]
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[4]/C
                         clock pessimism              0.234    -0.505    
                         clock uncertainty            0.264    -0.241    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.102    -0.139    pl/checksum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_controller/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.254ns (56.280%)  route 0.197ns (43.720%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    uart_controller/clk_50Mhz
    SLICE_X40Y19         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  uart_controller/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=13, routed)          0.115    -0.226    uart_controller/tx_state[0]
    SLICE_X41Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.181 r  uart_controller/tx_i_4/O
                         net (fo=1, routed)           0.082    -0.098    uart_controller/tx_i_4_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.045    -0.053 r  uart_controller/tx_i_2/O
                         net (fo=1, routed)           0.000    -0.053    uart_controller/tx_i_2_n_0
    SLICE_X41Y19         FDRE                                         r  uart_controller/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X41Y19         FDRE                                         r  uart_controller/tx_reg/C
                         clock pessimism              0.247    -0.492    
                         clock uncertainty            0.264    -0.228    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.092    -0.136    uart_controller/tx_reg
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.251ns (52.741%)  route 0.225ns (47.259%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.587    -0.503    uart_controller/clk_50Mhz
    SLICE_X39Y17         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.225    -0.137    pl/write_reg_0[7]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.045    -0.092 r  pl/checksum[7]_i_7/O
                         net (fo=1, routed)           0.000    -0.092    pl/checksum[7]_i_7_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.027 r  pl/checksum_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.027    pl/checksum[5]
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[5]/C
                         clock pessimism              0.248    -0.491    
                         clock uncertainty            0.264    -0.227    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.102    -0.125    pl/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/temp_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.209ns (42.901%)  route 0.278ns (57.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.588    -0.502    pl/CLK
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  pl/temp_reg[0][2]/Q
                         net (fo=1, routed)           0.278    -0.060    pl/temp_reg_n_0_[0][2]
    SLICE_X36Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.015 r  pl/temp[0][2]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.015    pl/temp_reg[0]_0[2]
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.857    -0.736    pl/CLK
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][2]/C
                         clock pessimism              0.234    -0.502    
                         clock uncertainty            0.264    -0.238    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.121    -0.117    pl/temp_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/temp_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.663%)  route 0.308ns (62.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.590    -0.500    uart_controller/clk_50Mhz
    SLICE_X38Y12         FDRE                                         r  uart_controller/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  uart_controller/rx_data_reg[1]/Q
                         net (fo=11, routed)          0.308    -0.051    pl/write_reg_0[1]
    SLICE_X35Y14         LUT5 (Prop_lut5_I0_O)        0.045    -0.006 r  pl/temp[2][1]_i_1/O
                         net (fo=2, routed)           0.000    -0.006    pl/temp_reg[2]_2[1]
    SLICE_X35Y14         FDRE                                         r  pl/temp_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.858    -0.735    pl/CLK
    SLICE_X35Y14         FDRE                                         r  pl/temp_reg[2][1]/C
                         clock pessimism              0.269    -0.466    
                         clock uncertainty            0.264    -0.202    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.092    -0.110    pl/temp_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/temp_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.551%)  route 0.282ns (57.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.588    -0.502    pl/CLK
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  pl/temp_reg[0][3]/Q
                         net (fo=1, routed)           0.282    -0.056    pl/temp_reg_n_0_[0][3]
    SLICE_X36Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.011 r  pl/temp[0][3]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.011    pl/temp_reg[0]_0[3]
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.857    -0.736    pl/CLK
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][3]/C
                         clock pessimism              0.234    -0.502    
                         clock uncertainty            0.264    -0.238    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.121    -0.117    pl/temp_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50Mhz_clk_wiz_0
  To Clock:  clk_50Mhz_clk_wiz_0_1

Setup :         2063  Failing Endpoints,  Worst Slack       -6.884ns,  Total Violation    -7745.130ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.884ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[75][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.577ns  (logic 5.938ns (25.186%)  route 17.639ns (74.814%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 18.612 - 19.999 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.153    25.644    processor/memory/D[4]
    SLICE_X27Y40         FDRE                                         r  processor/memory/memory_reg[75][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.446    18.612    processor/memory/clk_50Mhz
    SLICE_X27Y40         FDRE                                         r  processor/memory/memory_reg[75][0][4]/C
                         clock pessimism              0.493    19.104    
                         clock uncertainty           -0.264    18.841    
    SLICE_X27Y40         FDRE (Setup_fdre_C_D)       -0.081    18.760    processor/memory/memory_reg[75][0][4]
  -------------------------------------------------------------------
                         required time                         18.760    
                         arrival time                         -25.644    
  -------------------------------------------------------------------
                         slack                                 -6.884    

Slack (VIOLATED) :        -6.847ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[31][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.521ns  (logic 5.938ns (25.245%)  route 17.583ns (74.755%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 18.613 - 19.999 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.097    25.588    processor/memory/D[4]
    SLICE_X29Y41         FDRE                                         r  processor/memory/memory_reg[31][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.447    18.613    processor/memory/clk_50Mhz
    SLICE_X29Y41         FDRE                                         r  processor/memory/memory_reg[31][0][4]/C
                         clock pessimism              0.493    19.105    
                         clock uncertainty           -0.264    18.842    
    SLICE_X29Y41         FDRE (Setup_fdre_C_D)       -0.101    18.741    processor/memory/memory_reg[31][0][4]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                         -25.588    
  -------------------------------------------------------------------
                         slack                                 -6.847    

Slack (VIOLATED) :        -6.842ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[87][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.554ns  (logic 6.345ns (26.938%)  route 17.209ns (73.062%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.608 - 19.999 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.253 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.706    22.959    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.299    23.258 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.585    23.843    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.967 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           0.185    24.152    io_cont/reg_writeData[0]_1[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.124    24.276 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         1.345    25.621    processor/memory/D[6]
    SLICE_X21Y40         FDRE                                         r  processor/memory/memory_reg[87][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.608    processor/memory/clk_50Mhz
    SLICE_X21Y40         FDRE                                         r  processor/memory/memory_reg[87][0][6]/C
                         clock pessimism              0.493    19.100    
                         clock uncertainty           -0.264    18.837    
    SLICE_X21Y40         FDRE (Setup_fdre_C_D)       -0.058    18.779    processor/memory/memory_reg[87][0][6]
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                         -25.621    
  -------------------------------------------------------------------
                         slack                                 -6.842    

Slack (VIOLATED) :        -6.824ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[87][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.536ns  (logic 5.938ns (25.230%)  route 17.598ns (74.770%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.610 - 19.999 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.112    25.602    processor/memory/D[4]
    SLICE_X31Y37         FDRE                                         r  processor/memory/memory_reg[87][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.610    processor/memory/clk_50Mhz
    SLICE_X31Y37         FDRE                                         r  processor/memory/memory_reg[87][0][4]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.264    18.839    
    SLICE_X31Y37         FDRE (Setup_fdre_C_D)       -0.061    18.778    processor/memory/memory_reg[87][0][4]
  -------------------------------------------------------------------
                         required time                         18.778    
                         arrival time                         -25.602    
  -------------------------------------------------------------------
                         slack                                 -6.824    

Slack (VIOLATED) :        -6.808ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[78][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.541ns  (logic 5.938ns (25.224%)  route 17.603ns (74.776%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 18.616 - 19.999 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.117    25.608    processor/memory/D[4]
    SLICE_X32Y48         FDRE                                         r  processor/memory/memory_reg[78][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.450    18.616    processor/memory/clk_50Mhz
    SLICE_X32Y48         FDRE                                         r  processor/memory/memory_reg[78][0][4]/C
                         clock pessimism              0.493    19.108    
                         clock uncertainty           -0.264    18.845    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)       -0.045    18.800    processor/memory/memory_reg[78][0][4]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                         -25.608    
  -------------------------------------------------------------------
                         slack                                 -6.808    

Slack (VIOLATED) :        -6.802ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[69][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.534ns  (logic 5.938ns (25.231%)  route 17.596ns (74.769%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.610 - 19.999 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.110    25.601    processor/memory/D[4]
    SLICE_X23Y46         FDRE                                         r  processor/memory/memory_reg[69][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.610    processor/memory/clk_50Mhz
    SLICE_X23Y46         FDRE                                         r  processor/memory/memory_reg[69][0][4]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.264    18.839    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)       -0.040    18.799    processor/memory/memory_reg[69][0][4]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -25.601    
  -------------------------------------------------------------------
                         slack                                 -6.802    

Slack (VIOLATED) :        -6.802ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[71][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.514ns  (logic 6.345ns (26.984%)  route 17.169ns (73.016%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.608 - 19.999 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.253 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.706    22.959    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.299    23.258 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.585    23.843    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.967 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           0.185    24.152    io_cont/reg_writeData[0]_1[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.124    24.276 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         1.305    25.581    processor/memory/D[6]
    SLICE_X21Y39         FDRE                                         r  processor/memory/memory_reg[71][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.608    processor/memory/clk_50Mhz
    SLICE_X21Y39         FDRE                                         r  processor/memory/memory_reg[71][0][6]/C
                         clock pessimism              0.493    19.100    
                         clock uncertainty           -0.264    18.837    
    SLICE_X21Y39         FDRE (Setup_fdre_C_D)       -0.058    18.779    processor/memory/memory_reg[71][0][6]
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                         -25.581    
  -------------------------------------------------------------------
                         slack                                 -6.802    

Slack (VIOLATED) :        -6.792ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[85][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.505ns  (logic 6.345ns (26.995%)  route 17.160ns (73.005%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.608 - 19.999 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.253 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.706    22.959    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.299    23.258 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.585    23.843    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.967 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           0.185    24.152    io_cont/reg_writeData[0]_1[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.124    24.276 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         1.296    25.571    processor/memory/D[6]
    SLICE_X23Y40         FDRE                                         r  processor/memory/memory_reg[85][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.608    processor/memory/clk_50Mhz
    SLICE_X23Y40         FDRE                                         r  processor/memory/memory_reg[85][0][6]/C
                         clock pessimism              0.493    19.100    
                         clock uncertainty           -0.264    18.837    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)       -0.058    18.779    processor/memory/memory_reg[85][0][6]
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                         -25.571    
  -------------------------------------------------------------------
                         slack                                 -6.792    

Slack (VIOLATED) :        -6.771ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[53][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.484ns  (logic 5.938ns (25.285%)  route 17.546ns (74.715%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 18.612 - 19.999 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    23.909    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.033 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    24.367    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    24.491 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.060    25.551    processor/memory/D[4]
    SLICE_X31Y39         FDRE                                         r  processor/memory/memory_reg[53][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.446    18.612    processor/memory/clk_50Mhz
    SLICE_X31Y39         FDRE                                         r  processor/memory/memory_reg[53][0][4]/C
                         clock pessimism              0.493    19.104    
                         clock uncertainty           -0.264    18.841    
    SLICE_X31Y39         FDRE (Setup_fdre_C_D)       -0.061    18.780    processor/memory/memory_reg[53][0][4]
  -------------------------------------------------------------------
                         required time                         18.780    
                         arrival time                         -25.551    
  -------------------------------------------------------------------
                         slack                                 -6.771    

Slack (VIOLATED) :        -6.767ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[11][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.490ns  (logic 6.345ns (27.012%)  route 17.145ns (72.988%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.608 - 19.999 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.478     2.545 r  processor/registers/IP_reg_reg[0]_rep__1/Q
                         net (fo=104, routed)         1.559     4.104    processor/memory/ja_OBUF[7]_inst_i_49_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.296     4.400 f  processor/memory/ja_OBUF[7]_inst_i_84/O
                         net (fo=1, routed)           0.000     4.400    processor/memory/ja_OBUF[7]_inst_i_84_n_0
    SLICE_X22Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.641 f  processor/memory/ja_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000     4.641    processor/memory/ja_OBUF[7]_inst_i_56_n_0
    SLICE_X22Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.739 f  processor/memory/ja_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.920     5.659    processor/memory/ja_OBUF[7]_inst_i_34_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.319     5.978 f  processor/memory/ja_OBUF[7]_inst_i_15/O
                         net (fo=2, routed)           0.000     5.978    processor/memory/IP_reg_reg[5]
    SLICE_X23Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.195 f  processor/memory/ja_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.329     7.524    processor/memory/ja_OBUF[7]_inst_i_6_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.823 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=23, routed)          0.700     8.523    processor/registers/last_dont_inc_reg_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.436     9.083    io_cont/memory_reg[0][2][0]_2
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         1.317    10.524    processor/memory/mem_address[1]
    SLICE_X27Y27         MUXF8 (Prop_muxf8_S_O)       0.273    10.797 r  processor/memory/registers_reg[0][2][1]_i_14/O
                         net (fo=1, routed)           0.809    11.606    processor/memory/registers_reg[0][2][1]_i_14_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.316    11.922 r  processor/memory/registers[0][2][1]_i_6/O
                         net (fo=1, routed)           0.551    12.473    processor/memory/registers[0][2][1]_i_6_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=5, routed)           0.439    13.036    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.160 r  processor/id/memory[0][2][0]_i_12_comp/O
                         net (fo=7, routed)           1.011    14.170    processor/id/memory[0][2][0]_i_14_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    14.768    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    14.892 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    15.716    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    15.840 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    15.840    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.353 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    17.627    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.751 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    18.461    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.585 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.585    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.098 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.098    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    20.510    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    21.375    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    21.499 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.499    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.031 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.031    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.253 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.706    22.959    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.299    23.258 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.585    23.843    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.967 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           0.185    24.152    io_cont/reg_writeData[0]_1[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.124    24.276 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         1.281    25.557    processor/memory/D[6]
    SLICE_X17Y42         FDRE                                         r  processor/memory/memory_reg[11][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.608    processor/memory/clk_50Mhz
    SLICE_X17Y42         FDRE                                         r  processor/memory/memory_reg[11][0][6]/C
                         clock pessimism              0.493    19.100    
                         clock uncertainty           -0.264    18.837    
    SLICE_X17Y42         FDRE (Setup_fdre_C_D)       -0.047    18.790    processor/memory/memory_reg[11][0][6]
  -------------------------------------------------------------------
                         required time                         18.790    
                         arrival time                         -25.557    
  -------------------------------------------------------------------
                         slack                                 -6.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pl/checksum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    pl/CLK
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  pl/checksum_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.203    pl/checksum_reg_n_0_[7]
    SLICE_X38Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.158 r  pl/checksum[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.158    pl/checksum[7]_i_5_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.095 r  pl/checksum_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.095    pl/checksum[7]
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[7]/C
                         clock pessimism              0.234    -0.505    
                         clock uncertainty            0.264    -0.241    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.102    -0.139    pl/checksum_reg[7]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pl/checksum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    pl/CLK
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  pl/checksum_reg[3]/Q
                         net (fo=2, routed)           0.172    -0.191    pl/checksum_reg_n_0_[3]
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  pl/checksum[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.146    pl/checksum[3]_i_6_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.083 r  pl/checksum_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.083    pl/checksum[3]
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    pl/CLK
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[3]/C
                         clock pessimism              0.234    -0.504    
                         clock uncertainty            0.264    -0.240    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.102    -0.138    pl/checksum_reg[3]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.251ns (55.715%)  route 0.200ns (44.285%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.587    -0.503    uart_controller/clk_50Mhz
    SLICE_X39Y17         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.200    -0.162    pl/write_reg_0[7]
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.045    -0.117 r  pl/checksum[3]_i_8/O
                         net (fo=1, routed)           0.000    -0.117    pl/checksum[3]_i_8_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.052 r  pl/checksum_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.052    pl/checksum[1]
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    pl/CLK
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[1]/C
                         clock pessimism              0.248    -0.490    
                         clock uncertainty            0.264    -0.226    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.102    -0.124    pl/checksum_reg[1]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller/rx_clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.226ns (52.743%)  route 0.202ns (47.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.591    -0.499    uart_controller/clk_50Mhz
    SLICE_X41Y11         FDRE                                         r  uart_controller/rx_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  uart_controller/rx_clk_count_reg[3]/Q
                         net (fo=18, routed)          0.202    -0.168    uart_controller/rx_clk_count_reg_n_0_[3]
    SLICE_X41Y11         LUT6 (Prop_lut6_I3_O)        0.098    -0.070 r  uart_controller/rx_clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.070    uart_controller/rx_clk_count[4]_i_2_n_0
    SLICE_X41Y11         FDRE                                         r  uart_controller/rx_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.862    -0.731    uart_controller/clk_50Mhz
    SLICE_X41Y11         FDRE                                         r  uart_controller/rx_clk_count_reg[4]/C
                         clock pessimism              0.232    -0.499    
                         clock uncertainty            0.264    -0.235    
    SLICE_X41Y11         FDRE (Hold_fdre_C_D)         0.092    -0.143    uart_controller/rx_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 pl/checksum_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    pl/CLK
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  pl/checksum_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.180    pl/checksum_reg_n_0_[4]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.045    -0.135 r  pl/checksum[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.135    pl/checksum[7]_i_8_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.065 r  pl/checksum_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.065    pl/checksum[4]
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[4]/C
                         clock pessimism              0.234    -0.505    
                         clock uncertainty            0.264    -0.241    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.102    -0.139    pl/checksum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.254ns (56.280%)  route 0.197ns (43.720%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    uart_controller/clk_50Mhz
    SLICE_X40Y19         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  uart_controller/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=13, routed)          0.115    -0.226    uart_controller/tx_state[0]
    SLICE_X41Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.181 r  uart_controller/tx_i_4/O
                         net (fo=1, routed)           0.082    -0.098    uart_controller/tx_i_4_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.045    -0.053 r  uart_controller/tx_i_2/O
                         net (fo=1, routed)           0.000    -0.053    uart_controller/tx_i_2_n_0
    SLICE_X41Y19         FDRE                                         r  uart_controller/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X41Y19         FDRE                                         r  uart_controller/tx_reg/C
                         clock pessimism              0.247    -0.492    
                         clock uncertainty            0.264    -0.228    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.092    -0.136    uart_controller/tx_reg
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.251ns (52.741%)  route 0.225ns (47.259%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.587    -0.503    uart_controller/clk_50Mhz
    SLICE_X39Y17         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.225    -0.137    pl/write_reg_0[7]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.045    -0.092 r  pl/checksum[7]_i_7/O
                         net (fo=1, routed)           0.000    -0.092    pl/checksum[7]_i_7_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.027 r  pl/checksum_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.027    pl/checksum[5]
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X38Y19         FDRE                                         r  pl/checksum_reg[5]/C
                         clock pessimism              0.248    -0.491    
                         clock uncertainty            0.264    -0.227    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.102    -0.125    pl/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/temp_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.209ns (42.901%)  route 0.278ns (57.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.588    -0.502    pl/CLK
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  pl/temp_reg[0][2]/Q
                         net (fo=1, routed)           0.278    -0.060    pl/temp_reg_n_0_[0][2]
    SLICE_X36Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.015 r  pl/temp[0][2]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.015    pl/temp_reg[0]_0[2]
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.857    -0.736    pl/CLK
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][2]/C
                         clock pessimism              0.234    -0.502    
                         clock uncertainty            0.264    -0.238    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.121    -0.117    pl/temp_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/temp_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.663%)  route 0.308ns (62.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.590    -0.500    uart_controller/clk_50Mhz
    SLICE_X38Y12         FDRE                                         r  uart_controller/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  uart_controller/rx_data_reg[1]/Q
                         net (fo=11, routed)          0.308    -0.051    pl/write_reg_0[1]
    SLICE_X35Y14         LUT5 (Prop_lut5_I0_O)        0.045    -0.006 r  pl/temp[2][1]_i_1/O
                         net (fo=2, routed)           0.000    -0.006    pl/temp_reg[2]_2[1]
    SLICE_X35Y14         FDRE                                         r  pl/temp_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.858    -0.735    pl/CLK
    SLICE_X35Y14         FDRE                                         r  pl/temp_reg[2][1]/C
                         clock pessimism              0.269    -0.466    
                         clock uncertainty            0.264    -0.202    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.092    -0.110    pl/temp_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/temp_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.551%)  route 0.282ns (57.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.588    -0.502    pl/CLK
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  pl/temp_reg[0][3]/Q
                         net (fo=1, routed)           0.282    -0.056    pl/temp_reg_n_0_[0][3]
    SLICE_X36Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.011 r  pl/temp[0][3]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.011    pl/temp_reg[0]_0[3]
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.857    -0.736    pl/CLK
    SLICE_X36Y15         FDRE                                         r  pl/temp_reg[0][3]/C
                         clock pessimism              0.234    -0.502    
                         clock uncertainty            0.264    -0.238    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.121    -0.117    pl/temp_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50Mhz_clk_wiz_0
  To Clock:  clk_50Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.479ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 0.518ns (5.627%)  route 8.688ns (94.373%))
  Logic Levels:           0  
  Clock Path Skew:        2.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 21.141 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.688     8.486    processor/registers/proc_reset
    SLICE_X27Y51         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.616    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.707 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.435    21.141    processor/registers/proc_clk_BUFG
    SLICE_X27Y51         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep_replica/C
                         clock pessimism              0.493    21.634    
                         clock uncertainty           -0.264    21.370    
    SLICE_X27Y51         FDCE (Recov_fdce_C_CLR)     -0.405    20.965    processor/registers/IP_reg_reg[2]_rep_replica
  -------------------------------------------------------------------
                         required time                         20.965    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                 12.479    

Slack (MET) :             12.609ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_2/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 0.518ns (5.708%)  route 8.557ns (94.292%))
  Logic Levels:           0  
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 21.140 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.557     8.355    processor/registers/proc_reset
    SLICE_X25Y52         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.616    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.707 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.434    21.140    processor/registers/proc_clk_BUFG
    SLICE_X25Y52         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_2/C
                         clock pessimism              0.493    21.633    
                         clock uncertainty           -0.264    21.369    
    SLICE_X25Y52         FDCE (Recov_fdce_C_CLR)     -0.405    20.964    processor/registers/IP_reg_reg[1]_replica_2
  -------------------------------------------------------------------
                         required time                         20.964    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 12.609    

Slack (MET) :             12.609ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[3]_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 0.518ns (5.708%)  route 8.557ns (94.292%))
  Logic Levels:           0  
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 21.140 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.557     8.355    processor/registers/proc_reset
    SLICE_X25Y52         FDCE                                         f  processor/registers/IP_reg_reg[3]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.616    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.707 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.434    21.140    processor/registers/proc_clk_BUFG
    SLICE_X25Y52         FDCE                                         r  processor/registers/IP_reg_reg[3]_replica/C
                         clock pessimism              0.493    21.633    
                         clock uncertainty           -0.264    21.369    
    SLICE_X25Y52         FDCE (Recov_fdce_C_CLR)     -0.405    20.964    processor/registers/IP_reg_reg[3]_replica
  -------------------------------------------------------------------
                         required time                         20.964    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 12.609    

Slack (MET) :             12.788ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__2_replica_1/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.897ns  (logic 0.518ns (5.822%)  route 8.379ns (94.178%))
  Logic Levels:           0  
  Clock Path Skew:        2.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 21.141 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.379     8.177    processor/registers/proc_reset
    SLICE_X29Y52         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__2_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.616    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.707 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.435    21.141    processor/registers/proc_clk_BUFG
    SLICE_X29Y52         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2_replica_1/C
                         clock pessimism              0.493    21.634    
                         clock uncertainty           -0.264    21.370    
    SLICE_X29Y52         FDCE (Recov_fdce_C_CLR)     -0.405    20.965    processor/registers/IP_reg_reg[0]_rep__2_replica_1
  -------------------------------------------------------------------
                         required time                         20.965    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                 12.788    

Slack (MET) :             13.038ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][2]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 0.518ns (5.932%)  route 8.214ns (94.068%))
  Logic Levels:           0  
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 21.140 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.214     8.012    processor/registers/proc_reset
    SLICE_X28Y53         FDCE                                         f  processor/registers/registers_reg[0][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.616    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.707 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.434    21.140    processor/registers/proc_clk_BUFG
    SLICE_X28Y53         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C
                         clock pessimism              0.493    21.633    
                         clock uncertainty           -0.264    21.369    
    SLICE_X28Y53         FDCE (Recov_fdce_C_CLR)     -0.319    21.050    processor/registers/registers_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         21.050    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                 13.038    

Slack (MET) :             13.100ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][0][5]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 0.518ns (5.975%)  route 8.152ns (94.025%))
  Logic Levels:           0  
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 21.140 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.152     7.950    processor/registers/proc_reset
    SLICE_X30Y54         FDCE                                         f  processor/registers/registers_reg[1][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.616    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.707 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.434    21.140    processor/registers/proc_clk_BUFG
    SLICE_X30Y54         FDCE                                         r  processor/registers/registers_reg[1][0][5]/C
                         clock pessimism              0.493    21.633    
                         clock uncertainty           -0.264    21.369    
    SLICE_X30Y54         FDCE (Recov_fdce_C_CLR)     -0.319    21.050    processor/registers/registers_reg[1][0][5]
  -------------------------------------------------------------------
                         required time                         21.050    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                 13.100    

Slack (MET) :             13.540ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][0][6]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 0.518ns (6.353%)  route 7.636ns (93.647%))
  Logic Levels:           0  
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 21.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        7.636     7.434    processor/registers/proc_reset
    SLICE_X21Y41         FDCE                                         f  processor/registers/registers_reg[1][0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.616    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.707 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.443    21.150    processor/registers/proc_clk_BUFG
    SLICE_X21Y41         FDCE                                         r  processor/registers/registers_reg[1][0][6]/C
                         clock pessimism              0.493    21.643    
                         clock uncertainty           -0.264    21.379    
    SLICE_X21Y41         FDCE (Recov_fdce_C_CLR)     -0.405    20.974    processor/registers/registers_reg[1][0][6]
  -------------------------------------------------------------------
                         required time                         20.974    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                 13.540    

Slack (MET) :             14.213ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 0.518ns (6.882%)  route 7.009ns (93.118%))
  Logic Levels:           0  
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.152 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        7.009     6.807    processor/registers/proc_reset
    SLICE_X26Y38         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.616    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.707 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.445    21.152    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
                         clock pessimism              0.493    21.645    
                         clock uncertainty           -0.264    21.381    
    SLICE_X26Y38         FDCE (Recov_fdce_C_CLR)     -0.361    21.020    processor/registers/IP_reg_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         21.020    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 14.213    

Slack (MET) :             14.213ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 0.518ns (6.882%)  route 7.009ns (93.118%))
  Logic Levels:           0  
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.152 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        7.009     6.807    processor/registers/proc_reset
    SLICE_X26Y38         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.616    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.707 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.445    21.152    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep/C
                         clock pessimism              0.493    21.645    
                         clock uncertainty           -0.264    21.381    
    SLICE_X26Y38         FDCE (Recov_fdce_C_CLR)     -0.361    21.020    processor/registers/IP_reg_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         21.020    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 14.213    

Slack (MET) :             14.255ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 0.518ns (6.882%)  route 7.009ns (93.118%))
  Logic Levels:           0  
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.152 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        7.009     6.807    processor/registers/proc_reset
    SLICE_X26Y38         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.616    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.707 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.445    21.152    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
                         clock pessimism              0.493    21.645    
                         clock uncertainty           -0.264    21.381    
    SLICE_X26Y38         FDCE (Recov_fdce_C_CLR)     -0.319    21.062    processor/registers/IP_reg_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         21.062    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 14.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][3]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.164ns (6.868%)  route 2.224ns (93.132%))
  Logic Levels:           0  
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.224     1.883    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.861     0.618    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C
                         clock pessimism              0.503     1.121    
    SLICE_X34Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.029    processor/registers/registers_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][4]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.164ns (6.868%)  route 2.224ns (93.132%))
  Logic Levels:           0  
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.224     1.883    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.861     0.618    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C
                         clock pessimism              0.503     1.121    
    SLICE_X34Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.029    processor/registers/registers_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][5]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.164ns (6.868%)  route 2.224ns (93.132%))
  Logic Levels:           0  
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.224     1.883    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.861     0.618    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C
                         clock pessimism              0.503     1.121    
    SLICE_X34Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.029    processor/registers/registers_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__2_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.164ns (6.744%)  route 2.268ns (93.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.268     1.927    processor/registers/proc_reset
    SLICE_X41Y37         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__2_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.860     0.617    processor/registers/proc_clk_BUFG
    SLICE_X41Y37         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2_replica/C
                         clock pessimism              0.503     1.120    
    SLICE_X41Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.028    processor/registers/IP_reg_reg[0]_rep__2_replica
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.164ns (6.744%)  route 2.268ns (93.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.268     1.927    processor/registers/proc_reset
    SLICE_X41Y37         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.860     0.617    processor/registers/proc_clk_BUFG
    SLICE_X41Y37         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica/C
                         clock pessimism              0.503     1.120    
    SLICE_X41Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.028    processor/registers/IP_reg_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep__0_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.164ns (6.744%)  route 2.268ns (93.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.268     1.927    processor/registers/proc_reset
    SLICE_X41Y37         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep__0_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.860     0.617    processor/registers/proc_clk_BUFG
    SLICE_X41Y37         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep__0_replica/C
                         clock pessimism              0.503     1.120    
    SLICE_X41Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.028    processor/registers/IP_reg_reg[2]_rep__0_replica
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[3]_replica_1/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.164ns (6.744%)  route 2.268ns (93.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.268     1.927    processor/registers/proc_reset
    SLICE_X41Y37         FDCE                                         f  processor/registers/IP_reg_reg[3]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.860     0.617    processor/registers/proc_clk_BUFG
    SLICE_X41Y37         FDCE                                         r  processor/registers/IP_reg_reg[3]_replica_1/C
                         clock pessimism              0.503     1.120    
    SLICE_X41Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.028    processor/registers/IP_reg_reg[3]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep_replica_1/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.164ns (6.799%)  route 2.248ns (93.201%))
  Logic Levels:           0  
  Clock Path Skew:        1.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.248     1.907    processor/registers/proc_reset
    SLICE_X16Y38         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.829     0.586    processor/registers/proc_clk_BUFG
    SLICE_X16Y38         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep_replica_1/C
                         clock pessimism              0.503     1.089    
    SLICE_X16Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.997    processor/registers/IP_reg_reg[2]_rep_replica_1
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.164ns (6.346%)  route 2.420ns (93.654%))
  Logic Levels:           0  
  Clock Path Skew:        1.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.616ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.420     2.080    processor/registers/proc_reset
    SLICE_X40Y35         FDCE                                         f  processor/registers/IP_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.859     0.616    processor/registers/proc_clk_BUFG
    SLICE_X40Y35         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
                         clock pessimism              0.503     1.119    
    SLICE_X40Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.052    processor/registers/IP_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][0][1]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.164ns (6.346%)  route 2.420ns (93.654%))
  Logic Levels:           0  
  Clock Path Skew:        1.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.616ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.420     2.080    processor/registers/proc_reset
    SLICE_X41Y35         FDCE                                         f  processor/registers/registers_reg[1][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.859     0.616    processor/registers/proc_clk_BUFG
    SLICE_X41Y35         FDCE                                         r  processor/registers/registers_reg[1][0][1]/C
                         clock pessimism              0.503     1.119    
    SLICE_X41Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.027    processor/registers/registers_reg[1][0][1]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  1.052    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50Mhz_clk_wiz_0_1
  To Clock:  clk_50Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.479ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 0.518ns (5.627%)  route 8.688ns (94.373%))
  Logic Levels:           0  
  Clock Path Skew:        2.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 21.141 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.688     8.486    processor/registers/proc_reset
    SLICE_X27Y51         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.616    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.707 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.435    21.141    processor/registers/proc_clk_BUFG
    SLICE_X27Y51         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep_replica/C
                         clock pessimism              0.493    21.634    
                         clock uncertainty           -0.264    21.370    
    SLICE_X27Y51         FDCE (Recov_fdce_C_CLR)     -0.405    20.965    processor/registers/IP_reg_reg[2]_rep_replica
  -------------------------------------------------------------------
                         required time                         20.965    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                 12.479    

Slack (MET) :             12.609ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_2/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 0.518ns (5.708%)  route 8.557ns (94.292%))
  Logic Levels:           0  
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 21.140 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.557     8.355    processor/registers/proc_reset
    SLICE_X25Y52         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.616    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.707 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.434    21.140    processor/registers/proc_clk_BUFG
    SLICE_X25Y52         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_2/C
                         clock pessimism              0.493    21.633    
                         clock uncertainty           -0.264    21.369    
    SLICE_X25Y52         FDCE (Recov_fdce_C_CLR)     -0.405    20.964    processor/registers/IP_reg_reg[1]_replica_2
  -------------------------------------------------------------------
                         required time                         20.964    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 12.609    

Slack (MET) :             12.609ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[3]_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 0.518ns (5.708%)  route 8.557ns (94.292%))
  Logic Levels:           0  
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 21.140 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.557     8.355    processor/registers/proc_reset
    SLICE_X25Y52         FDCE                                         f  processor/registers/IP_reg_reg[3]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.616    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.707 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.434    21.140    processor/registers/proc_clk_BUFG
    SLICE_X25Y52         FDCE                                         r  processor/registers/IP_reg_reg[3]_replica/C
                         clock pessimism              0.493    21.633    
                         clock uncertainty           -0.264    21.369    
    SLICE_X25Y52         FDCE (Recov_fdce_C_CLR)     -0.405    20.964    processor/registers/IP_reg_reg[3]_replica
  -------------------------------------------------------------------
                         required time                         20.964    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 12.609    

Slack (MET) :             12.788ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__2_replica_1/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.897ns  (logic 0.518ns (5.822%)  route 8.379ns (94.178%))
  Logic Levels:           0  
  Clock Path Skew:        2.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 21.141 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.379     8.177    processor/registers/proc_reset
    SLICE_X29Y52         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__2_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.616    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.707 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.435    21.141    processor/registers/proc_clk_BUFG
    SLICE_X29Y52         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2_replica_1/C
                         clock pessimism              0.493    21.634    
                         clock uncertainty           -0.264    21.370    
    SLICE_X29Y52         FDCE (Recov_fdce_C_CLR)     -0.405    20.965    processor/registers/IP_reg_reg[0]_rep__2_replica_1
  -------------------------------------------------------------------
                         required time                         20.965    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                 12.788    

Slack (MET) :             13.038ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][2]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 0.518ns (5.932%)  route 8.214ns (94.068%))
  Logic Levels:           0  
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 21.140 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.214     8.012    processor/registers/proc_reset
    SLICE_X28Y53         FDCE                                         f  processor/registers/registers_reg[0][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.616    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.707 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.434    21.140    processor/registers/proc_clk_BUFG
    SLICE_X28Y53         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C
                         clock pessimism              0.493    21.633    
                         clock uncertainty           -0.264    21.369    
    SLICE_X28Y53         FDCE (Recov_fdce_C_CLR)     -0.319    21.050    processor/registers/registers_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         21.050    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                 13.038    

Slack (MET) :             13.100ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][0][5]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 0.518ns (5.975%)  route 8.152ns (94.025%))
  Logic Levels:           0  
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 21.140 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.152     7.950    processor/registers/proc_reset
    SLICE_X30Y54         FDCE                                         f  processor/registers/registers_reg[1][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.616    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.707 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.434    21.140    processor/registers/proc_clk_BUFG
    SLICE_X30Y54         FDCE                                         r  processor/registers/registers_reg[1][0][5]/C
                         clock pessimism              0.493    21.633    
                         clock uncertainty           -0.264    21.369    
    SLICE_X30Y54         FDCE (Recov_fdce_C_CLR)     -0.319    21.050    processor/registers/registers_reg[1][0][5]
  -------------------------------------------------------------------
                         required time                         21.050    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                 13.100    

Slack (MET) :             13.540ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][0][6]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 0.518ns (6.353%)  route 7.636ns (93.647%))
  Logic Levels:           0  
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 21.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        7.636     7.434    processor/registers/proc_reset
    SLICE_X21Y41         FDCE                                         f  processor/registers/registers_reg[1][0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.616    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.707 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.443    21.150    processor/registers/proc_clk_BUFG
    SLICE_X21Y41         FDCE                                         r  processor/registers/registers_reg[1][0][6]/C
                         clock pessimism              0.493    21.643    
                         clock uncertainty           -0.264    21.379    
    SLICE_X21Y41         FDCE (Recov_fdce_C_CLR)     -0.405    20.974    processor/registers/registers_reg[1][0][6]
  -------------------------------------------------------------------
                         required time                         20.974    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                 13.540    

Slack (MET) :             14.213ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 0.518ns (6.882%)  route 7.009ns (93.118%))
  Logic Levels:           0  
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.152 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        7.009     6.807    processor/registers/proc_reset
    SLICE_X26Y38         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.616    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.707 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.445    21.152    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
                         clock pessimism              0.493    21.645    
                         clock uncertainty           -0.264    21.381    
    SLICE_X26Y38         FDCE (Recov_fdce_C_CLR)     -0.361    21.020    processor/registers/IP_reg_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         21.020    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 14.213    

Slack (MET) :             14.213ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 0.518ns (6.882%)  route 7.009ns (93.118%))
  Logic Levels:           0  
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.152 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        7.009     6.807    processor/registers/proc_reset
    SLICE_X26Y38         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.616    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.707 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.445    21.152    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep/C
                         clock pessimism              0.493    21.645    
                         clock uncertainty           -0.264    21.381    
    SLICE_X26Y38         FDCE (Recov_fdce_C_CLR)     -0.361    21.020    processor/registers/IP_reg_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         21.020    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 14.213    

Slack (MET) :             14.255ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 0.518ns (6.882%)  route 7.009ns (93.118%))
  Logic Levels:           0  
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.152 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        7.009     6.807    processor/registers/proc_reset
    SLICE_X26Y38         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.616    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.707 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.445    21.152    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
                         clock pessimism              0.493    21.645    
                         clock uncertainty           -0.264    21.381    
    SLICE_X26Y38         FDCE (Recov_fdce_C_CLR)     -0.319    21.062    processor/registers/IP_reg_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         21.062    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 14.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][3]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.164ns (6.868%)  route 2.224ns (93.132%))
  Logic Levels:           0  
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.224     1.883    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.861     0.618    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C
                         clock pessimism              0.503     1.121    
                         clock uncertainty            0.264     1.385    
    SLICE_X34Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.293    processor/registers/registers_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][4]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.164ns (6.868%)  route 2.224ns (93.132%))
  Logic Levels:           0  
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.224     1.883    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.861     0.618    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C
                         clock pessimism              0.503     1.121    
                         clock uncertainty            0.264     1.385    
    SLICE_X34Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.293    processor/registers/registers_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][5]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.164ns (6.868%)  route 2.224ns (93.132%))
  Logic Levels:           0  
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.224     1.883    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.861     0.618    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C
                         clock pessimism              0.503     1.121    
                         clock uncertainty            0.264     1.385    
    SLICE_X34Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.293    processor/registers/registers_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__2_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.164ns (6.744%)  route 2.268ns (93.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.268     1.927    processor/registers/proc_reset
    SLICE_X41Y37         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__2_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.860     0.617    processor/registers/proc_clk_BUFG
    SLICE_X41Y37         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2_replica/C
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.264     1.384    
    SLICE_X41Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.292    processor/registers/IP_reg_reg[0]_rep__2_replica
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.164ns (6.744%)  route 2.268ns (93.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.268     1.927    processor/registers/proc_reset
    SLICE_X41Y37         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.860     0.617    processor/registers/proc_clk_BUFG
    SLICE_X41Y37         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica/C
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.264     1.384    
    SLICE_X41Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.292    processor/registers/IP_reg_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep__0_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.164ns (6.744%)  route 2.268ns (93.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.268     1.927    processor/registers/proc_reset
    SLICE_X41Y37         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep__0_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.860     0.617    processor/registers/proc_clk_BUFG
    SLICE_X41Y37         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep__0_replica/C
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.264     1.384    
    SLICE_X41Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.292    processor/registers/IP_reg_reg[2]_rep__0_replica
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[3]_replica_1/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.164ns (6.744%)  route 2.268ns (93.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.268     1.927    processor/registers/proc_reset
    SLICE_X41Y37         FDCE                                         f  processor/registers/IP_reg_reg[3]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.860     0.617    processor/registers/proc_clk_BUFG
    SLICE_X41Y37         FDCE                                         r  processor/registers/IP_reg_reg[3]_replica_1/C
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.264     1.384    
    SLICE_X41Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.292    processor/registers/IP_reg_reg[3]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep_replica_1/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.164ns (6.799%)  route 2.248ns (93.201%))
  Logic Levels:           0  
  Clock Path Skew:        1.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.248     1.907    processor/registers/proc_reset
    SLICE_X16Y38         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.829     0.586    processor/registers/proc_clk_BUFG
    SLICE_X16Y38         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep_replica_1/C
                         clock pessimism              0.503     1.089    
                         clock uncertainty            0.264     1.353    
    SLICE_X16Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.261    processor/registers/IP_reg_reg[2]_rep_replica_1
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.164ns (6.346%)  route 2.420ns (93.654%))
  Logic Levels:           0  
  Clock Path Skew:        1.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.616ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.420     2.080    processor/registers/proc_reset
    SLICE_X40Y35         FDCE                                         f  processor/registers/IP_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.859     0.616    processor/registers/proc_clk_BUFG
    SLICE_X40Y35         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
                         clock pessimism              0.503     1.119    
                         clock uncertainty            0.264     1.383    
    SLICE_X40Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.316    processor/registers/IP_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][0][1]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.164ns (6.346%)  route 2.420ns (93.654%))
  Logic Levels:           0  
  Clock Path Skew:        1.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.616ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.420     2.080    processor/registers/proc_reset
    SLICE_X41Y35         FDCE                                         f  processor/registers/registers_reg[1][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.859     0.616    processor/registers/proc_clk_BUFG
    SLICE_X41Y35         FDCE                                         r  processor/registers/registers_reg[1][0][1]/C
                         clock pessimism              0.503     1.119    
                         clock uncertainty            0.264     1.383    
    SLICE_X41Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.291    processor/registers/registers_reg[1][0][1]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.789    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50Mhz_clk_wiz_0
  To Clock:  clk_50Mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.479ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 0.518ns (5.627%)  route 8.688ns (94.373%))
  Logic Levels:           0  
  Clock Path Skew:        2.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 21.141 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.688     8.486    processor/registers/proc_reset
    SLICE_X27Y51         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.615    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.706 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.435    21.141    processor/registers/proc_clk_BUFG
    SLICE_X27Y51         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep_replica/C
                         clock pessimism              0.493    21.633    
                         clock uncertainty           -0.264    21.370    
    SLICE_X27Y51         FDCE (Recov_fdce_C_CLR)     -0.405    20.965    processor/registers/IP_reg_reg[2]_rep_replica
  -------------------------------------------------------------------
                         required time                         20.965    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                 12.479    

Slack (MET) :             12.609ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_2/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 0.518ns (5.708%)  route 8.557ns (94.292%))
  Logic Levels:           0  
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 21.140 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.557     8.355    processor/registers/proc_reset
    SLICE_X25Y52         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.615    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.706 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.434    21.140    processor/registers/proc_clk_BUFG
    SLICE_X25Y52         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_2/C
                         clock pessimism              0.493    21.632    
                         clock uncertainty           -0.264    21.369    
    SLICE_X25Y52         FDCE (Recov_fdce_C_CLR)     -0.405    20.964    processor/registers/IP_reg_reg[1]_replica_2
  -------------------------------------------------------------------
                         required time                         20.964    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 12.609    

Slack (MET) :             12.609ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[3]_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 0.518ns (5.708%)  route 8.557ns (94.292%))
  Logic Levels:           0  
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 21.140 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.557     8.355    processor/registers/proc_reset
    SLICE_X25Y52         FDCE                                         f  processor/registers/IP_reg_reg[3]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.615    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.706 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.434    21.140    processor/registers/proc_clk_BUFG
    SLICE_X25Y52         FDCE                                         r  processor/registers/IP_reg_reg[3]_replica/C
                         clock pessimism              0.493    21.632    
                         clock uncertainty           -0.264    21.369    
    SLICE_X25Y52         FDCE (Recov_fdce_C_CLR)     -0.405    20.964    processor/registers/IP_reg_reg[3]_replica
  -------------------------------------------------------------------
                         required time                         20.964    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 12.609    

Slack (MET) :             12.788ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__2_replica_1/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.897ns  (logic 0.518ns (5.822%)  route 8.379ns (94.178%))
  Logic Levels:           0  
  Clock Path Skew:        2.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 21.141 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.379     8.177    processor/registers/proc_reset
    SLICE_X29Y52         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__2_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.615    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.706 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.435    21.141    processor/registers/proc_clk_BUFG
    SLICE_X29Y52         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2_replica_1/C
                         clock pessimism              0.493    21.633    
                         clock uncertainty           -0.264    21.370    
    SLICE_X29Y52         FDCE (Recov_fdce_C_CLR)     -0.405    20.965    processor/registers/IP_reg_reg[0]_rep__2_replica_1
  -------------------------------------------------------------------
                         required time                         20.965    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                 12.788    

Slack (MET) :             13.037ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][2]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 0.518ns (5.932%)  route 8.214ns (94.068%))
  Logic Levels:           0  
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 21.140 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.214     8.012    processor/registers/proc_reset
    SLICE_X28Y53         FDCE                                         f  processor/registers/registers_reg[0][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.615    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.706 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.434    21.140    processor/registers/proc_clk_BUFG
    SLICE_X28Y53         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C
                         clock pessimism              0.493    21.632    
                         clock uncertainty           -0.264    21.369    
    SLICE_X28Y53         FDCE (Recov_fdce_C_CLR)     -0.319    21.050    processor/registers/registers_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         21.050    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                 13.037    

Slack (MET) :             13.100ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][0][5]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 0.518ns (5.975%)  route 8.152ns (94.025%))
  Logic Levels:           0  
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 21.140 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.152     7.950    processor/registers/proc_reset
    SLICE_X30Y54         FDCE                                         f  processor/registers/registers_reg[1][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.615    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.706 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.434    21.140    processor/registers/proc_clk_BUFG
    SLICE_X30Y54         FDCE                                         r  processor/registers/registers_reg[1][0][5]/C
                         clock pessimism              0.493    21.632    
                         clock uncertainty           -0.264    21.369    
    SLICE_X30Y54         FDCE (Recov_fdce_C_CLR)     -0.319    21.050    processor/registers/registers_reg[1][0][5]
  -------------------------------------------------------------------
                         required time                         21.050    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                 13.100    

Slack (MET) :             13.540ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][0][6]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 0.518ns (6.353%)  route 7.636ns (93.647%))
  Logic Levels:           0  
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 21.149 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        7.636     7.434    processor/registers/proc_reset
    SLICE_X21Y41         FDCE                                         f  processor/registers/registers_reg[1][0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.615    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.706 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.443    21.149    processor/registers/proc_clk_BUFG
    SLICE_X21Y41         FDCE                                         r  processor/registers/registers_reg[1][0][6]/C
                         clock pessimism              0.493    21.642    
                         clock uncertainty           -0.264    21.378    
    SLICE_X21Y41         FDCE (Recov_fdce_C_CLR)     -0.405    20.973    processor/registers/registers_reg[1][0][6]
  -------------------------------------------------------------------
                         required time                         20.973    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                 13.540    

Slack (MET) :             14.213ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 0.518ns (6.882%)  route 7.009ns (93.118%))
  Logic Levels:           0  
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.151 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        7.009     6.807    processor/registers/proc_reset
    SLICE_X26Y38         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.615    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.706 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.445    21.151    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
                         clock pessimism              0.493    21.644    
                         clock uncertainty           -0.264    21.380    
    SLICE_X26Y38         FDCE (Recov_fdce_C_CLR)     -0.361    21.019    processor/registers/IP_reg_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         21.019    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 14.213    

Slack (MET) :             14.213ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 0.518ns (6.882%)  route 7.009ns (93.118%))
  Logic Levels:           0  
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.151 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        7.009     6.807    processor/registers/proc_reset
    SLICE_X26Y38         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.615    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.706 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.445    21.151    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep/C
                         clock pessimism              0.493    21.644    
                         clock uncertainty           -0.264    21.380    
    SLICE_X26Y38         FDCE (Recov_fdce_C_CLR)     -0.361    21.019    processor/registers/IP_reg_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         21.019    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 14.213    

Slack (MET) :             14.255ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 0.518ns (6.882%)  route 7.009ns (93.118%))
  Logic Levels:           0  
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.151 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        7.009     6.807    processor/registers/proc_reset
    SLICE_X26Y38         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.615    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.706 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.445    21.151    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
                         clock pessimism              0.493    21.644    
                         clock uncertainty           -0.264    21.380    
    SLICE_X26Y38         FDCE (Recov_fdce_C_CLR)     -0.319    21.061    processor/registers/IP_reg_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         21.061    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 14.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][3]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.164ns (6.868%)  route 2.224ns (93.132%))
  Logic Levels:           0  
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.224     1.883    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.861     0.618    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C
                         clock pessimism              0.503     1.121    
                         clock uncertainty            0.264     1.385    
    SLICE_X34Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.293    processor/registers/registers_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][4]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.164ns (6.868%)  route 2.224ns (93.132%))
  Logic Levels:           0  
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.224     1.883    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.861     0.618    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C
                         clock pessimism              0.503     1.121    
                         clock uncertainty            0.264     1.385    
    SLICE_X34Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.293    processor/registers/registers_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][5]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.164ns (6.868%)  route 2.224ns (93.132%))
  Logic Levels:           0  
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.224     1.883    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.861     0.618    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C
                         clock pessimism              0.503     1.121    
                         clock uncertainty            0.264     1.385    
    SLICE_X34Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.293    processor/registers/registers_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__2_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.164ns (6.744%)  route 2.268ns (93.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.268     1.927    processor/registers/proc_reset
    SLICE_X41Y37         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__2_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.860     0.617    processor/registers/proc_clk_BUFG
    SLICE_X41Y37         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2_replica/C
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.264     1.384    
    SLICE_X41Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.292    processor/registers/IP_reg_reg[0]_rep__2_replica
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.164ns (6.744%)  route 2.268ns (93.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.268     1.927    processor/registers/proc_reset
    SLICE_X41Y37         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.860     0.617    processor/registers/proc_clk_BUFG
    SLICE_X41Y37         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica/C
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.264     1.384    
    SLICE_X41Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.292    processor/registers/IP_reg_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep__0_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.164ns (6.744%)  route 2.268ns (93.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.268     1.927    processor/registers/proc_reset
    SLICE_X41Y37         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep__0_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.860     0.617    processor/registers/proc_clk_BUFG
    SLICE_X41Y37         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep__0_replica/C
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.264     1.384    
    SLICE_X41Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.292    processor/registers/IP_reg_reg[2]_rep__0_replica
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[3]_replica_1/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.164ns (6.744%)  route 2.268ns (93.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.268     1.927    processor/registers/proc_reset
    SLICE_X41Y37         FDCE                                         f  processor/registers/IP_reg_reg[3]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.860     0.617    processor/registers/proc_clk_BUFG
    SLICE_X41Y37         FDCE                                         r  processor/registers/IP_reg_reg[3]_replica_1/C
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.264     1.384    
    SLICE_X41Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.292    processor/registers/IP_reg_reg[3]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep_replica_1/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.164ns (6.799%)  route 2.248ns (93.201%))
  Logic Levels:           0  
  Clock Path Skew:        1.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.248     1.907    processor/registers/proc_reset
    SLICE_X16Y38         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.829     0.586    processor/registers/proc_clk_BUFG
    SLICE_X16Y38         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep_replica_1/C
                         clock pessimism              0.503     1.089    
                         clock uncertainty            0.264     1.353    
    SLICE_X16Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.261    processor/registers/IP_reg_reg[2]_rep_replica_1
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.164ns (6.346%)  route 2.420ns (93.654%))
  Logic Levels:           0  
  Clock Path Skew:        1.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.616ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.420     2.080    processor/registers/proc_reset
    SLICE_X40Y35         FDCE                                         f  processor/registers/IP_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.859     0.616    processor/registers/proc_clk_BUFG
    SLICE_X40Y35         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
                         clock pessimism              0.503     1.119    
                         clock uncertainty            0.264     1.383    
    SLICE_X40Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.316    processor/registers/IP_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][0][1]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.164ns (6.346%)  route 2.420ns (93.654%))
  Logic Levels:           0  
  Clock Path Skew:        1.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.616ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.420     2.080    processor/registers/proc_reset
    SLICE_X41Y35         FDCE                                         f  processor/registers/registers_reg[1][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.859     0.616    processor/registers/proc_clk_BUFG
    SLICE_X41Y35         FDCE                                         r  processor/registers/registers_reg[1][0][1]/C
                         clock pessimism              0.503     1.119    
                         clock uncertainty            0.264     1.383    
    SLICE_X41Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.291    processor/registers/registers_reg[1][0][1]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.789    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50Mhz_clk_wiz_0_1
  To Clock:  clk_50Mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.494ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 0.518ns (5.627%)  route 8.688ns (94.373%))
  Logic Levels:           0  
  Clock Path Skew:        2.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 21.141 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.688     8.486    processor/registers/proc_reset
    SLICE_X27Y51         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.615    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.706 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.435    21.141    processor/registers/proc_clk_BUFG
    SLICE_X27Y51         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep_replica/C
                         clock pessimism              0.493    21.633    
                         clock uncertainty           -0.248    21.385    
    SLICE_X27Y51         FDCE (Recov_fdce_C_CLR)     -0.405    20.980    processor/registers/IP_reg_reg[2]_rep_replica
  -------------------------------------------------------------------
                         required time                         20.980    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                 12.494    

Slack (MET) :             12.624ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_2/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 0.518ns (5.708%)  route 8.557ns (94.292%))
  Logic Levels:           0  
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 21.140 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.557     8.355    processor/registers/proc_reset
    SLICE_X25Y52         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.615    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.706 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.434    21.140    processor/registers/proc_clk_BUFG
    SLICE_X25Y52         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_2/C
                         clock pessimism              0.493    21.632    
                         clock uncertainty           -0.248    21.384    
    SLICE_X25Y52         FDCE (Recov_fdce_C_CLR)     -0.405    20.979    processor/registers/IP_reg_reg[1]_replica_2
  -------------------------------------------------------------------
                         required time                         20.979    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 12.624    

Slack (MET) :             12.624ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[3]_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 0.518ns (5.708%)  route 8.557ns (94.292%))
  Logic Levels:           0  
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 21.140 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.557     8.355    processor/registers/proc_reset
    SLICE_X25Y52         FDCE                                         f  processor/registers/IP_reg_reg[3]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.615    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.706 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.434    21.140    processor/registers/proc_clk_BUFG
    SLICE_X25Y52         FDCE                                         r  processor/registers/IP_reg_reg[3]_replica/C
                         clock pessimism              0.493    21.632    
                         clock uncertainty           -0.248    21.384    
    SLICE_X25Y52         FDCE (Recov_fdce_C_CLR)     -0.405    20.979    processor/registers/IP_reg_reg[3]_replica
  -------------------------------------------------------------------
                         required time                         20.979    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 12.624    

Slack (MET) :             12.803ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__2_replica_1/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.897ns  (logic 0.518ns (5.822%)  route 8.379ns (94.178%))
  Logic Levels:           0  
  Clock Path Skew:        2.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 21.141 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.379     8.177    processor/registers/proc_reset
    SLICE_X29Y52         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__2_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.615    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.706 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.435    21.141    processor/registers/proc_clk_BUFG
    SLICE_X29Y52         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2_replica_1/C
                         clock pessimism              0.493    21.633    
                         clock uncertainty           -0.248    21.385    
    SLICE_X29Y52         FDCE (Recov_fdce_C_CLR)     -0.405    20.980    processor/registers/IP_reg_reg[0]_rep__2_replica_1
  -------------------------------------------------------------------
                         required time                         20.980    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                 12.803    

Slack (MET) :             13.053ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][2]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 0.518ns (5.932%)  route 8.214ns (94.068%))
  Logic Levels:           0  
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 21.140 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.214     8.012    processor/registers/proc_reset
    SLICE_X28Y53         FDCE                                         f  processor/registers/registers_reg[0][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.615    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.706 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.434    21.140    processor/registers/proc_clk_BUFG
    SLICE_X28Y53         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C
                         clock pessimism              0.493    21.632    
                         clock uncertainty           -0.248    21.384    
    SLICE_X28Y53         FDCE (Recov_fdce_C_CLR)     -0.319    21.065    processor/registers/registers_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         21.065    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                 13.053    

Slack (MET) :             13.115ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][0][5]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 0.518ns (5.975%)  route 8.152ns (94.025%))
  Logic Levels:           0  
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 21.140 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        8.152     7.950    processor/registers/proc_reset
    SLICE_X30Y54         FDCE                                         f  processor/registers/registers_reg[1][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.615    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.706 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.434    21.140    processor/registers/proc_clk_BUFG
    SLICE_X30Y54         FDCE                                         r  processor/registers/registers_reg[1][0][5]/C
                         clock pessimism              0.493    21.632    
                         clock uncertainty           -0.248    21.384    
    SLICE_X30Y54         FDCE (Recov_fdce_C_CLR)     -0.319    21.065    processor/registers/registers_reg[1][0][5]
  -------------------------------------------------------------------
                         required time                         21.065    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                 13.115    

Slack (MET) :             13.555ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][0][6]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 0.518ns (6.353%)  route 7.636ns (93.647%))
  Logic Levels:           0  
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 21.149 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        7.636     7.434    processor/registers/proc_reset
    SLICE_X21Y41         FDCE                                         f  processor/registers/registers_reg[1][0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.615    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.706 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.443    21.149    processor/registers/proc_clk_BUFG
    SLICE_X21Y41         FDCE                                         r  processor/registers/registers_reg[1][0][6]/C
                         clock pessimism              0.493    21.642    
                         clock uncertainty           -0.248    21.394    
    SLICE_X21Y41         FDCE (Recov_fdce_C_CLR)     -0.405    20.989    processor/registers/registers_reg[1][0][6]
  -------------------------------------------------------------------
                         required time                         20.989    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                 13.555    

Slack (MET) :             14.228ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 0.518ns (6.882%)  route 7.009ns (93.118%))
  Logic Levels:           0  
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.151 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        7.009     6.807    processor/registers/proc_reset
    SLICE_X26Y38         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.615    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.706 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.445    21.151    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
                         clock pessimism              0.493    21.644    
                         clock uncertainty           -0.248    21.396    
    SLICE_X26Y38         FDCE (Recov_fdce_C_CLR)     -0.361    21.035    processor/registers/IP_reg_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         21.035    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 14.228    

Slack (MET) :             14.228ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 0.518ns (6.882%)  route 7.009ns (93.118%))
  Logic Levels:           0  
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.151 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        7.009     6.807    processor/registers/proc_reset
    SLICE_X26Y38         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.615    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.706 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.445    21.151    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep/C
                         clock pessimism              0.493    21.644    
                         clock uncertainty           -0.248    21.396    
    SLICE_X26Y38         FDCE (Recov_fdce_C_CLR)     -0.361    21.035    processor/registers/IP_reg_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         21.035    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 14.228    

Slack (MET) :             14.270ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 0.518ns (6.882%)  route 7.009ns (93.118%))
  Logic Levels:           0  
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.151 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.621    -0.720    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.202 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        7.009     6.807    processor/registers/proc_reset
    SLICE_X26Y38         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    19.005    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.105 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    19.615    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.706 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.445    21.151    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
                         clock pessimism              0.493    21.644    
                         clock uncertainty           -0.248    21.396    
    SLICE_X26Y38         FDCE (Recov_fdce_C_CLR)     -0.319    21.077    processor/registers/IP_reg_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         21.077    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 14.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][3]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.164ns (6.868%)  route 2.224ns (93.132%))
  Logic Levels:           0  
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.224     1.883    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.861     0.618    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C
                         clock pessimism              0.503     1.121    
    SLICE_X34Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.029    processor/registers/registers_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][4]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.164ns (6.868%)  route 2.224ns (93.132%))
  Logic Levels:           0  
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.224     1.883    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.861     0.618    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C
                         clock pessimism              0.503     1.121    
    SLICE_X34Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.029    processor/registers/registers_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][5]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.164ns (6.868%)  route 2.224ns (93.132%))
  Logic Levels:           0  
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.224     1.883    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.861     0.618    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C
                         clock pessimism              0.503     1.121    
    SLICE_X34Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.029    processor/registers/registers_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__2_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.164ns (6.744%)  route 2.268ns (93.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.268     1.927    processor/registers/proc_reset
    SLICE_X41Y37         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__2_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.860     0.617    processor/registers/proc_clk_BUFG
    SLICE_X41Y37         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2_replica/C
                         clock pessimism              0.503     1.120    
    SLICE_X41Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.028    processor/registers/IP_reg_reg[0]_rep__2_replica
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.164ns (6.744%)  route 2.268ns (93.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.268     1.927    processor/registers/proc_reset
    SLICE_X41Y37         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.860     0.617    processor/registers/proc_clk_BUFG
    SLICE_X41Y37         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica/C
                         clock pessimism              0.503     1.120    
    SLICE_X41Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.028    processor/registers/IP_reg_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep__0_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.164ns (6.744%)  route 2.268ns (93.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.268     1.927    processor/registers/proc_reset
    SLICE_X41Y37         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep__0_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.860     0.617    processor/registers/proc_clk_BUFG
    SLICE_X41Y37         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep__0_replica/C
                         clock pessimism              0.503     1.120    
    SLICE_X41Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.028    processor/registers/IP_reg_reg[2]_rep__0_replica
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[3]_replica_1/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.164ns (6.744%)  route 2.268ns (93.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.268     1.927    processor/registers/proc_reset
    SLICE_X41Y37         FDCE                                         f  processor/registers/IP_reg_reg[3]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.860     0.617    processor/registers/proc_clk_BUFG
    SLICE_X41Y37         FDCE                                         r  processor/registers/IP_reg_reg[3]_replica_1/C
                         clock pessimism              0.503     1.120    
    SLICE_X41Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.028    processor/registers/IP_reg_reg[3]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep_replica_1/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.164ns (6.799%)  route 2.248ns (93.201%))
  Logic Levels:           0  
  Clock Path Skew:        1.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.248     1.907    processor/registers/proc_reset
    SLICE_X16Y38         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.829     0.586    processor/registers/proc_clk_BUFG
    SLICE_X16Y38         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep_replica_1/C
                         clock pessimism              0.503     1.089    
    SLICE_X16Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.997    processor/registers/IP_reg_reg[2]_rep_replica_1
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.164ns (6.346%)  route 2.420ns (93.654%))
  Logic Levels:           0  
  Clock Path Skew:        1.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.616ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.420     2.080    processor/registers/proc_reset
    SLICE_X40Y35         FDCE                                         f  processor/registers/IP_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.859     0.616    processor/registers/proc_clk_BUFG
    SLICE_X40Y35         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
                         clock pessimism              0.503     1.119    
    SLICE_X40Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.052    processor/registers/IP_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][0][1]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.164ns (6.346%)  route 2.420ns (93.654%))
  Logic Levels:           0  
  Clock Path Skew:        1.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.616ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    io_cont/CLK
    SLICE_X36Y18         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  io_cont/reset_reg/Q
                         net (fo=2181, routed)        2.420     2.080    processor/registers/proc_reset
    SLICE_X41Y35         FDCE                                         f  processor/registers/registers_reg[1][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.027    -0.565    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.509 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    -0.272    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          0.859     0.616    processor/registers/proc_clk_BUFG
    SLICE_X41Y35         FDCE                                         r  processor/registers/registers_reg[1][0][1]/C
                         clock pessimism              0.503     1.119    
    SLICE_X41Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.027    processor/registers/registers_reg[1][0][1]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  1.052    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.087ns  (logic 0.749ns (14.723%)  route 4.338ns (85.277%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X26Y19         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          3.404     4.029    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X33Y39         LUT4 (Prop_lut4_I3_O)        0.124     4.153 r  processor/registers/Data2_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.935     5.087    processor/registers/Data2_reg[0][4]_i_1_n_0
    SLICE_X40Y38         LDCE                                         r  processor/registers/Data2_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.836ns  (logic 0.749ns (15.488%)  route 4.087ns (84.512%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X26Y19         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          3.478     4.103    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X39Y41         LUT4 (Prop_lut4_I3_O)        0.124     4.227 r  processor/registers/Data2_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.609     4.836    processor/registers/Data2_reg[0][2]_i_1_n_0
    SLICE_X40Y38         LDCE                                         r  processor/registers/Data2_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.708ns  (logic 0.749ns (15.909%)  route 3.959ns (84.091%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X26Y19         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          3.480     4.105    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X39Y41         LUT4 (Prop_lut4_I3_O)        0.124     4.229 r  processor/registers/Data2_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.479     4.708    processor/registers/Data2_reg[0][5]_i_1_n_0
    SLICE_X40Y38         LDCE                                         r  processor/registers/Data2_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.561ns  (logic 0.749ns (16.423%)  route 3.812ns (83.577%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X26Y19         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          3.040     3.665    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.124     3.789 r  processor/registers/Data2_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.772     4.561    processor/registers/Data2_reg[0][3]_i_1_n_0
    SLICE_X41Y38         LDCE                                         r  processor/registers/Data2_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.415ns  (logic 0.749ns (16.967%)  route 3.666ns (83.033%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X26Y19         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          3.192     3.817    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.124     3.941 r  processor/registers/Data2_reg[0][6]_i_1/O
                         net (fo=1, routed)           0.474     4.415    processor/registers/Data2_reg[0][6]_i_1_n_0
    SLICE_X41Y38         LDCE                                         r  processor/registers/Data2_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.319ns  (logic 0.749ns (17.342%)  route 3.570ns (82.658%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X26Y19         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.886     3.511    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X39Y33         LUT4 (Prop_lut4_I3_O)        0.124     3.635 r  processor/registers/Data2_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.684     4.319    processor/registers/Data2_reg[0][0]_i_1_n_0
    SLICE_X40Y38         LDCE                                         r  processor/registers/Data2_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.119ns  (logic 0.749ns (18.182%)  route 3.370ns (81.818%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X26Y19         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.972     3.597    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X41Y32         LUT4 (Prop_lut4_I3_O)        0.124     3.721 r  processor/registers/Data2_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.398     4.119    processor/registers/Data2_reg[0][1]_i_1_n_0
    SLICE_X40Y32         LDCE                                         r  processor/registers/Data2_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.970ns  (logic 0.749ns (18.865%)  route 3.221ns (81.135%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X26Y19         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.823     3.448    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.124     3.572 r  processor/registers/Data2_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.398     3.970    processor/registers/Data2_reg[1][4]_i_1_n_0
    SLICE_X40Y33         LDCE                                         r  processor/registers/Data2_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.797ns  (logic 0.683ns (17.989%)  route 3.114ns (82.011%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X27Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          2.152     2.711    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X39Y33         LUT4 (Prop_lut4_I1_O)        0.124     2.835 r  processor/registers/Data1_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.961     3.797    processor/registers/Data1_reg[0][0]_i_1_n_0
    SLICE_X39Y38         LDCE                                         r  processor/registers/Data1_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.745ns  (logic 0.683ns (18.237%)  route 3.062ns (81.763%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X27Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          2.574     3.133    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X39Y41         LUT4 (Prop_lut4_I3_O)        0.124     3.257 r  processor/registers/Data1_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.488     3.745    processor/registers/Data1_reg[0][5]_i_1_n_0
    SLICE_X41Y39         LDCE                                         r  processor/registers/Data1_reg[0][5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.225ns (64.059%)  route 0.126ns (35.941%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[1]/G
    SLICE_X25Y20         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  processor/id/internal_reg2_reg[1]/Q
                         net (fo=3, routed)           0.126     0.351    processor/id/internal_reg2_reg[1]_i_2[1]
    SLICE_X26Y19         LDCE                                         r  processor/id/read2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.225ns (61.920%)  route 0.138ns (38.080%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[0]/G
    SLICE_X25Y20         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  processor/id/internal_reg2_reg[0]/Q
                         net (fo=4, routed)           0.138     0.363    processor/id/internal_reg2_reg[1]_i_2[0]
    SLICE_X26Y19         LDCE                                         r  processor/id/read2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.203ns (48.806%)  route 0.213ns (51.194%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X27Y19         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.158     0.316    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X29Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.361 r  processor/registers/Data1_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.055     0.416    processor/registers/Data1_reg[2][0]_i_1_n_0
    SLICE_X28Y18         LDCE                                         r  processor/registers/Data1_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.223ns (39.441%)  route 0.342ns (60.559%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X26Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          0.232     0.410    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X29Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.455 r  processor/registers/Data2_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.110     0.565    processor/registers/Data2_reg[2][0]_i_1_n_0
    SLICE_X28Y19         LDCE                                         r  processor/registers/Data2_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.223ns (36.842%)  route 0.382ns (63.158%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X26Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          0.210     0.388    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X29Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.433 r  processor/registers/Data2_reg[2][4]_i_1/O
                         net (fo=1, routed)           0.172     0.605    processor/registers/Data2_reg[2][4]_i_1_n_0
    SLICE_X28Y19         LDCE                                         r  processor/registers/Data2_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.606ns  (logic 0.223ns (36.782%)  route 0.383ns (63.218%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X26Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.383     0.561    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X31Y19         LUT5 (Prop_lut5_I1_O)        0.045     0.606 r  processor/registers/Data2_reg[2][6]_i_1/O
                         net (fo=1, routed)           0.000     0.606    processor/registers/Data2_reg[2][6]_i_1_n_0
    SLICE_X31Y19         LDCE                                         r  processor/registers/Data2_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.623ns  (logic 0.270ns (43.325%)  route 0.353ns (56.674%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[0]/G
    SLICE_X25Y20         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  processor/id/internal_reg2_reg[0]/Q
                         net (fo=4, routed)           0.240     0.465    processor/registers/write_reg_reg[1][0]
    SLICE_X27Y19         LUT5 (Prop_lut5_I2_O)        0.045     0.510 r  processor/registers/read1_reg[0]_i_1/O
                         net (fo=1, routed)           0.113     0.623    processor/id/Data1_reg[2][0]_i_1[0]
    SLICE_X27Y19         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.223ns (35.284%)  route 0.409ns (64.716%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X26Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          0.297     0.475    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X28Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.520 r  processor/registers/Data2_reg[2][2]_i_1/O
                         net (fo=1, routed)           0.112     0.632    processor/registers/Data2_reg[2][2]_i_1_n_0
    SLICE_X28Y19         LDCE                                         r  processor/registers/Data2_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.203ns (30.074%)  route 0.472ns (69.926%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X27Y19         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.417     0.575    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X31Y19         LUT5 (Prop_lut5_I3_O)        0.045     0.620 r  processor/registers/Data1_reg[2][1]_i_1/O
                         net (fo=1, routed)           0.055     0.675    processor/registers/Data1_reg[2][1]_i_1_n_0
    SLICE_X30Y19         LDCE                                         r  processor/registers/Data1_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.678ns  (logic 0.203ns (29.923%)  route 0.475ns (70.077%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X27Y19         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          0.305     0.463    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.045     0.508 r  processor/registers/Data1_reg[2][4]_i_1/O
                         net (fo=1, routed)           0.170     0.678    processor/registers/Data1_reg[2][4]_i_1_n_0
    SLICE_X28Y18         LDCE                                         r  processor/registers/Data1_reg[2][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50Mhz_clk_wiz_0
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.586ns  (logic 5.759ns (34.724%)  route 10.827ns (65.276%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.612     2.115    processor/registers/proc_clk_BUFG
    SLICE_X35Y24         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     2.571 r  processor/registers/IP_reg_reg[0]_rep/Q
                         net (fo=104, routed)         3.029     5.600    processor/memory/address_reg[5]_i_51_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.724 r  processor/memory/read1_reg[1]_i_215/O
                         net (fo=1, routed)           0.000     5.724    processor/memory/read1_reg[1]_i_215_n_0
    SLICE_X29Y50         MUXF7 (Prop_muxf7_I0_O)      0.238     5.962 r  processor/memory/read1_reg[1]_i_157/O
                         net (fo=1, routed)           0.000     5.962    processor/memory/read1_reg[1]_i_157_n_0
    SLICE_X29Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     6.066 r  processor/memory/read1_reg[1]_i_88/O
                         net (fo=1, routed)           1.187     7.254    processor/memory/read1_reg[1]_i_88_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.316     7.570 r  processor/memory/read1_reg[1]_i_38/O
                         net (fo=1, routed)           0.000     7.570    processor/memory/read1_reg[1]_i_38_n_0
    SLICE_X28Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     7.784 r  processor/memory/read1_reg[1]_i_15/O
                         net (fo=1, routed)           1.216     9.000    processor/registers/constant_reg[6]_i_2_2
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.297     9.297 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=16, routed)          1.877    11.174    processor/registers/mem_instruction[0]_2[0]
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.298 r  processor/registers/ja_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           1.621    12.919    processor/registers/ja_OBUF[7]_inst_i_3_n_0
    SLICE_X36Y23         LUT3 (Prop_lut3_I1_O)        0.150    13.069 r  processor/registers/ja_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.896    14.965    ja_OBUF[7]
    F4                   OBUF (Prop_obuf_I_O)         3.736    18.701 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.701    ja[7]
    F4                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.416ns  (logic 1.997ns (19.172%)  route 8.419ns (80.828%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.612     2.115    processor/registers/proc_clk_BUFG
    SLICE_X35Y24         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     2.571 r  processor/registers/IP_reg_reg[0]_rep/Q
                         net (fo=104, routed)         3.029     5.600    processor/memory/address_reg[5]_i_51_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.724 r  processor/memory/read1_reg[1]_i_215/O
                         net (fo=1, routed)           0.000     5.724    processor/memory/read1_reg[1]_i_215_n_0
    SLICE_X29Y50         MUXF7 (Prop_muxf7_I0_O)      0.238     5.962 r  processor/memory/read1_reg[1]_i_157/O
                         net (fo=1, routed)           0.000     5.962    processor/memory/read1_reg[1]_i_157_n_0
    SLICE_X29Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     6.066 r  processor/memory/read1_reg[1]_i_88/O
                         net (fo=1, routed)           1.187     7.254    processor/memory/read1_reg[1]_i_88_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.316     7.570 r  processor/memory/read1_reg[1]_i_38/O
                         net (fo=1, routed)           0.000     7.570    processor/memory/read1_reg[1]_i_38_n_0
    SLICE_X28Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     7.784 r  processor/memory/read1_reg[1]_i_15/O
                         net (fo=1, routed)           1.216     9.000    processor/registers/constant_reg[6]_i_2_2
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.297     9.297 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=16, routed)          1.673    10.970    processor/registers/mem_instruction[0]_2[0]
    SLICE_X27Y19         LUT5 (Prop_lut5_I2_O)        0.124    11.094 r  processor/registers/read1_reg[1]_i_3/O
                         net (fo=1, routed)           0.670    11.764    processor/registers/read1_reg[1]_i_3_n_0
    SLICE_X27Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.888 r  processor/registers/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.643    12.531    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X27Y19         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/address_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.885ns  (logic 1.841ns (18.625%)  route 8.044ns (81.375%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.612     2.115    processor/registers/proc_clk_BUFG
    SLICE_X35Y24         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     2.571 r  processor/registers/IP_reg_reg[0]_rep__0/Q
                         net (fo=104, routed)         3.463     6.034    processor/memory/internal_reg2_reg[1]_i_13_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.158 r  processor/memory/internal_reg1_reg[1]_i_40/O
                         net (fo=1, routed)           0.000     6.158    processor/memory/internal_reg1_reg[1]_i_40_n_0
    SLICE_X12Y36         MUXF7 (Prop_muxf7_I1_O)      0.214     6.372 r  processor/memory/internal_reg1_reg[1]_i_28/O
                         net (fo=1, routed)           0.000     6.372    processor/memory/internal_reg1_reg[1]_i_28_n_0
    SLICE_X12Y36         MUXF8 (Prop_muxf8_I1_O)      0.088     6.460 r  processor/memory/internal_reg1_reg[1]_i_22/O
                         net (fo=1, routed)           1.162     7.622    processor/memory/internal_reg1_reg[1]_i_22_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I1_O)        0.319     7.941 r  processor/memory/internal_reg1_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     7.941    processor/memory/internal_reg1_reg[1]_i_12_n_0
    SLICE_X16Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     8.158 r  processor/memory/internal_reg1_reg[1]_i_5/O
                         net (fo=1, routed)           1.031     9.189    processor/registers/internal_reg1_reg[1]_3
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.299     9.488 r  processor/registers/internal_reg1_reg[1]_i_1/O
                         net (fo=5, routed)           1.882    11.370    processor/registers/IP_reg_reg[2]_rep__0_2[0]
    SLICE_X25Y20         LUT3 (Prop_lut3_I0_O)        0.124    11.494 r  processor/registers/address_reg[6]_i_1/O
                         net (fo=1, routed)           0.506    11.999    processor/id/memory[23][0][6]_i_3[6]
    SLICE_X25Y19         LDCE                                         r  processor/id/address_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.883ns  (logic 1.997ns (20.206%)  route 7.886ns (79.794%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.612     2.115    processor/registers/proc_clk_BUFG
    SLICE_X35Y24         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     2.571 r  processor/registers/IP_reg_reg[0]_rep/Q
                         net (fo=104, routed)         3.029     5.600    processor/memory/address_reg[5]_i_51_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.724 r  processor/memory/read1_reg[1]_i_215/O
                         net (fo=1, routed)           0.000     5.724    processor/memory/read1_reg[1]_i_215_n_0
    SLICE_X29Y50         MUXF7 (Prop_muxf7_I0_O)      0.238     5.962 r  processor/memory/read1_reg[1]_i_157/O
                         net (fo=1, routed)           0.000     5.962    processor/memory/read1_reg[1]_i_157_n_0
    SLICE_X29Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     6.066 r  processor/memory/read1_reg[1]_i_88/O
                         net (fo=1, routed)           1.187     7.254    processor/memory/read1_reg[1]_i_88_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.316     7.570 r  processor/memory/read1_reg[1]_i_38/O
                         net (fo=1, routed)           0.000     7.570    processor/memory/read1_reg[1]_i_38_n_0
    SLICE_X28Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     7.784 r  processor/memory/read1_reg[1]_i_15/O
                         net (fo=1, routed)           1.216     9.000    processor/registers/constant_reg[6]_i_2_2
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.297     9.297 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=16, routed)          1.964    11.261    processor/registers/mem_instruction[0]_2[0]
    SLICE_X27Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.385 r  processor/registers/read1_reg[0]_i_2/O
                         net (fo=1, routed)           0.149    11.534    processor/registers/read1_reg[0]_i_2_n_0
    SLICE_X27Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.658 r  processor/registers/read1_reg[0]_i_1/O
                         net (fo=1, routed)           0.340    11.998    processor/id/Data1_reg[2][0]_i_1[0]
    SLICE_X27Y19         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/constant_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.776ns  (logic 1.841ns (18.831%)  route 7.935ns (81.169%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.612     2.115    processor/registers/proc_clk_BUFG
    SLICE_X35Y24         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     2.571 r  processor/registers/IP_reg_reg[0]_rep__0/Q
                         net (fo=104, routed)         3.463     6.034    processor/memory/internal_reg2_reg[1]_i_13_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.158 r  processor/memory/internal_reg1_reg[1]_i_40/O
                         net (fo=1, routed)           0.000     6.158    processor/memory/internal_reg1_reg[1]_i_40_n_0
    SLICE_X12Y36         MUXF7 (Prop_muxf7_I1_O)      0.214     6.372 r  processor/memory/internal_reg1_reg[1]_i_28/O
                         net (fo=1, routed)           0.000     6.372    processor/memory/internal_reg1_reg[1]_i_28_n_0
    SLICE_X12Y36         MUXF8 (Prop_muxf8_I1_O)      0.088     6.460 r  processor/memory/internal_reg1_reg[1]_i_22/O
                         net (fo=1, routed)           1.162     7.622    processor/memory/internal_reg1_reg[1]_i_22_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I1_O)        0.319     7.941 r  processor/memory/internal_reg1_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     7.941    processor/memory/internal_reg1_reg[1]_i_12_n_0
    SLICE_X16Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     8.158 r  processor/memory/internal_reg1_reg[1]_i_5/O
                         net (fo=1, routed)           1.031     9.189    processor/registers/internal_reg1_reg[1]_3
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.299     9.488 r  processor/registers/internal_reg1_reg[1]_i_1/O
                         net (fo=5, routed)           1.654    11.142    processor/registers/IP_reg_reg[2]_rep__0_2[0]
    SLICE_X25Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.266 r  processor/registers/constant_reg[6]_i_1/O
                         net (fo=1, routed)           0.625    11.891    processor/id/registers[0][2][6]_i_4_0[6]
    SLICE_X31Y20         LDCE                                         r  processor/id/constant_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/alu_B_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.642ns  (logic 1.873ns (19.425%)  route 7.769ns (80.575%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.612     2.115    processor/registers/proc_clk_BUFG
    SLICE_X35Y24         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     2.571 r  processor/registers/IP_reg_reg[0]_rep/Q
                         net (fo=104, routed)         3.029     5.600    processor/memory/address_reg[5]_i_51_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.724 r  processor/memory/read1_reg[1]_i_215/O
                         net (fo=1, routed)           0.000     5.724    processor/memory/read1_reg[1]_i_215_n_0
    SLICE_X29Y50         MUXF7 (Prop_muxf7_I0_O)      0.238     5.962 r  processor/memory/read1_reg[1]_i_157/O
                         net (fo=1, routed)           0.000     5.962    processor/memory/read1_reg[1]_i_157_n_0
    SLICE_X29Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     6.066 r  processor/memory/read1_reg[1]_i_88/O
                         net (fo=1, routed)           1.187     7.254    processor/memory/read1_reg[1]_i_88_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.316     7.570 r  processor/memory/read1_reg[1]_i_38/O
                         net (fo=1, routed)           0.000     7.570    processor/memory/read1_reg[1]_i_38_n_0
    SLICE_X28Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     7.784 r  processor/memory/read1_reg[1]_i_15/O
                         net (fo=1, routed)           1.216     9.000    processor/registers/constant_reg[6]_i_2_2
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.297     9.297 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=16, routed)          1.844    11.141    processor/registers/mem_instruction[0]_2[0]
    SLICE_X29Y19         LUT5 (Prop_lut5_I2_O)        0.124    11.265 r  processor/registers/alu_B_reg[1]_i_1/O
                         net (fo=1, routed)           0.492    11.757    processor/id/memory[0][1][2]_i_16[1]
    SLICE_X30Y20         LDCE                                         r  processor/id/alu_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/internal_reg1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.415ns  (logic 1.841ns (19.553%)  route 7.574ns (80.447%))
  Logic Levels:           7  (LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.612     2.115    processor/registers/proc_clk_BUFG
    SLICE_X35Y24         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     2.571 r  processor/registers/IP_reg_reg[0]_rep__0/Q
                         net (fo=104, routed)         3.463     6.034    processor/memory/internal_reg2_reg[1]_i_13_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.158 f  processor/memory/internal_reg1_reg[1]_i_40/O
                         net (fo=1, routed)           0.000     6.158    processor/memory/internal_reg1_reg[1]_i_40_n_0
    SLICE_X12Y36         MUXF7 (Prop_muxf7_I1_O)      0.214     6.372 f  processor/memory/internal_reg1_reg[1]_i_28/O
                         net (fo=1, routed)           0.000     6.372    processor/memory/internal_reg1_reg[1]_i_28_n_0
    SLICE_X12Y36         MUXF8 (Prop_muxf8_I1_O)      0.088     6.460 f  processor/memory/internal_reg1_reg[1]_i_22/O
                         net (fo=1, routed)           1.162     7.622    processor/memory/internal_reg1_reg[1]_i_22_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I1_O)        0.319     7.941 f  processor/memory/internal_reg1_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     7.941    processor/memory/internal_reg1_reg[1]_i_12_n_0
    SLICE_X16Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     8.158 f  processor/memory/internal_reg1_reg[1]_i_5/O
                         net (fo=1, routed)           1.031     9.189    processor/registers/internal_reg1_reg[1]_3
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.299     9.488 f  processor/registers/internal_reg1_reg[1]_i_1/O
                         net (fo=5, routed)           1.918    11.406    processor/registers/IP_reg_reg[2]_rep__0_2[0]
    SLICE_X27Y20         LUT2 (Prop_lut2_I1_O)        0.124    11.530 r  processor/registers/internal_reg1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.530    processor/id/read1_reg[0]_i_2_0[0]
    SLICE_X27Y20         LDCE                                         r  processor/id/internal_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/address_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.368ns  (logic 1.911ns (20.400%)  route 7.457ns (79.600%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.629     2.132    processor/registers/proc_clk_BUFG
    SLICE_X40Y35         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.518     2.650 r  processor/registers/IP_reg_reg[2]/Q
                         net (fo=91, routed)          3.103     5.753    processor/memory/Q[2]
    SLICE_X14Y31         MUXF7 (Prop_muxf7_S_O)       0.314     6.067 r  processor/memory/address_reg[1]_i_50/O
                         net (fo=1, routed)           0.000     6.067    processor/memory/address_reg[1]_i_50_n_0
    SLICE_X14Y31         MUXF8 (Prop_muxf8_I0_O)      0.098     6.165 r  processor/memory/address_reg[1]_i_32/O
                         net (fo=1, routed)           1.781     7.946    processor/memory/address_reg[1]_i_32_n_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I3_O)        0.319     8.265 r  processor/memory/address_reg[1]_i_15/O
                         net (fo=1, routed)           0.000     8.265    processor/memory/address_reg[1]_i_15_n_0
    SLICE_X24Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     8.482 r  processor/memory/address_reg[1]_i_6/O
                         net (fo=1, routed)           0.790     9.272    processor/registers/address_reg[1]_i_1_2
    SLICE_X28Y27         LUT6 (Prop_lut6_I5_O)        0.299     9.571 r  processor/registers/address_reg[1]_i_2/O
                         net (fo=4, routed)           1.400    10.971    processor/registers/mem_instruction[1]_1[1]
    SLICE_X26Y20         LUT3 (Prop_lut3_I0_O)        0.146    11.117 r  processor/registers/address_reg[1]_i_1/O
                         net (fo=1, routed)           0.382    11.499    processor/id/memory[23][0][6]_i_3[1]
    SLICE_X26Y20         LDCE                                         r  processor/id/address_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/constant_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.337ns  (logic 1.889ns (20.231%)  route 7.448ns (79.769%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.629     2.132    processor/registers/proc_clk_BUFG
    SLICE_X40Y35         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.518     2.650 r  processor/registers/IP_reg_reg[2]/Q
                         net (fo=91, routed)          3.103     5.753    processor/memory/Q[2]
    SLICE_X14Y31         MUXF7 (Prop_muxf7_S_O)       0.314     6.067 r  processor/memory/address_reg[1]_i_50/O
                         net (fo=1, routed)           0.000     6.067    processor/memory/address_reg[1]_i_50_n_0
    SLICE_X14Y31         MUXF8 (Prop_muxf8_I0_O)      0.098     6.165 r  processor/memory/address_reg[1]_i_32/O
                         net (fo=1, routed)           1.781     7.946    processor/memory/address_reg[1]_i_32_n_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I3_O)        0.319     8.265 r  processor/memory/address_reg[1]_i_15/O
                         net (fo=1, routed)           0.000     8.265    processor/memory/address_reg[1]_i_15_n_0
    SLICE_X24Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     8.482 r  processor/memory/address_reg[1]_i_6/O
                         net (fo=1, routed)           0.790     9.272    processor/registers/address_reg[1]_i_1_2
    SLICE_X28Y27         LUT6 (Prop_lut6_I5_O)        0.299     9.571 r  processor/registers/address_reg[1]_i_2/O
                         net (fo=4, routed)           1.101    10.672    processor/registers/mem_instruction[1]_1[1]
    SLICE_X26Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.796 r  processor/registers/constant_reg[1]_i_1/O
                         net (fo=1, routed)           0.673    11.469    processor/id/registers[0][2][6]_i_4_0[1]
    SLICE_X31Y20         LDCE                                         r  processor/id/constant_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/address_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.380ns  (logic 1.909ns (20.353%)  route 7.471ns (79.647%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.518     2.585 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=441, routed)         3.112     5.697    processor/memory/Q[1]
    SLICE_X15Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.821 r  processor/memory/address_reg[2]_i_89/O
                         net (fo=1, routed)           0.000     5.821    processor/memory/address_reg[2]_i_89_n_0
    SLICE_X15Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     6.038 r  processor/memory/address_reg[2]_i_59/O
                         net (fo=1, routed)           0.000     6.038    processor/memory/address_reg[2]_i_59_n_0
    SLICE_X15Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     6.132 r  processor/memory/address_reg[2]_i_44/O
                         net (fo=1, routed)           1.365     7.496    processor/memory/address_reg[2]_i_44_n_0
    SLICE_X19Y30         LUT6 (Prop_lut6_I3_O)        0.316     7.812 r  processor/memory/address_reg[2]_i_21/O
                         net (fo=1, routed)           0.000     7.812    processor/memory/address_reg[2]_i_21_n_0
    SLICE_X19Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 r  processor/memory/address_reg[2]_i_9/O
                         net (fo=1, routed)           1.222     9.251    processor/registers/internal_reg2_reg[1]_i_9_2
    SLICE_X25Y24         LUT6 (Prop_lut6_I5_O)        0.299     9.550 r  processor/registers/address_reg[2]_i_3/O
                         net (fo=3, routed)           1.106    10.656    processor/registers/mem_instruction[2]_0[2]
    SLICE_X25Y20         LUT3 (Prop_lut3_I2_O)        0.124    10.780 r  processor/registers/address_reg[2]_i_1/O
                         net (fo=1, routed)           0.666    11.446    processor/id/memory[23][0][6]_i_3[2]
    SLICE_X26Y20         LDCE                                         r  processor/id/address_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl/write_data_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_write_data_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.802ns  (logic 0.467ns (58.199%)  route 0.335ns (41.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    -1.389    pl/CLK
    SLICE_X33Y14         FDRE                                         r  pl/write_data_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.367    -1.022 r  pl/write_data_reg[0][0]/Q
                         net (fo=1, routed)           0.335    -0.687    syscall_handler/proc_override_mem_write_data_reg[0][6][0]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.100    -0.587 r  syscall_handler/proc_override_mem_write_data_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.587    syscall_handler_n_57
    SLICE_X33Y16         LDCE                                         r  proc_override_mem_write_data_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_write_data_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.992ns  (logic 0.467ns (47.068%)  route 0.525ns (52.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    -1.390    pl/CLK
    SLICE_X33Y15         FDRE                                         r  pl/write_data_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.367    -1.023 r  pl/write_data_reg[0][5]/Q
                         net (fo=1, routed)           0.525    -0.498    syscall_handler/proc_override_mem_write_data_reg[0][6][5]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.100    -0.398 r  syscall_handler/proc_override_mem_write_data_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.398    syscall_handler_n_52
    SLICE_X33Y16         LDCE                                         r  proc_override_mem_write_data_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_output_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.024ns  (logic 0.467ns (45.621%)  route 0.557ns (54.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.502    -1.331    ex_handler/CLK
    SLICE_X37Y21         FDRE                                         r  ex_handler/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.367    -0.964 r  ex_handler/tx_data_reg[4]/Q
                         net (fo=4, routed)           0.272    -0.692    io_cont/tx_data_reg[7]_0[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.100    -0.592 r  io_cont/uart_output_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.285    -0.308    io_cont_n_97
    SLICE_X39Y21         LDCE                                         r  uart_output_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_output_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.041ns  (logic 0.467ns (44.874%)  route 0.574ns (55.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.503    -1.330    pl/CLK
    SLICE_X37Y19         FDRE                                         r  pl/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.367    -0.963 r  pl/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.138    -0.825    io_cont/tx_data_reg[7]_2[2]
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.100    -0.725 r  io_cont/uart_output_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.436    -0.290    io_cont_n_100
    SLICE_X36Y19         LDCE                                         r  uart_output_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_output_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.117ns  (logic 0.578ns (51.749%)  route 0.539ns (48.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.503    -1.330    pl/CLK
    SLICE_X37Y19         FDRE                                         r  pl/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.337    -0.993 r  pl/tx_data_reg[4]/Q
                         net (fo=1, routed)           0.253    -0.740    io_cont/tx_data_reg[7]_2[4]
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.241    -0.499 r  io_cont/uart_output_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.286    -0.213    io_cont_n_98
    SLICE_X39Y21         LDCE                                         r  uart_output_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_output_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.161ns  (logic 0.518ns (44.608%)  route 0.643ns (55.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.502    -1.331    ex_handler/CLK
    SLICE_X36Y21         FDRE                                         r  ex_handler/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.418    -0.913 r  ex_handler/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.250    -0.663    io_cont/tx_data_reg[7]_0[1]
    SLICE_X36Y20         LUT5 (Prop_lut5_I0_O)        0.100    -0.563 r  io_cont/uart_output_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.393    -0.170    io_cont_n_101
    SLICE_X39Y21         LDCE                                         r  uart_output_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_write_data_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.170ns  (logic 0.467ns (39.928%)  route 0.703ns (60.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.508    -1.325    pl/CLK
    SLICE_X34Y15         FDRE                                         r  pl/write_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.367    -0.958 r  pl/write_data_reg[0][1]/Q
                         net (fo=1, routed)           0.420    -0.539    syscall_handler/proc_override_mem_write_data_reg[0][6][1]
    SLICE_X34Y15         LUT3 (Prop_lut3_I2_O)        0.100    -0.439 r  syscall_handler/proc_override_mem_write_data_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.283    -0.156    syscall_handler_n_56
    SLICE_X34Y16         LDCE                                         r  proc_override_mem_write_data_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_address_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.299ns  (logic 0.518ns (39.862%)  route 0.781ns (60.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.439    -1.394    syscall_handler/clk_50Mhz
    SLICE_X32Y18         FDRE                                         r  syscall_handler/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.418    -0.976 r  syscall_handler/address_reg[4]/Q
                         net (fo=3, routed)           0.367    -0.610    syscall_handler/address_reg[6]_1[4]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.100    -0.510 r  syscall_handler/proc_override_mem_address_reg[4]_i_1/O
                         net (fo=1, routed)           0.415    -0.095    syscall_handler_n_39
    SLICE_X26Y17         LDCE                                         r  proc_override_mem_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_output_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.245ns  (logic 0.467ns (37.506%)  route 0.778ns (62.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.502    -1.331    ex_handler/CLK
    SLICE_X37Y21         FDRE                                         r  ex_handler/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.367    -0.964 r  ex_handler/tx_data_reg[4]/Q
                         net (fo=4, routed)           0.361    -0.603    io_cont/tx_data_reg[7]_0[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.100    -0.503 r  io_cont/uart_output_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.417    -0.086    io_cont_n_95
    SLICE_X39Y21         LDCE                                         r  uart_output_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_address_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.318ns  (logic 0.467ns (35.419%)  route 0.851ns (64.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.438    -1.395    syscall_handler/clk_50Mhz
    SLICE_X33Y19         FDRE                                         r  syscall_handler/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.367    -1.028 r  syscall_handler/address_reg[2]/Q
                         net (fo=2, routed)           0.441    -0.587    syscall_handler/address_reg[6]_1[2]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.100    -0.487 r  syscall_handler/proc_override_mem_address_reg[2]_i_1/O
                         net (fo=1, routed)           0.410    -0.077    syscall_handler_n_41
    SLICE_X32Y21         LDCE                                         r  proc_override_mem_address_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50Mhz_clk_wiz_0_1
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.586ns  (logic 5.759ns (34.724%)  route 10.827ns (65.276%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.612     2.115    processor/registers/proc_clk_BUFG
    SLICE_X35Y24         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     2.571 r  processor/registers/IP_reg_reg[0]_rep/Q
                         net (fo=104, routed)         3.029     5.600    processor/memory/address_reg[5]_i_51_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.724 r  processor/memory/read1_reg[1]_i_215/O
                         net (fo=1, routed)           0.000     5.724    processor/memory/read1_reg[1]_i_215_n_0
    SLICE_X29Y50         MUXF7 (Prop_muxf7_I0_O)      0.238     5.962 r  processor/memory/read1_reg[1]_i_157/O
                         net (fo=1, routed)           0.000     5.962    processor/memory/read1_reg[1]_i_157_n_0
    SLICE_X29Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     6.066 r  processor/memory/read1_reg[1]_i_88/O
                         net (fo=1, routed)           1.187     7.254    processor/memory/read1_reg[1]_i_88_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.316     7.570 r  processor/memory/read1_reg[1]_i_38/O
                         net (fo=1, routed)           0.000     7.570    processor/memory/read1_reg[1]_i_38_n_0
    SLICE_X28Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     7.784 r  processor/memory/read1_reg[1]_i_15/O
                         net (fo=1, routed)           1.216     9.000    processor/registers/constant_reg[6]_i_2_2
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.297     9.297 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=16, routed)          1.877    11.174    processor/registers/mem_instruction[0]_2[0]
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.298 r  processor/registers/ja_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           1.621    12.919    processor/registers/ja_OBUF[7]_inst_i_3_n_0
    SLICE_X36Y23         LUT3 (Prop_lut3_I1_O)        0.150    13.069 r  processor/registers/ja_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.896    14.965    ja_OBUF[7]
    F4                   OBUF (Prop_obuf_I_O)         3.736    18.701 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.701    ja[7]
    F4                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.416ns  (logic 1.997ns (19.172%)  route 8.419ns (80.828%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.612     2.115    processor/registers/proc_clk_BUFG
    SLICE_X35Y24         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     2.571 r  processor/registers/IP_reg_reg[0]_rep/Q
                         net (fo=104, routed)         3.029     5.600    processor/memory/address_reg[5]_i_51_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.724 r  processor/memory/read1_reg[1]_i_215/O
                         net (fo=1, routed)           0.000     5.724    processor/memory/read1_reg[1]_i_215_n_0
    SLICE_X29Y50         MUXF7 (Prop_muxf7_I0_O)      0.238     5.962 r  processor/memory/read1_reg[1]_i_157/O
                         net (fo=1, routed)           0.000     5.962    processor/memory/read1_reg[1]_i_157_n_0
    SLICE_X29Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     6.066 r  processor/memory/read1_reg[1]_i_88/O
                         net (fo=1, routed)           1.187     7.254    processor/memory/read1_reg[1]_i_88_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.316     7.570 r  processor/memory/read1_reg[1]_i_38/O
                         net (fo=1, routed)           0.000     7.570    processor/memory/read1_reg[1]_i_38_n_0
    SLICE_X28Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     7.784 r  processor/memory/read1_reg[1]_i_15/O
                         net (fo=1, routed)           1.216     9.000    processor/registers/constant_reg[6]_i_2_2
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.297     9.297 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=16, routed)          1.673    10.970    processor/registers/mem_instruction[0]_2[0]
    SLICE_X27Y19         LUT5 (Prop_lut5_I2_O)        0.124    11.094 r  processor/registers/read1_reg[1]_i_3/O
                         net (fo=1, routed)           0.670    11.764    processor/registers/read1_reg[1]_i_3_n_0
    SLICE_X27Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.888 r  processor/registers/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.643    12.531    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X27Y19         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/address_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.885ns  (logic 1.841ns (18.625%)  route 8.044ns (81.375%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.612     2.115    processor/registers/proc_clk_BUFG
    SLICE_X35Y24         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     2.571 r  processor/registers/IP_reg_reg[0]_rep__0/Q
                         net (fo=104, routed)         3.463     6.034    processor/memory/internal_reg2_reg[1]_i_13_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.158 r  processor/memory/internal_reg1_reg[1]_i_40/O
                         net (fo=1, routed)           0.000     6.158    processor/memory/internal_reg1_reg[1]_i_40_n_0
    SLICE_X12Y36         MUXF7 (Prop_muxf7_I1_O)      0.214     6.372 r  processor/memory/internal_reg1_reg[1]_i_28/O
                         net (fo=1, routed)           0.000     6.372    processor/memory/internal_reg1_reg[1]_i_28_n_0
    SLICE_X12Y36         MUXF8 (Prop_muxf8_I1_O)      0.088     6.460 r  processor/memory/internal_reg1_reg[1]_i_22/O
                         net (fo=1, routed)           1.162     7.622    processor/memory/internal_reg1_reg[1]_i_22_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I1_O)        0.319     7.941 r  processor/memory/internal_reg1_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     7.941    processor/memory/internal_reg1_reg[1]_i_12_n_0
    SLICE_X16Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     8.158 r  processor/memory/internal_reg1_reg[1]_i_5/O
                         net (fo=1, routed)           1.031     9.189    processor/registers/internal_reg1_reg[1]_3
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.299     9.488 r  processor/registers/internal_reg1_reg[1]_i_1/O
                         net (fo=5, routed)           1.882    11.370    processor/registers/IP_reg_reg[2]_rep__0_2[0]
    SLICE_X25Y20         LUT3 (Prop_lut3_I0_O)        0.124    11.494 r  processor/registers/address_reg[6]_i_1/O
                         net (fo=1, routed)           0.506    11.999    processor/id/memory[23][0][6]_i_3[6]
    SLICE_X25Y19         LDCE                                         r  processor/id/address_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.883ns  (logic 1.997ns (20.206%)  route 7.886ns (79.794%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.612     2.115    processor/registers/proc_clk_BUFG
    SLICE_X35Y24         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     2.571 r  processor/registers/IP_reg_reg[0]_rep/Q
                         net (fo=104, routed)         3.029     5.600    processor/memory/address_reg[5]_i_51_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.724 r  processor/memory/read1_reg[1]_i_215/O
                         net (fo=1, routed)           0.000     5.724    processor/memory/read1_reg[1]_i_215_n_0
    SLICE_X29Y50         MUXF7 (Prop_muxf7_I0_O)      0.238     5.962 r  processor/memory/read1_reg[1]_i_157/O
                         net (fo=1, routed)           0.000     5.962    processor/memory/read1_reg[1]_i_157_n_0
    SLICE_X29Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     6.066 r  processor/memory/read1_reg[1]_i_88/O
                         net (fo=1, routed)           1.187     7.254    processor/memory/read1_reg[1]_i_88_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.316     7.570 r  processor/memory/read1_reg[1]_i_38/O
                         net (fo=1, routed)           0.000     7.570    processor/memory/read1_reg[1]_i_38_n_0
    SLICE_X28Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     7.784 r  processor/memory/read1_reg[1]_i_15/O
                         net (fo=1, routed)           1.216     9.000    processor/registers/constant_reg[6]_i_2_2
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.297     9.297 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=16, routed)          1.964    11.261    processor/registers/mem_instruction[0]_2[0]
    SLICE_X27Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.385 r  processor/registers/read1_reg[0]_i_2/O
                         net (fo=1, routed)           0.149    11.534    processor/registers/read1_reg[0]_i_2_n_0
    SLICE_X27Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.658 r  processor/registers/read1_reg[0]_i_1/O
                         net (fo=1, routed)           0.340    11.998    processor/id/Data1_reg[2][0]_i_1[0]
    SLICE_X27Y19         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/constant_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.776ns  (logic 1.841ns (18.831%)  route 7.935ns (81.169%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.612     2.115    processor/registers/proc_clk_BUFG
    SLICE_X35Y24         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     2.571 r  processor/registers/IP_reg_reg[0]_rep__0/Q
                         net (fo=104, routed)         3.463     6.034    processor/memory/internal_reg2_reg[1]_i_13_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.158 r  processor/memory/internal_reg1_reg[1]_i_40/O
                         net (fo=1, routed)           0.000     6.158    processor/memory/internal_reg1_reg[1]_i_40_n_0
    SLICE_X12Y36         MUXF7 (Prop_muxf7_I1_O)      0.214     6.372 r  processor/memory/internal_reg1_reg[1]_i_28/O
                         net (fo=1, routed)           0.000     6.372    processor/memory/internal_reg1_reg[1]_i_28_n_0
    SLICE_X12Y36         MUXF8 (Prop_muxf8_I1_O)      0.088     6.460 r  processor/memory/internal_reg1_reg[1]_i_22/O
                         net (fo=1, routed)           1.162     7.622    processor/memory/internal_reg1_reg[1]_i_22_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I1_O)        0.319     7.941 r  processor/memory/internal_reg1_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     7.941    processor/memory/internal_reg1_reg[1]_i_12_n_0
    SLICE_X16Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     8.158 r  processor/memory/internal_reg1_reg[1]_i_5/O
                         net (fo=1, routed)           1.031     9.189    processor/registers/internal_reg1_reg[1]_3
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.299     9.488 r  processor/registers/internal_reg1_reg[1]_i_1/O
                         net (fo=5, routed)           1.654    11.142    processor/registers/IP_reg_reg[2]_rep__0_2[0]
    SLICE_X25Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.266 r  processor/registers/constant_reg[6]_i_1/O
                         net (fo=1, routed)           0.625    11.891    processor/id/registers[0][2][6]_i_4_0[6]
    SLICE_X31Y20         LDCE                                         r  processor/id/constant_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/alu_B_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.642ns  (logic 1.873ns (19.425%)  route 7.769ns (80.575%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.612     2.115    processor/registers/proc_clk_BUFG
    SLICE_X35Y24         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     2.571 r  processor/registers/IP_reg_reg[0]_rep/Q
                         net (fo=104, routed)         3.029     5.600    processor/memory/address_reg[5]_i_51_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.724 r  processor/memory/read1_reg[1]_i_215/O
                         net (fo=1, routed)           0.000     5.724    processor/memory/read1_reg[1]_i_215_n_0
    SLICE_X29Y50         MUXF7 (Prop_muxf7_I0_O)      0.238     5.962 r  processor/memory/read1_reg[1]_i_157/O
                         net (fo=1, routed)           0.000     5.962    processor/memory/read1_reg[1]_i_157_n_0
    SLICE_X29Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     6.066 r  processor/memory/read1_reg[1]_i_88/O
                         net (fo=1, routed)           1.187     7.254    processor/memory/read1_reg[1]_i_88_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.316     7.570 r  processor/memory/read1_reg[1]_i_38/O
                         net (fo=1, routed)           0.000     7.570    processor/memory/read1_reg[1]_i_38_n_0
    SLICE_X28Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     7.784 r  processor/memory/read1_reg[1]_i_15/O
                         net (fo=1, routed)           1.216     9.000    processor/registers/constant_reg[6]_i_2_2
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.297     9.297 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=16, routed)          1.844    11.141    processor/registers/mem_instruction[0]_2[0]
    SLICE_X29Y19         LUT5 (Prop_lut5_I2_O)        0.124    11.265 r  processor/registers/alu_B_reg[1]_i_1/O
                         net (fo=1, routed)           0.492    11.757    processor/id/memory[0][1][2]_i_16[1]
    SLICE_X30Y20         LDCE                                         r  processor/id/alu_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/internal_reg1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.415ns  (logic 1.841ns (19.553%)  route 7.574ns (80.447%))
  Logic Levels:           7  (LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.612     2.115    processor/registers/proc_clk_BUFG
    SLICE_X35Y24         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     2.571 r  processor/registers/IP_reg_reg[0]_rep__0/Q
                         net (fo=104, routed)         3.463     6.034    processor/memory/internal_reg2_reg[1]_i_13_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.158 f  processor/memory/internal_reg1_reg[1]_i_40/O
                         net (fo=1, routed)           0.000     6.158    processor/memory/internal_reg1_reg[1]_i_40_n_0
    SLICE_X12Y36         MUXF7 (Prop_muxf7_I1_O)      0.214     6.372 f  processor/memory/internal_reg1_reg[1]_i_28/O
                         net (fo=1, routed)           0.000     6.372    processor/memory/internal_reg1_reg[1]_i_28_n_0
    SLICE_X12Y36         MUXF8 (Prop_muxf8_I1_O)      0.088     6.460 f  processor/memory/internal_reg1_reg[1]_i_22/O
                         net (fo=1, routed)           1.162     7.622    processor/memory/internal_reg1_reg[1]_i_22_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I1_O)        0.319     7.941 f  processor/memory/internal_reg1_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     7.941    processor/memory/internal_reg1_reg[1]_i_12_n_0
    SLICE_X16Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     8.158 f  processor/memory/internal_reg1_reg[1]_i_5/O
                         net (fo=1, routed)           1.031     9.189    processor/registers/internal_reg1_reg[1]_3
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.299     9.488 f  processor/registers/internal_reg1_reg[1]_i_1/O
                         net (fo=5, routed)           1.918    11.406    processor/registers/IP_reg_reg[2]_rep__0_2[0]
    SLICE_X27Y20         LUT2 (Prop_lut2_I1_O)        0.124    11.530 r  processor/registers/internal_reg1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.530    processor/id/read1_reg[0]_i_2_0[0]
    SLICE_X27Y20         LDCE                                         r  processor/id/internal_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/address_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.368ns  (logic 1.911ns (20.400%)  route 7.457ns (79.600%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.629     2.132    processor/registers/proc_clk_BUFG
    SLICE_X40Y35         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.518     2.650 r  processor/registers/IP_reg_reg[2]/Q
                         net (fo=91, routed)          3.103     5.753    processor/memory/Q[2]
    SLICE_X14Y31         MUXF7 (Prop_muxf7_S_O)       0.314     6.067 r  processor/memory/address_reg[1]_i_50/O
                         net (fo=1, routed)           0.000     6.067    processor/memory/address_reg[1]_i_50_n_0
    SLICE_X14Y31         MUXF8 (Prop_muxf8_I0_O)      0.098     6.165 r  processor/memory/address_reg[1]_i_32/O
                         net (fo=1, routed)           1.781     7.946    processor/memory/address_reg[1]_i_32_n_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I3_O)        0.319     8.265 r  processor/memory/address_reg[1]_i_15/O
                         net (fo=1, routed)           0.000     8.265    processor/memory/address_reg[1]_i_15_n_0
    SLICE_X24Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     8.482 r  processor/memory/address_reg[1]_i_6/O
                         net (fo=1, routed)           0.790     9.272    processor/registers/address_reg[1]_i_1_2
    SLICE_X28Y27         LUT6 (Prop_lut6_I5_O)        0.299     9.571 r  processor/registers/address_reg[1]_i_2/O
                         net (fo=4, routed)           1.400    10.971    processor/registers/mem_instruction[1]_1[1]
    SLICE_X26Y20         LUT3 (Prop_lut3_I0_O)        0.146    11.117 r  processor/registers/address_reg[1]_i_1/O
                         net (fo=1, routed)           0.382    11.499    processor/id/memory[23][0][6]_i_3[1]
    SLICE_X26Y20         LDCE                                         r  processor/id/address_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/constant_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.337ns  (logic 1.889ns (20.231%)  route 7.448ns (79.769%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.629     2.132    processor/registers/proc_clk_BUFG
    SLICE_X40Y35         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.518     2.650 r  processor/registers/IP_reg_reg[2]/Q
                         net (fo=91, routed)          3.103     5.753    processor/memory/Q[2]
    SLICE_X14Y31         MUXF7 (Prop_muxf7_S_O)       0.314     6.067 r  processor/memory/address_reg[1]_i_50/O
                         net (fo=1, routed)           0.000     6.067    processor/memory/address_reg[1]_i_50_n_0
    SLICE_X14Y31         MUXF8 (Prop_muxf8_I0_O)      0.098     6.165 r  processor/memory/address_reg[1]_i_32/O
                         net (fo=1, routed)           1.781     7.946    processor/memory/address_reg[1]_i_32_n_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I3_O)        0.319     8.265 r  processor/memory/address_reg[1]_i_15/O
                         net (fo=1, routed)           0.000     8.265    processor/memory/address_reg[1]_i_15_n_0
    SLICE_X24Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     8.482 r  processor/memory/address_reg[1]_i_6/O
                         net (fo=1, routed)           0.790     9.272    processor/registers/address_reg[1]_i_1_2
    SLICE_X28Y27         LUT6 (Prop_lut6_I5_O)        0.299     9.571 r  processor/registers/address_reg[1]_i_2/O
                         net (fo=4, routed)           1.101    10.672    processor/registers/mem_instruction[1]_1[1]
    SLICE_X26Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.796 r  processor/registers/constant_reg[1]_i_1/O
                         net (fo=1, routed)           0.673    11.469    processor/id/registers[0][2][6]_i_4_0[1]
    SLICE_X31Y20         LDCE                                         r  processor/id/constant_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/address_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.380ns  (logic 1.909ns (20.353%)  route 7.471ns (79.647%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.057    -0.284    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.160 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     0.406    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.502 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.564     2.067    processor/registers/proc_clk_BUFG
    SLICE_X26Y38         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.518     2.585 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=441, routed)         3.112     5.697    processor/memory/Q[1]
    SLICE_X15Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.821 r  processor/memory/address_reg[2]_i_89/O
                         net (fo=1, routed)           0.000     5.821    processor/memory/address_reg[2]_i_89_n_0
    SLICE_X15Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     6.038 r  processor/memory/address_reg[2]_i_59/O
                         net (fo=1, routed)           0.000     6.038    processor/memory/address_reg[2]_i_59_n_0
    SLICE_X15Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     6.132 r  processor/memory/address_reg[2]_i_44/O
                         net (fo=1, routed)           1.365     7.496    processor/memory/address_reg[2]_i_44_n_0
    SLICE_X19Y30         LUT6 (Prop_lut6_I3_O)        0.316     7.812 r  processor/memory/address_reg[2]_i_21/O
                         net (fo=1, routed)           0.000     7.812    processor/memory/address_reg[2]_i_21_n_0
    SLICE_X19Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 r  processor/memory/address_reg[2]_i_9/O
                         net (fo=1, routed)           1.222     9.251    processor/registers/internal_reg2_reg[1]_i_9_2
    SLICE_X25Y24         LUT6 (Prop_lut6_I5_O)        0.299     9.550 r  processor/registers/address_reg[2]_i_3/O
                         net (fo=3, routed)           1.106    10.656    processor/registers/mem_instruction[2]_0[2]
    SLICE_X25Y20         LUT3 (Prop_lut3_I2_O)        0.124    10.780 r  processor/registers/address_reg[2]_i_1/O
                         net (fo=1, routed)           0.666    11.446    processor/id/memory[23][0][6]_i_3[2]
    SLICE_X26Y20         LDCE                                         r  processor/id/address_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl/write_data_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_write_data_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.802ns  (logic 0.467ns (58.199%)  route 0.335ns (41.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    -1.389    pl/CLK
    SLICE_X33Y14         FDRE                                         r  pl/write_data_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.367    -1.022 r  pl/write_data_reg[0][0]/Q
                         net (fo=1, routed)           0.335    -0.687    syscall_handler/proc_override_mem_write_data_reg[0][6][0]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.100    -0.587 r  syscall_handler/proc_override_mem_write_data_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.587    syscall_handler_n_57
    SLICE_X33Y16         LDCE                                         r  proc_override_mem_write_data_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_write_data_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.992ns  (logic 0.467ns (47.068%)  route 0.525ns (52.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    -1.390    pl/CLK
    SLICE_X33Y15         FDRE                                         r  pl/write_data_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.367    -1.023 r  pl/write_data_reg[0][5]/Q
                         net (fo=1, routed)           0.525    -0.498    syscall_handler/proc_override_mem_write_data_reg[0][6][5]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.100    -0.398 r  syscall_handler/proc_override_mem_write_data_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.398    syscall_handler_n_52
    SLICE_X33Y16         LDCE                                         r  proc_override_mem_write_data_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_output_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.024ns  (logic 0.467ns (45.621%)  route 0.557ns (54.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.502    -1.331    ex_handler/CLK
    SLICE_X37Y21         FDRE                                         r  ex_handler/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.367    -0.964 r  ex_handler/tx_data_reg[4]/Q
                         net (fo=4, routed)           0.272    -0.692    io_cont/tx_data_reg[7]_0[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.100    -0.592 r  io_cont/uart_output_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.285    -0.308    io_cont_n_97
    SLICE_X39Y21         LDCE                                         r  uart_output_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_output_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.041ns  (logic 0.467ns (44.874%)  route 0.574ns (55.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.503    -1.330    pl/CLK
    SLICE_X37Y19         FDRE                                         r  pl/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.367    -0.963 r  pl/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.138    -0.825    io_cont/tx_data_reg[7]_2[2]
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.100    -0.725 r  io_cont/uart_output_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.436    -0.290    io_cont_n_100
    SLICE_X36Y19         LDCE                                         r  uart_output_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_output_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.117ns  (logic 0.578ns (51.749%)  route 0.539ns (48.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.503    -1.330    pl/CLK
    SLICE_X37Y19         FDRE                                         r  pl/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.337    -0.993 r  pl/tx_data_reg[4]/Q
                         net (fo=1, routed)           0.253    -0.740    io_cont/tx_data_reg[7]_2[4]
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.241    -0.499 r  io_cont/uart_output_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.286    -0.213    io_cont_n_98
    SLICE_X39Y21         LDCE                                         r  uart_output_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_output_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.161ns  (logic 0.518ns (44.608%)  route 0.643ns (55.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.502    -1.331    ex_handler/CLK
    SLICE_X36Y21         FDRE                                         r  ex_handler/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.418    -0.913 r  ex_handler/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.250    -0.663    io_cont/tx_data_reg[7]_0[1]
    SLICE_X36Y20         LUT5 (Prop_lut5_I0_O)        0.100    -0.563 r  io_cont/uart_output_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.393    -0.170    io_cont_n_101
    SLICE_X39Y21         LDCE                                         r  uart_output_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_write_data_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.170ns  (logic 0.467ns (39.928%)  route 0.703ns (60.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.508    -1.325    pl/CLK
    SLICE_X34Y15         FDRE                                         r  pl/write_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.367    -0.958 r  pl/write_data_reg[0][1]/Q
                         net (fo=1, routed)           0.420    -0.539    syscall_handler/proc_override_mem_write_data_reg[0][6][1]
    SLICE_X34Y15         LUT3 (Prop_lut3_I2_O)        0.100    -0.439 r  syscall_handler/proc_override_mem_write_data_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.283    -0.156    syscall_handler_n_56
    SLICE_X34Y16         LDCE                                         r  proc_override_mem_write_data_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_address_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.299ns  (logic 0.518ns (39.862%)  route 0.781ns (60.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.439    -1.394    syscall_handler/clk_50Mhz
    SLICE_X32Y18         FDRE                                         r  syscall_handler/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.418    -0.976 r  syscall_handler/address_reg[4]/Q
                         net (fo=3, routed)           0.367    -0.610    syscall_handler/address_reg[6]_1[4]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.100    -0.510 r  syscall_handler/proc_override_mem_address_reg[4]_i_1/O
                         net (fo=1, routed)           0.415    -0.095    syscall_handler_n_39
    SLICE_X26Y17         LDCE                                         r  proc_override_mem_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_output_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.245ns  (logic 0.467ns (37.506%)  route 0.778ns (62.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.502    -1.331    ex_handler/CLK
    SLICE_X37Y21         FDRE                                         r  ex_handler/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.367    -0.964 r  ex_handler/tx_data_reg[4]/Q
                         net (fo=4, routed)           0.361    -0.603    io_cont/tx_data_reg[7]_0[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.100    -0.503 r  io_cont/uart_output_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.417    -0.086    io_cont_n_95
    SLICE_X39Y21         LDCE                                         r  uart_output_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_address_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.318ns  (logic 0.467ns (35.419%)  route 0.851ns (64.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.438    -1.395    syscall_handler/clk_50Mhz
    SLICE_X33Y19         FDRE                                         r  syscall_handler/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.367    -1.028 r  syscall_handler/address_reg[2]/Q
                         net (fo=2, routed)           0.441    -0.587    syscall_handler/address_reg[6]_1[2]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.100    -0.487 r  syscall_handler/proc_override_mem_address_reg[2]_i_1/O
                         net (fo=1, routed)           0.410    -0.077    syscall_handler_n_41
    SLICE_X32Y21         LDCE                                         r  proc_override_mem_address_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    39.325 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    M9                                                0.000    41.665 f  clk_in (IN)
                         net (fo=0)                   0.000    41.665    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.130 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.363    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.567 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.228    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    39.324 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.891    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50Mhz_clk_wiz_0

Max Delay          4404 Endpoints
Min Delay          4404 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.387ns  (logic 5.146ns (22.987%)  route 17.241ns (77.013%))
  Logic Levels:           23  (CARRY4=5 LDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X26Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           1.904     2.529    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  processor/registers/alu_B_reg[1]_i_3_comp/O
                         net (fo=1, routed)           1.208     3.861    io_cont/alu_B_reg[1]_i_3_n_0_repN_alias
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=320, routed)         1.137     5.122    processor/memory/mem_address[0]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_S_O)       0.292     5.414 f  processor/memory/registers_reg[0][2][2]_i_8/O
                         net (fo=1, routed)           0.790     6.204    processor/memory/registers_reg[0][2][2]_i_8_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.297     6.501 f  processor/memory/registers[0][2][2]_i_4/O
                         net (fo=2, routed)           0.663     7.163    processor/memory/registers[0][2][2]_i_4_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  processor/memory/registers[0][2][2]_i_3_comp/O
                         net (fo=1, routed)           0.756     8.043    processor/id/proc_override_mem_read_data[2][2]_repN_alias
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  processor/id/memory[0][2][0]_i_11_comp_2/O
                         net (fo=9, routed)           1.278     9.445    processor/id/Data1_reg[2][2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    10.044    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    10.168 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    10.991    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.115 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    11.115    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.628 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    12.903    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    13.736    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    13.860 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.860    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.373 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.373    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.490 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    15.785    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.909 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    16.650    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.774 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.774    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.306 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.306    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.528 r  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           1.023    18.552    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.299    18.851 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.990    19.841    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.124    19.965 f  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.026    20.991    processor/registers/alu_op_reg[0][1]
    SLICE_X27Y44         LUT5 (Prop_lut5_I4_O)        0.124    21.115 r  processor/registers/cmp_flags[1]_i_5/O
                         net (fo=2, routed)           1.148    22.263    processor/registers/cmp_flags[1]_i_5_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124    22.387 r  processor/registers/cmp_flags[1]_i_1/O
                         net (fo=1, routed)           0.000    22.387    processor/alu_cmp_flags[1]_3
    SLICE_X38Y44         FDCE                                         r  processor/cmp_flags_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    -0.995    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.895 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    -0.384    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.293 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.516     1.223    processor/proc_clk_BUFG
    SLICE_X38Y44         FDCE                                         r  processor/cmp_flags_reg[1]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.247ns  (logic 5.146ns (23.131%)  route 17.101ns (76.869%))
  Logic Levels:           23  (CARRY4=5 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X26Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           1.904     2.529    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  processor/registers/alu_B_reg[1]_i_3_comp/O
                         net (fo=1, routed)           1.208     3.861    io_cont/alu_B_reg[1]_i_3_n_0_repN_alias
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=320, routed)         1.137     5.122    processor/memory/mem_address[0]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_S_O)       0.292     5.414 f  processor/memory/registers_reg[0][2][2]_i_8/O
                         net (fo=1, routed)           0.790     6.204    processor/memory/registers_reg[0][2][2]_i_8_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.297     6.501 f  processor/memory/registers[0][2][2]_i_4/O
                         net (fo=2, routed)           0.663     7.163    processor/memory/registers[0][2][2]_i_4_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  processor/memory/registers[0][2][2]_i_3_comp/O
                         net (fo=1, routed)           0.756     8.043    processor/id/proc_override_mem_read_data[2][2]_repN_alias
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  processor/id/memory[0][2][0]_i_11_comp_2/O
                         net (fo=9, routed)           1.278     9.445    processor/id/Data1_reg[2][2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    10.044    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    10.168 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    10.991    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.115 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    11.115    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.628 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    12.903    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    13.736    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    13.860 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.860    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.373 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.373    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.490 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    15.785    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.909 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    16.650    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.774 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.774    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.306 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.306    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.528 r  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           1.023    18.552    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.299    18.851 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.990    19.841    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.124    19.965 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.026    20.991    processor/registers/alu_op_reg[0][1]
    SLICE_X27Y44         LUT5 (Prop_lut5_I4_O)        0.124    21.115 f  processor/registers/cmp_flags[1]_i_5/O
                         net (fo=2, routed)           1.008    22.123    processor/registers/cmp_flags[1]_i_5_n_0
    SLICE_X38Y44         LUT4 (Prop_lut4_I3_O)        0.124    22.247 r  processor/registers/cmp_flags[0]_i_1/O
                         net (fo=1, routed)           0.000    22.247    processor/alu_cmp_flags[0]_10
    SLICE_X38Y44         FDCE                                         r  processor/cmp_flags_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    -0.995    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.895 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    -0.384    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.293 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.516     1.223    processor/proc_clk_BUFG
    SLICE_X38Y44         FDCE                                         r  processor/cmp_flags_reg[0]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.096ns  (logic 4.898ns (22.167%)  route 17.198ns (77.833%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X26Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           1.904     2.529    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  processor/registers/alu_B_reg[1]_i_3_comp/O
                         net (fo=1, routed)           1.208     3.861    io_cont/alu_B_reg[1]_i_3_n_0_repN_alias
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=320, routed)         1.137     5.122    processor/memory/mem_address[0]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_S_O)       0.292     5.414 f  processor/memory/registers_reg[0][2][2]_i_8/O
                         net (fo=1, routed)           0.790     6.204    processor/memory/registers_reg[0][2][2]_i_8_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.297     6.501 f  processor/memory/registers[0][2][2]_i_4/O
                         net (fo=2, routed)           0.663     7.163    processor/memory/registers[0][2][2]_i_4_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  processor/memory/registers[0][2][2]_i_3_comp/O
                         net (fo=1, routed)           0.756     8.043    processor/id/proc_override_mem_read_data[2][2]_repN_alias
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  processor/id/memory[0][2][0]_i_11_comp_2/O
                         net (fo=9, routed)           1.278     9.445    processor/id/Data1_reg[2][2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    10.044    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    10.168 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    10.991    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.115 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    11.115    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.628 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    12.903    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    13.736    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    13.860 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.860    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.373 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.373    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.490 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    15.785    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.909 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    16.650    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.774 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.774    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.306 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.306    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.528 r  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           1.023    18.552    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.299    18.851 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.990    19.841    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.124    19.965 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           2.131    22.096    processor/registers/alu_op_reg[0][1]
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    -0.995    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.895 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    -0.384    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.293 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.512     1.219    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.013ns  (logic 4.898ns (22.251%)  route 17.115ns (77.749%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X26Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           1.904     2.529    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  processor/registers/alu_B_reg[1]_i_3_comp/O
                         net (fo=1, routed)           1.208     3.861    io_cont/alu_B_reg[1]_i_3_n_0_repN_alias
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=320, routed)         1.137     5.122    processor/memory/mem_address[0]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_S_O)       0.292     5.414 f  processor/memory/registers_reg[0][2][2]_i_8/O
                         net (fo=1, routed)           0.790     6.204    processor/memory/registers_reg[0][2][2]_i_8_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.297     6.501 f  processor/memory/registers[0][2][2]_i_4/O
                         net (fo=2, routed)           0.663     7.163    processor/memory/registers[0][2][2]_i_4_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  processor/memory/registers[0][2][2]_i_3_comp/O
                         net (fo=1, routed)           0.756     8.043    processor/id/proc_override_mem_read_data[2][2]_repN_alias
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  processor/id/memory[0][2][0]_i_11_comp_2/O
                         net (fo=9, routed)           1.278     9.445    processor/id/Data1_reg[2][2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    10.044    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    10.168 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    10.991    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.115 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    11.115    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.628 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    12.903    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    13.736    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    13.860 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.860    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.373 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.373    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.490 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    15.785    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.909 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    16.650    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.774 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.774    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.306 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.306    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.528 r  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           1.023    18.552    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.299    18.851 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.990    19.841    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.124    19.965 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           2.048    22.013    processor/registers/alu_op_reg[0][1]
    SLICE_X33Y41         FDCE                                         r  processor/registers/registers_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    -0.995    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.895 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    -0.384    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.293 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.448     1.155    processor/registers/proc_clk_BUFG
    SLICE_X33Y41         FDCE                                         r  processor/registers/registers_reg[1][0][3]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.169ns  (logic 4.898ns (23.138%)  route 16.271ns (76.862%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X26Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           1.904     2.529    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  processor/registers/alu_B_reg[1]_i_3_comp/O
                         net (fo=1, routed)           1.208     3.861    io_cont/alu_B_reg[1]_i_3_n_0_repN_alias
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=320, routed)         1.137     5.122    processor/memory/mem_address[0]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_S_O)       0.292     5.414 f  processor/memory/registers_reg[0][2][2]_i_8/O
                         net (fo=1, routed)           0.790     6.204    processor/memory/registers_reg[0][2][2]_i_8_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.297     6.501 f  processor/memory/registers[0][2][2]_i_4/O
                         net (fo=2, routed)           0.663     7.163    processor/memory/registers[0][2][2]_i_4_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  processor/memory/registers[0][2][2]_i_3_comp/O
                         net (fo=1, routed)           0.756     8.043    processor/id/proc_override_mem_read_data[2][2]_repN_alias
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  processor/id/memory[0][2][0]_i_11_comp_2/O
                         net (fo=9, routed)           1.278     9.445    processor/id/Data1_reg[2][2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    10.044    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    10.168 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    10.991    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.115 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    11.115    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.628 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    12.903    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    13.736    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    13.860 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.860    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.373 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.373    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.490 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    15.785    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.909 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    16.650    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.774 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.774    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.306 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.306    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.528 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.706    18.234    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.299    18.533 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.585    19.118    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I1_O)        0.124    19.242 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           1.927    21.169    processor/registers/alu_op_reg[0][4]
    SLICE_X21Y41         FDCE                                         r  processor/registers/registers_reg[1][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    -0.995    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.895 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    -0.384    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.293 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.443     1.150    processor/registers/proc_clk_BUFG
    SLICE_X21Y41         FDCE                                         r  processor/registers/registers_reg[1][0][6]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.987ns  (logic 4.898ns (23.338%)  route 16.089ns (76.662%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X26Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           1.904     2.529    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  processor/registers/alu_B_reg[1]_i_3_comp/O
                         net (fo=1, routed)           1.208     3.861    io_cont/alu_B_reg[1]_i_3_n_0_repN_alias
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=320, routed)         1.137     5.122    processor/memory/mem_address[0]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_S_O)       0.292     5.414 f  processor/memory/registers_reg[0][2][2]_i_8/O
                         net (fo=1, routed)           0.790     6.204    processor/memory/registers_reg[0][2][2]_i_8_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.297     6.501 f  processor/memory/registers[0][2][2]_i_4/O
                         net (fo=2, routed)           0.663     7.163    processor/memory/registers[0][2][2]_i_4_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  processor/memory/registers[0][2][2]_i_3_comp/O
                         net (fo=1, routed)           0.756     8.043    processor/id/proc_override_mem_read_data[2][2]_repN_alias
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  processor/id/memory[0][2][0]_i_11_comp_2/O
                         net (fo=9, routed)           1.278     9.445    processor/id/Data1_reg[2][2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    10.044    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    10.168 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    10.991    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.115 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    11.115    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.628 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    12.903    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    13.736    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    13.860 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.860    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.373 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.373    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.490 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    15.785    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.909 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    16.650    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.774 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.774    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.306 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.306    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.528 r  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           1.023    18.552    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.299    18.851 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.648    19.498    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X27Y44         LUT4 (Prop_lut4_I2_O)        0.124    19.622 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           1.365    20.987    processor/registers/reg_writeData[0]_11[2]
    SLICE_X28Y53         FDCE                                         r  processor/registers/registers_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    -0.995    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.895 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    -0.384    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.293 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.434     1.140    processor/registers/proc_clk_BUFG
    SLICE_X28Y53         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.975ns  (logic 4.898ns (23.351%)  route 16.077ns (76.649%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X26Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           1.904     2.529    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  processor/registers/alu_B_reg[1]_i_3_comp/O
                         net (fo=1, routed)           1.208     3.861    io_cont/alu_B_reg[1]_i_3_n_0_repN_alias
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=320, routed)         1.137     5.122    processor/memory/mem_address[0]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_S_O)       0.292     5.414 f  processor/memory/registers_reg[0][2][2]_i_8/O
                         net (fo=1, routed)           0.790     6.204    processor/memory/registers_reg[0][2][2]_i_8_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.297     6.501 f  processor/memory/registers[0][2][2]_i_4/O
                         net (fo=2, routed)           0.663     7.163    processor/memory/registers[0][2][2]_i_4_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  processor/memory/registers[0][2][2]_i_3_comp/O
                         net (fo=1, routed)           0.756     8.043    processor/id/proc_override_mem_read_data[2][2]_repN_alias
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  processor/id/memory[0][2][0]_i_11_comp_2/O
                         net (fo=9, routed)           1.278     9.445    processor/id/Data1_reg[2][2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    10.044    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    10.168 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    10.991    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.115 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    11.115    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.628 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    12.903    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    13.736    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    13.860 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.860    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.373 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.373    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.490 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    15.785    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.909 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    16.650    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.774 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.774    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.306 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.306    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.528 r  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           1.023    18.552    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.299    18.851 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.648    19.498    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X27Y44         LUT4 (Prop_lut4_I2_O)        0.124    19.622 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           1.353    20.975    processor/registers/reg_writeData[0]_11[2]
    SLICE_X21Y46         FDCE                                         r  processor/registers/registers_reg[1][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    -0.995    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.895 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    -0.384    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.293 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.444     1.151    processor/registers/proc_clk_BUFG
    SLICE_X21Y46         FDCE                                         r  processor/registers/registers_reg[1][0][2]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[75][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.919ns  (logic 4.615ns (22.061%)  route 16.304ns (77.939%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X26Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           1.904     2.529    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  processor/registers/alu_B_reg[1]_i_3_comp/O
                         net (fo=1, routed)           1.208     3.861    io_cont/alu_B_reg[1]_i_3_n_0_repN_alias
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=320, routed)         1.137     5.122    processor/memory/mem_address[0]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_S_O)       0.292     5.414 f  processor/memory/registers_reg[0][2][2]_i_8/O
                         net (fo=1, routed)           0.790     6.204    processor/memory/registers_reg[0][2][2]_i_8_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.297     6.501 f  processor/memory/registers[0][2][2]_i_4/O
                         net (fo=2, routed)           0.663     7.163    processor/memory/registers[0][2][2]_i_4_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  processor/memory/registers[0][2][2]_i_3_comp/O
                         net (fo=1, routed)           0.756     8.043    processor/id/proc_override_mem_read_data[2][2]_repN_alias
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  processor/id/memory[0][2][0]_i_11_comp_2/O
                         net (fo=9, routed)           1.278     9.445    processor/id/Data1_reg[2][2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    10.044    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    10.168 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    10.991    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.115 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    11.115    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.628 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    12.903    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    13.736    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    13.860 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.860    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.373 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.373    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.490 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    15.785    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.909 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    16.650    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.774 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.774    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.306 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.306    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.420 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    19.184    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    19.308 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    19.642    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    19.766 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.153    20.919    processor/memory/D[4]
    SLICE_X27Y40         FDRE                                         r  processor/memory/memory_reg[75][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.446    -1.387    processor/memory/clk_50Mhz
    SLICE_X27Y40         FDRE                                         r  processor/memory/memory_reg[75][0][4]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[87][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.896ns  (logic 5.022ns (24.033%)  route 15.874ns (75.967%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X26Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           1.904     2.529    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  processor/registers/alu_B_reg[1]_i_3_comp/O
                         net (fo=1, routed)           1.208     3.861    io_cont/alu_B_reg[1]_i_3_n_0_repN_alias
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=320, routed)         1.137     5.122    processor/memory/mem_address[0]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_S_O)       0.292     5.414 f  processor/memory/registers_reg[0][2][2]_i_8/O
                         net (fo=1, routed)           0.790     6.204    processor/memory/registers_reg[0][2][2]_i_8_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.297     6.501 f  processor/memory/registers[0][2][2]_i_4/O
                         net (fo=2, routed)           0.663     7.163    processor/memory/registers[0][2][2]_i_4_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  processor/memory/registers[0][2][2]_i_3_comp/O
                         net (fo=1, routed)           0.756     8.043    processor/id/proc_override_mem_read_data[2][2]_repN_alias
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  processor/id/memory[0][2][0]_i_11_comp_2/O
                         net (fo=9, routed)           1.278     9.445    processor/id/Data1_reg[2][2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    10.044    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    10.168 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    10.991    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.115 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    11.115    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.628 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    12.903    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    13.736    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    13.860 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.860    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.373 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.373    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.490 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    15.785    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.909 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    16.650    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.774 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.774    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.306 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.306    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.528 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.706    18.234    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.299    18.533 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.585    19.118    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I1_O)        0.124    19.242 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           0.185    19.427    io_cont/reg_writeData[0]_1[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.124    19.551 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         1.345    20.896    processor/memory/D[6]
    SLICE_X21Y40         FDRE                                         r  processor/memory/memory_reg[87][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    -1.391    processor/memory/clk_50Mhz
    SLICE_X21Y40         FDRE                                         r  processor/memory/memory_reg[87][0][6]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[78][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.883ns  (logic 4.615ns (22.099%)  route 16.268ns (77.901%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X26Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           1.904     2.529    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  processor/registers/alu_B_reg[1]_i_3_comp/O
                         net (fo=1, routed)           1.208     3.861    io_cont/alu_B_reg[1]_i_3_n_0_repN_alias
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=320, routed)         1.137     5.122    processor/memory/mem_address[0]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_S_O)       0.292     5.414 f  processor/memory/registers_reg[0][2][2]_i_8/O
                         net (fo=1, routed)           0.790     6.204    processor/memory/registers_reg[0][2][2]_i_8_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.297     6.501 f  processor/memory/registers[0][2][2]_i_4/O
                         net (fo=2, routed)           0.663     7.163    processor/memory/registers[0][2][2]_i_4_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  processor/memory/registers[0][2][2]_i_3_comp/O
                         net (fo=1, routed)           0.756     8.043    processor/id/proc_override_mem_read_data[2][2]_repN_alias
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  processor/id/memory[0][2][0]_i_11_comp_2/O
                         net (fo=9, routed)           1.278     9.445    processor/id/Data1_reg[2][2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    10.044    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    10.168 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    10.991    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.115 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    11.115    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.628 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    12.903    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    13.736    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    13.860 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.860    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.373 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.373    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.490 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    15.785    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.909 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    16.650    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.774 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.774    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.306 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.306    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.420 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    19.184    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    19.308 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    19.642    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    19.766 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.117    20.883    processor/memory/D[4]
    SLICE_X32Y48         FDRE                                         r  processor/memory/memory_reg[78][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.450    -1.383    processor/memory/clk_50Mhz
    SLICE_X32Y48         FDRE                                         r  processor/memory/memory_reg[78][0][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_output_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         LDCE                         0.000     0.000 r  uart_output_data_reg[4]/G
    SLICE_X39Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[4]/Q
                         net (fo=1, routed)           0.110     0.268    uart_controller/tx_data_reg[7]_0[4]
    SLICE_X39Y20         FDRE                                         r  uart_controller/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X39Y20         FDRE                                         r  uart_controller/tx_data_reg[4]/C

Slack:                    inf
  Source:                 uart_output_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.158ns (48.004%)  route 0.171ns (51.996%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         LDCE                         0.000     0.000 r  uart_output_data_reg[5]/G
    SLICE_X39Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[5]/Q
                         net (fo=1, routed)           0.171     0.329    uart_controller/tx_data_reg[7]_0[5]
    SLICE_X39Y20         FDRE                                         r  uart_controller/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X39Y20         FDRE                                         r  uart_controller/tx_data_reg[5]/C

Slack:                    inf
  Source:                 uart_output_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.158ns (47.930%)  route 0.172ns (52.070%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         LDCE                         0.000     0.000 r  uart_output_data_reg[1]/G
    SLICE_X39Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[1]/Q
                         net (fo=1, routed)           0.172     0.330    uart_controller/tx_data_reg[7]_0[1]
    SLICE_X39Y20         FDRE                                         r  uart_controller/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X39Y20         FDRE                                         r  uart_controller/tx_data_reg[1]/C

Slack:                    inf
  Source:                 uart_output_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.178ns (51.321%)  route 0.169ns (48.679%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         LDCE                         0.000     0.000 r  uart_output_data_reg[6]/G
    SLICE_X36Y20         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[6]/Q
                         net (fo=1, routed)           0.169     0.347    uart_controller/tx_data_reg[7]_0[6]
    SLICE_X39Y20         FDRE                                         r  uart_controller/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X39Y20         FDRE                                         r  uart_controller/tx_data_reg[6]/C

Slack:                    inf
  Source:                 uart_output_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.178ns (51.270%)  route 0.169ns (48.730%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         LDCE                         0.000     0.000 r  uart_output_data_reg[3]/G
    SLICE_X36Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[3]/Q
                         net (fo=1, routed)           0.169     0.347    uart_controller/tx_data_reg[7]_0[3]
    SLICE_X39Y19         FDRE                                         r  uart_controller/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X39Y19         FDRE                                         r  uart_controller/tx_data_reg[3]/C

Slack:                    inf
  Source:                 uart_output_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.158ns (44.260%)  route 0.199ns (55.740%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         LDCE                         0.000     0.000 r  uart_output_data_reg[7]/G
    SLICE_X39Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[7]/Q
                         net (fo=1, routed)           0.199     0.357    uart_controller/tx_data_reg[7]_0[7]
    SLICE_X39Y20         FDRE                                         r  uart_controller/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X39Y20         FDRE                                         r  uart_controller/tx_data_reg[7]/C

Slack:                    inf
  Source:                 uart_output_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.178ns (46.576%)  route 0.204ns (53.424%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         LDCE                         0.000     0.000 r  uart_output_data_reg[2]/G
    SLICE_X36Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[2]/Q
                         net (fo=1, routed)           0.204     0.382    uart_controller/tx_data_reg[7]_0[2]
    SLICE_X39Y19         FDRE                                         r  uart_controller/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X39Y19         FDRE                                         r  uart_controller/tx_data_reg[2]/C

Slack:                    inf
  Source:                 uart_output_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.178ns (40.852%)  route 0.258ns (59.148%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         LDCE                         0.000     0.000 r  uart_output_data_reg[0]/G
    SLICE_X36Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[0]/Q
                         net (fo=1, routed)           0.258     0.436    uart_controller/tx_data_reg[7]_0[0]
    SLICE_X39Y19         FDRE                                         r  uart_controller/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X39Y19         FDRE                                         r  uart_controller/tx_data_reg[0]/C

Slack:                    inf
  Source:                 processor/id/constant_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            syscall_handler/tx_dv_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.248ns (38.150%)  route 0.402ns (61.850%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         LDCE                         0.000     0.000 r  processor/id/constant_reg[0]/G
    SLICE_X29Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/constant_reg[0]/Q
                         net (fo=11, routed)          0.338     0.496    processor/id/proc_syscall_constant[0]
    SLICE_X35Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.541 f  processor/id/sending_i_2/O
                         net (fo=11, routed)          0.064     0.605    processor/registers/address_reg[1]
    SLICE_X35Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.650 r  processor/registers/tx_dv_i_1__0/O
                         net (fo=1, routed)           0.000     0.650    syscall_handler/tx_dv1_out
    SLICE_X35Y21         FDRE                                         r  syscall_handler/tx_dv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.851    -0.742    syscall_handler/clk_50Mhz
    SLICE_X35Y21         FDRE                                         r  syscall_handler/tx_dv_reg/C

Slack:                    inf
  Source:                 processor/id/constant_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            syscall_handler/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.204ns (30.520%)  route 0.464ns (69.480%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         LDCE                         0.000     0.000 r  processor/id/constant_reg[2]/G
    SLICE_X29Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/constant_reg[2]/Q
                         net (fo=9, routed)           0.464     0.622    processor/id/proc_syscall_constant[2]
    SLICE_X35Y23         LUT4 (Prop_lut4_I2_O)        0.046     0.668 r  processor/id/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.668    syscall_handler/tx_data_reg[7]_1[1]
    SLICE_X35Y23         FDRE                                         r  syscall_handler/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    syscall_handler/clk_50Mhz
    SLICE_X35Y23         FDRE                                         r  syscall_handler/tx_data_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50Mhz_clk_wiz_0_1

Max Delay          4404 Endpoints
Min Delay          4404 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.387ns  (logic 5.146ns (22.987%)  route 17.241ns (77.013%))
  Logic Levels:           23  (CARRY4=5 LDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X26Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           1.904     2.529    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  processor/registers/alu_B_reg[1]_i_3_comp/O
                         net (fo=1, routed)           1.208     3.861    io_cont/alu_B_reg[1]_i_3_n_0_repN_alias
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=320, routed)         1.137     5.122    processor/memory/mem_address[0]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_S_O)       0.292     5.414 f  processor/memory/registers_reg[0][2][2]_i_8/O
                         net (fo=1, routed)           0.790     6.204    processor/memory/registers_reg[0][2][2]_i_8_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.297     6.501 f  processor/memory/registers[0][2][2]_i_4/O
                         net (fo=2, routed)           0.663     7.163    processor/memory/registers[0][2][2]_i_4_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  processor/memory/registers[0][2][2]_i_3_comp/O
                         net (fo=1, routed)           0.756     8.043    processor/id/proc_override_mem_read_data[2][2]_repN_alias
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  processor/id/memory[0][2][0]_i_11_comp_2/O
                         net (fo=9, routed)           1.278     9.445    processor/id/Data1_reg[2][2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    10.044    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    10.168 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    10.991    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.115 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    11.115    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.628 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    12.903    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    13.736    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    13.860 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.860    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.373 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.373    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.490 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    15.785    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.909 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    16.650    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.774 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.774    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.306 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.306    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.528 r  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           1.023    18.552    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.299    18.851 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.990    19.841    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.124    19.965 f  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.026    20.991    processor/registers/alu_op_reg[0][1]
    SLICE_X27Y44         LUT5 (Prop_lut5_I4_O)        0.124    21.115 r  processor/registers/cmp_flags[1]_i_5/O
                         net (fo=2, routed)           1.148    22.263    processor/registers/cmp_flags[1]_i_5_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124    22.387 r  processor/registers/cmp_flags[1]_i_1/O
                         net (fo=1, routed)           0.000    22.387    processor/alu_cmp_flags[1]_3
    SLICE_X38Y44         FDCE                                         r  processor/cmp_flags_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    -0.995    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.895 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    -0.384    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.293 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.516     1.223    processor/proc_clk_BUFG
    SLICE_X38Y44         FDCE                                         r  processor/cmp_flags_reg[1]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.247ns  (logic 5.146ns (23.131%)  route 17.101ns (76.869%))
  Logic Levels:           23  (CARRY4=5 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X26Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           1.904     2.529    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  processor/registers/alu_B_reg[1]_i_3_comp/O
                         net (fo=1, routed)           1.208     3.861    io_cont/alu_B_reg[1]_i_3_n_0_repN_alias
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=320, routed)         1.137     5.122    processor/memory/mem_address[0]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_S_O)       0.292     5.414 f  processor/memory/registers_reg[0][2][2]_i_8/O
                         net (fo=1, routed)           0.790     6.204    processor/memory/registers_reg[0][2][2]_i_8_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.297     6.501 f  processor/memory/registers[0][2][2]_i_4/O
                         net (fo=2, routed)           0.663     7.163    processor/memory/registers[0][2][2]_i_4_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  processor/memory/registers[0][2][2]_i_3_comp/O
                         net (fo=1, routed)           0.756     8.043    processor/id/proc_override_mem_read_data[2][2]_repN_alias
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  processor/id/memory[0][2][0]_i_11_comp_2/O
                         net (fo=9, routed)           1.278     9.445    processor/id/Data1_reg[2][2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    10.044    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    10.168 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    10.991    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.115 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    11.115    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.628 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    12.903    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    13.736    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    13.860 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.860    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.373 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.373    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.490 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    15.785    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.909 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    16.650    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.774 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.774    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.306 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.306    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.528 r  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           1.023    18.552    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.299    18.851 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.990    19.841    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.124    19.965 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.026    20.991    processor/registers/alu_op_reg[0][1]
    SLICE_X27Y44         LUT5 (Prop_lut5_I4_O)        0.124    21.115 f  processor/registers/cmp_flags[1]_i_5/O
                         net (fo=2, routed)           1.008    22.123    processor/registers/cmp_flags[1]_i_5_n_0
    SLICE_X38Y44         LUT4 (Prop_lut4_I3_O)        0.124    22.247 r  processor/registers/cmp_flags[0]_i_1/O
                         net (fo=1, routed)           0.000    22.247    processor/alu_cmp_flags[0]_10
    SLICE_X38Y44         FDCE                                         r  processor/cmp_flags_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    -0.995    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.895 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    -0.384    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.293 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.516     1.223    processor/proc_clk_BUFG
    SLICE_X38Y44         FDCE                                         r  processor/cmp_flags_reg[0]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.096ns  (logic 4.898ns (22.167%)  route 17.198ns (77.833%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X26Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           1.904     2.529    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  processor/registers/alu_B_reg[1]_i_3_comp/O
                         net (fo=1, routed)           1.208     3.861    io_cont/alu_B_reg[1]_i_3_n_0_repN_alias
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=320, routed)         1.137     5.122    processor/memory/mem_address[0]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_S_O)       0.292     5.414 f  processor/memory/registers_reg[0][2][2]_i_8/O
                         net (fo=1, routed)           0.790     6.204    processor/memory/registers_reg[0][2][2]_i_8_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.297     6.501 f  processor/memory/registers[0][2][2]_i_4/O
                         net (fo=2, routed)           0.663     7.163    processor/memory/registers[0][2][2]_i_4_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  processor/memory/registers[0][2][2]_i_3_comp/O
                         net (fo=1, routed)           0.756     8.043    processor/id/proc_override_mem_read_data[2][2]_repN_alias
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  processor/id/memory[0][2][0]_i_11_comp_2/O
                         net (fo=9, routed)           1.278     9.445    processor/id/Data1_reg[2][2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    10.044    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    10.168 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    10.991    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.115 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    11.115    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.628 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    12.903    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    13.736    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    13.860 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.860    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.373 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.373    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.490 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    15.785    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.909 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    16.650    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.774 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.774    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.306 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.306    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.528 r  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           1.023    18.552    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.299    18.851 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.990    19.841    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.124    19.965 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           2.131    22.096    processor/registers/alu_op_reg[0][1]
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    -0.995    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.895 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    -0.384    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.293 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.512     1.219    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.013ns  (logic 4.898ns (22.251%)  route 17.115ns (77.749%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X26Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           1.904     2.529    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  processor/registers/alu_B_reg[1]_i_3_comp/O
                         net (fo=1, routed)           1.208     3.861    io_cont/alu_B_reg[1]_i_3_n_0_repN_alias
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=320, routed)         1.137     5.122    processor/memory/mem_address[0]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_S_O)       0.292     5.414 f  processor/memory/registers_reg[0][2][2]_i_8/O
                         net (fo=1, routed)           0.790     6.204    processor/memory/registers_reg[0][2][2]_i_8_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.297     6.501 f  processor/memory/registers[0][2][2]_i_4/O
                         net (fo=2, routed)           0.663     7.163    processor/memory/registers[0][2][2]_i_4_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  processor/memory/registers[0][2][2]_i_3_comp/O
                         net (fo=1, routed)           0.756     8.043    processor/id/proc_override_mem_read_data[2][2]_repN_alias
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  processor/id/memory[0][2][0]_i_11_comp_2/O
                         net (fo=9, routed)           1.278     9.445    processor/id/Data1_reg[2][2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    10.044    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    10.168 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    10.991    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.115 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    11.115    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.628 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    12.903    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    13.736    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    13.860 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.860    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.373 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.373    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.490 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    15.785    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.909 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    16.650    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.774 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.774    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.306 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.306    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.528 r  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           1.023    18.552    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.299    18.851 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.990    19.841    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.124    19.965 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           2.048    22.013    processor/registers/alu_op_reg[0][1]
    SLICE_X33Y41         FDCE                                         r  processor/registers/registers_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    -0.995    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.895 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    -0.384    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.293 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.448     1.155    processor/registers/proc_clk_BUFG
    SLICE_X33Y41         FDCE                                         r  processor/registers/registers_reg[1][0][3]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.169ns  (logic 4.898ns (23.138%)  route 16.271ns (76.862%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X26Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           1.904     2.529    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  processor/registers/alu_B_reg[1]_i_3_comp/O
                         net (fo=1, routed)           1.208     3.861    io_cont/alu_B_reg[1]_i_3_n_0_repN_alias
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=320, routed)         1.137     5.122    processor/memory/mem_address[0]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_S_O)       0.292     5.414 f  processor/memory/registers_reg[0][2][2]_i_8/O
                         net (fo=1, routed)           0.790     6.204    processor/memory/registers_reg[0][2][2]_i_8_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.297     6.501 f  processor/memory/registers[0][2][2]_i_4/O
                         net (fo=2, routed)           0.663     7.163    processor/memory/registers[0][2][2]_i_4_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  processor/memory/registers[0][2][2]_i_3_comp/O
                         net (fo=1, routed)           0.756     8.043    processor/id/proc_override_mem_read_data[2][2]_repN_alias
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  processor/id/memory[0][2][0]_i_11_comp_2/O
                         net (fo=9, routed)           1.278     9.445    processor/id/Data1_reg[2][2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    10.044    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    10.168 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    10.991    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.115 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    11.115    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.628 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    12.903    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    13.736    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    13.860 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.860    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.373 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.373    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.490 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    15.785    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.909 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    16.650    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.774 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.774    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.306 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.306    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.528 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.706    18.234    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.299    18.533 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.585    19.118    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I1_O)        0.124    19.242 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           1.927    21.169    processor/registers/alu_op_reg[0][4]
    SLICE_X21Y41         FDCE                                         r  processor/registers/registers_reg[1][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    -0.995    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.895 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    -0.384    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.293 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.443     1.150    processor/registers/proc_clk_BUFG
    SLICE_X21Y41         FDCE                                         r  processor/registers/registers_reg[1][0][6]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.987ns  (logic 4.898ns (23.338%)  route 16.089ns (76.662%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X26Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           1.904     2.529    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  processor/registers/alu_B_reg[1]_i_3_comp/O
                         net (fo=1, routed)           1.208     3.861    io_cont/alu_B_reg[1]_i_3_n_0_repN_alias
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=320, routed)         1.137     5.122    processor/memory/mem_address[0]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_S_O)       0.292     5.414 f  processor/memory/registers_reg[0][2][2]_i_8/O
                         net (fo=1, routed)           0.790     6.204    processor/memory/registers_reg[0][2][2]_i_8_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.297     6.501 f  processor/memory/registers[0][2][2]_i_4/O
                         net (fo=2, routed)           0.663     7.163    processor/memory/registers[0][2][2]_i_4_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  processor/memory/registers[0][2][2]_i_3_comp/O
                         net (fo=1, routed)           0.756     8.043    processor/id/proc_override_mem_read_data[2][2]_repN_alias
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  processor/id/memory[0][2][0]_i_11_comp_2/O
                         net (fo=9, routed)           1.278     9.445    processor/id/Data1_reg[2][2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    10.044    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    10.168 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    10.991    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.115 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    11.115    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.628 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    12.903    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    13.736    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    13.860 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.860    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.373 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.373    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.490 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    15.785    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.909 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    16.650    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.774 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.774    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.306 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.306    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.528 r  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           1.023    18.552    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.299    18.851 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.648    19.498    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X27Y44         LUT4 (Prop_lut4_I2_O)        0.124    19.622 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           1.365    20.987    processor/registers/reg_writeData[0]_11[2]
    SLICE_X28Y53         FDCE                                         r  processor/registers/registers_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    -0.995    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.895 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    -0.384    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.293 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.434     1.140    processor/registers/proc_clk_BUFG
    SLICE_X28Y53         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.975ns  (logic 4.898ns (23.351%)  route 16.077ns (76.649%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X26Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           1.904     2.529    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  processor/registers/alu_B_reg[1]_i_3_comp/O
                         net (fo=1, routed)           1.208     3.861    io_cont/alu_B_reg[1]_i_3_n_0_repN_alias
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=320, routed)         1.137     5.122    processor/memory/mem_address[0]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_S_O)       0.292     5.414 f  processor/memory/registers_reg[0][2][2]_i_8/O
                         net (fo=1, routed)           0.790     6.204    processor/memory/registers_reg[0][2][2]_i_8_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.297     6.501 f  processor/memory/registers[0][2][2]_i_4/O
                         net (fo=2, routed)           0.663     7.163    processor/memory/registers[0][2][2]_i_4_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  processor/memory/registers[0][2][2]_i_3_comp/O
                         net (fo=1, routed)           0.756     8.043    processor/id/proc_override_mem_read_data[2][2]_repN_alias
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  processor/id/memory[0][2][0]_i_11_comp_2/O
                         net (fo=9, routed)           1.278     9.445    processor/id/Data1_reg[2][2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    10.044    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    10.168 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    10.991    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.115 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    11.115    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.628 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    12.903    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    13.736    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    13.860 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.860    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.373 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.373    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.490 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    15.785    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.909 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    16.650    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.774 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.774    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.306 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.306    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.528 r  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           1.023    18.552    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.299    18.851 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.648    19.498    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X27Y44         LUT4 (Prop_lut4_I2_O)        0.124    19.622 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           1.353    20.975    processor/registers/reg_writeData[0]_11[2]
    SLICE_X21Y46         FDCE                                         r  processor/registers/registers_reg[1][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.839    -0.995    io_cont/CLK
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.895 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    -0.384    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.293 r  proc_clk_BUFG_inst/O
                         net (fo=81, routed)          1.444     1.151    processor/registers/proc_clk_BUFG
    SLICE_X21Y46         FDCE                                         r  processor/registers/registers_reg[1][0][2]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[75][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.919ns  (logic 4.615ns (22.061%)  route 16.304ns (77.939%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X26Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           1.904     2.529    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  processor/registers/alu_B_reg[1]_i_3_comp/O
                         net (fo=1, routed)           1.208     3.861    io_cont/alu_B_reg[1]_i_3_n_0_repN_alias
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=320, routed)         1.137     5.122    processor/memory/mem_address[0]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_S_O)       0.292     5.414 f  processor/memory/registers_reg[0][2][2]_i_8/O
                         net (fo=1, routed)           0.790     6.204    processor/memory/registers_reg[0][2][2]_i_8_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.297     6.501 f  processor/memory/registers[0][2][2]_i_4/O
                         net (fo=2, routed)           0.663     7.163    processor/memory/registers[0][2][2]_i_4_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  processor/memory/registers[0][2][2]_i_3_comp/O
                         net (fo=1, routed)           0.756     8.043    processor/id/proc_override_mem_read_data[2][2]_repN_alias
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  processor/id/memory[0][2][0]_i_11_comp_2/O
                         net (fo=9, routed)           1.278     9.445    processor/id/Data1_reg[2][2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    10.044    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    10.168 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    10.991    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.115 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    11.115    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.628 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    12.903    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    13.736    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    13.860 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.860    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.373 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.373    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.490 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    15.785    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.909 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    16.650    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.774 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.774    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.306 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.306    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.420 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    19.184    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    19.308 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    19.642    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    19.766 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.153    20.919    processor/memory/D[4]
    SLICE_X27Y40         FDRE                                         r  processor/memory/memory_reg[75][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.446    -1.387    processor/memory/clk_50Mhz
    SLICE_X27Y40         FDRE                                         r  processor/memory/memory_reg[75][0][4]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[87][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.896ns  (logic 5.022ns (24.033%)  route 15.874ns (75.967%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X26Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           1.904     2.529    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  processor/registers/alu_B_reg[1]_i_3_comp/O
                         net (fo=1, routed)           1.208     3.861    io_cont/alu_B_reg[1]_i_3_n_0_repN_alias
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=320, routed)         1.137     5.122    processor/memory/mem_address[0]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_S_O)       0.292     5.414 f  processor/memory/registers_reg[0][2][2]_i_8/O
                         net (fo=1, routed)           0.790     6.204    processor/memory/registers_reg[0][2][2]_i_8_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.297     6.501 f  processor/memory/registers[0][2][2]_i_4/O
                         net (fo=2, routed)           0.663     7.163    processor/memory/registers[0][2][2]_i_4_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  processor/memory/registers[0][2][2]_i_3_comp/O
                         net (fo=1, routed)           0.756     8.043    processor/id/proc_override_mem_read_data[2][2]_repN_alias
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  processor/id/memory[0][2][0]_i_11_comp_2/O
                         net (fo=9, routed)           1.278     9.445    processor/id/Data1_reg[2][2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    10.044    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    10.168 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    10.991    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.115 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    11.115    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.628 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    12.903    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    13.736    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    13.860 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.860    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.373 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.373    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.490 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    15.785    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.909 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    16.650    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.774 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.774    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.306 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.306    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.528 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.706    18.234    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.299    18.533 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.585    19.118    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I1_O)        0.124    19.242 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           0.185    19.427    io_cont/reg_writeData[0]_1[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.124    19.551 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         1.345    20.896    processor/memory/D[6]
    SLICE_X21Y40         FDRE                                         r  processor/memory/memory_reg[87][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    -1.391    processor/memory/clk_50Mhz
    SLICE_X21Y40         FDRE                                         r  processor/memory/memory_reg[87][0][6]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[78][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.883ns  (logic 4.615ns (22.099%)  route 16.268ns (77.901%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X26Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           1.904     2.529    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  processor/registers/alu_B_reg[1]_i_3_comp/O
                         net (fo=1, routed)           1.208     3.861    io_cont/alu_B_reg[1]_i_3_n_0_repN_alias
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=320, routed)         1.137     5.122    processor/memory/mem_address[0]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_S_O)       0.292     5.414 f  processor/memory/registers_reg[0][2][2]_i_8/O
                         net (fo=1, routed)           0.790     6.204    processor/memory/registers_reg[0][2][2]_i_8_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.297     6.501 f  processor/memory/registers[0][2][2]_i_4/O
                         net (fo=2, routed)           0.663     7.163    processor/memory/registers[0][2][2]_i_4_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  processor/memory/registers[0][2][2]_i_3_comp/O
                         net (fo=1, routed)           0.756     8.043    processor/id/proc_override_mem_read_data[2][2]_repN_alias
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  processor/id/memory[0][2][0]_i_11_comp_2/O
                         net (fo=9, routed)           1.278     9.445    processor/id/Data1_reg[2][2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=10, routed)          0.474    10.044    processor/id/memory[0][1][2]_i_33_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.124    10.168 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=1, routed)           0.823    10.991    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.115 r  processor/alu/add/registers[0][2][6]_i_7/O
                         net (fo=1, routed)           0.000    11.115    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.628 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.275    12.903    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.710    13.736    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.124    13.860 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.860    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.373 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.373    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.490 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.294    15.785    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.909 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=5, routed)           0.741    16.650    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.774 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.774    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.306 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.306    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.420 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=6, routed)           1.764    19.184    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    19.308 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=6, routed)           0.334    19.642    io_cont/reg_writeData[0]_1[2]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124    19.766 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=93, routed)          1.117    20.883    processor/memory/D[4]
    SLICE_X32Y48         FDRE                                         r  processor/memory/memory_reg[78][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.450    -1.383    processor/memory/clk_50Mhz
    SLICE_X32Y48         FDRE                                         r  processor/memory/memory_reg[78][0][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_output_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         LDCE                         0.000     0.000 r  uart_output_data_reg[4]/G
    SLICE_X39Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[4]/Q
                         net (fo=1, routed)           0.110     0.268    uart_controller/tx_data_reg[7]_0[4]
    SLICE_X39Y20         FDRE                                         r  uart_controller/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X39Y20         FDRE                                         r  uart_controller/tx_data_reg[4]/C

Slack:                    inf
  Source:                 uart_output_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.158ns (48.004%)  route 0.171ns (51.996%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         LDCE                         0.000     0.000 r  uart_output_data_reg[5]/G
    SLICE_X39Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[5]/Q
                         net (fo=1, routed)           0.171     0.329    uart_controller/tx_data_reg[7]_0[5]
    SLICE_X39Y20         FDRE                                         r  uart_controller/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X39Y20         FDRE                                         r  uart_controller/tx_data_reg[5]/C

Slack:                    inf
  Source:                 uart_output_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.158ns (47.930%)  route 0.172ns (52.070%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         LDCE                         0.000     0.000 r  uart_output_data_reg[1]/G
    SLICE_X39Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[1]/Q
                         net (fo=1, routed)           0.172     0.330    uart_controller/tx_data_reg[7]_0[1]
    SLICE_X39Y20         FDRE                                         r  uart_controller/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X39Y20         FDRE                                         r  uart_controller/tx_data_reg[1]/C

Slack:                    inf
  Source:                 uart_output_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.178ns (51.321%)  route 0.169ns (48.679%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         LDCE                         0.000     0.000 r  uart_output_data_reg[6]/G
    SLICE_X36Y20         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[6]/Q
                         net (fo=1, routed)           0.169     0.347    uart_controller/tx_data_reg[7]_0[6]
    SLICE_X39Y20         FDRE                                         r  uart_controller/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X39Y20         FDRE                                         r  uart_controller/tx_data_reg[6]/C

Slack:                    inf
  Source:                 uart_output_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.178ns (51.270%)  route 0.169ns (48.730%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         LDCE                         0.000     0.000 r  uart_output_data_reg[3]/G
    SLICE_X36Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[3]/Q
                         net (fo=1, routed)           0.169     0.347    uart_controller/tx_data_reg[7]_0[3]
    SLICE_X39Y19         FDRE                                         r  uart_controller/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X39Y19         FDRE                                         r  uart_controller/tx_data_reg[3]/C

Slack:                    inf
  Source:                 uart_output_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.158ns (44.260%)  route 0.199ns (55.740%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         LDCE                         0.000     0.000 r  uart_output_data_reg[7]/G
    SLICE_X39Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[7]/Q
                         net (fo=1, routed)           0.199     0.357    uart_controller/tx_data_reg[7]_0[7]
    SLICE_X39Y20         FDRE                                         r  uart_controller/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X39Y20         FDRE                                         r  uart_controller/tx_data_reg[7]/C

Slack:                    inf
  Source:                 uart_output_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.178ns (46.576%)  route 0.204ns (53.424%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         LDCE                         0.000     0.000 r  uart_output_data_reg[2]/G
    SLICE_X36Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[2]/Q
                         net (fo=1, routed)           0.204     0.382    uart_controller/tx_data_reg[7]_0[2]
    SLICE_X39Y19         FDRE                                         r  uart_controller/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X39Y19         FDRE                                         r  uart_controller/tx_data_reg[2]/C

Slack:                    inf
  Source:                 uart_output_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.178ns (40.852%)  route 0.258ns (59.148%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         LDCE                         0.000     0.000 r  uart_output_data_reg[0]/G
    SLICE_X36Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[0]/Q
                         net (fo=1, routed)           0.258     0.436    uart_controller/tx_data_reg[7]_0[0]
    SLICE_X39Y19         FDRE                                         r  uart_controller/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X39Y19         FDRE                                         r  uart_controller/tx_data_reg[0]/C

Slack:                    inf
  Source:                 processor/id/constant_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            syscall_handler/tx_dv_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.248ns (38.150%)  route 0.402ns (61.850%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         LDCE                         0.000     0.000 r  processor/id/constant_reg[0]/G
    SLICE_X29Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/constant_reg[0]/Q
                         net (fo=11, routed)          0.338     0.496    processor/id/proc_syscall_constant[0]
    SLICE_X35Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.541 f  processor/id/sending_i_2/O
                         net (fo=11, routed)          0.064     0.605    processor/registers/address_reg[1]
    SLICE_X35Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.650 r  processor/registers/tx_dv_i_1__0/O
                         net (fo=1, routed)           0.000     0.650    syscall_handler/tx_dv1_out
    SLICE_X35Y21         FDRE                                         r  syscall_handler/tx_dv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.851    -0.742    syscall_handler/clk_50Mhz
    SLICE_X35Y21         FDRE                                         r  syscall_handler/tx_dv_reg/C

Slack:                    inf
  Source:                 processor/id/constant_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            syscall_handler/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.204ns (30.520%)  route 0.464ns (69.480%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         LDCE                         0.000     0.000 r  processor/id/constant_reg[2]/G
    SLICE_X29Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/constant_reg[2]/Q
                         net (fo=9, routed)           0.464     0.622    processor/id/proc_syscall_constant[2]
    SLICE_X35Y23         LUT4 (Prop_lut4_I2_O)        0.046     0.668 r  processor/id/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.668    syscall_handler/tx_data_reg[7]_1[1]
    SLICE_X35Y23         FDRE                                         r  syscall_handler/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    syscall_handler/clk_50Mhz
    SLICE_X35Y23         FDRE                                         r  syscall_handler/tx_data_reg[1]/C





