{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 14:40:37 2022 " "Info: Processing started: Sat Nov 12 14:40:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio_digital -c relogio_digital " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off relogio_digital -c relogio_digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio_digital.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file relogio_digital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio_digital-arch " "Info: Found design unit 1: relogio_digital-arch" {  } { { "relogio_digital.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 relogio_digital " "Info: Found entity 1: relogio_digital" {  } { { "relogio_digital.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_FF-arch " "Info: Found design unit 1: JK_FF-arch" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 JK_FF " "Info: Found entity 1: JK_FF" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "decodificador_bcd.vhd " "Warning: Can't analyze file -- file decodificador_bcd.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "cont_segundos.vhd " "Warning: Can't analyze file -- file cont_segundos.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_mod6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cont_mod6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_mod6-arch " "Info: Found design unit 1: cont_mod6-arch" {  } { { "cont_mod6.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/cont_mod6.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cont_mod6 " "Info: Found entity 1: cont_mod6" {  } { { "cont_mod6.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/cont_mod6.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-arch " "Info: Found design unit 1: decodificador-arch" {  } { { "decodificador.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/decodificador.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Info: Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/decodificador.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio_digital " "Info: Elaborating entity \"relogio_digital\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cont_mod10.vhd 2 1 " "Warning: Using design file cont_mod10.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_mod10-arch " "Info: Found design unit 1: cont_mod10-arch" {  } { { "cont_mod10.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/cont_mod10.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cont_mod10 " "Info: Found entity 1: cont_mod10" {  } { { "cont_mod10.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/cont_mod10.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_mod10 cont_mod10:contador_segundos0 " "Info: Elaborating entity \"cont_mod10\" for hierarchy \"cont_mod10:contador_segundos0\"" {  } { { "relogio_digital.vhd" "contador_segundos0" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_FF cont_mod10:contador_segundos0\|JK_FF:FFS0 " "Info: Elaborating entity \"JK_FF\" for hierarchy \"cont_mod10:contador_segundos0\|JK_FF:FFS0\"" {  } { { "cont_mod10.vhd" "FFS0" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/cont_mod10.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLEAR JK_FF.vhd(15) " "Warning (10492): VHDL Process Statement warning at JK_FF.vhd(15): signal \"CLEAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_mod6 cont_mod6:contador_segundos1 " "Info: Elaborating entity \"cont_mod6\" for hierarchy \"cont_mod6:contador_segundos1\"" {  } { { "relogio_digital.vhd" "contador_segundos1" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vhd" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:decodificadors0 " "Info: Elaborating entity \"decodificador\" for hierarchy \"decodificador:decodificadors0\"" {  } { { "relogio_digital.vhd" "decodificadors0" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vhd" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "CLOCK " "Info: Promoted clock signal driven by pin \"CLOCK\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLEAR" "CLEAR " "Info: Promoted clear signal driven by pin \"CLEAR\" to global clear signal" {  } {  } 0 0 "Promoted clear signal driven by pin \"%1!s!\" to global clear signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Info: Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "42 " "Info: Implemented 42 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 14:40:38 2022 " "Info: Processing ended: Sat Nov 12 14:40:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 14:40:39 2022 " "Info: Processing started: Sat Nov 12 14:40:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off relogio_digital -c relogio_digital " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off relogio_digital -c relogio_digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "relogio_digital EPM7128SLC84-7 " "Info: Selected device EPM7128SLC84-7 for design \"relogio_digital\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 14:40:39 2022 " "Info: Processing ended: Sat Nov 12 14:40:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 14:40:40 2022 " "Info: Processing started: Sat Nov 12 14:40:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off relogio_digital -c relogio_digital " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off relogio_digital -c relogio_digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 14:40:40 2022 " "Info: Processing ended: Sat Nov 12 14:40:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 14:40:41 2022 " "Info: Processing started: Sat Nov 12 14:40:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off relogio_digital -c relogio_digital " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off relogio_digital -c relogio_digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "relogio_digital.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vhd" 6 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cont_mod10:contador_minutos0\|JK_FF:FFS0\|AUX " "Info: Detected ripple clock \"cont_mod10:contador_minutos0\|JK_FF:FFS0\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod10:contador_minutos0\|JK_FF:FFS0\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cont_mod10:contador_minutos0\|JK_FF:FFS2\|AUX " "Info: Detected ripple clock \"cont_mod10:contador_minutos0\|JK_FF:FFS2\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod10:contador_minutos0\|JK_FF:FFS2\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cont_mod10:contador_minutos0\|JK_FF:FFS3\|AUX " "Info: Detected ripple clock \"cont_mod10:contador_minutos0\|JK_FF:FFS3\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod10:contador_minutos0\|JK_FF:FFS3\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cont_mod10:contador_minutos0\|JK_FF:FFS1\|AUX " "Info: Detected ripple clock \"cont_mod10:contador_minutos0\|JK_FF:FFS1\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod10:contador_minutos0\|JK_FF:FFS1\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cont_mod6:contador_segundos1\|JK_FF:FFM2\|AUX " "Info: Detected ripple clock \"cont_mod6:contador_segundos1\|JK_FF:FFM2\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod6:contador_segundos1\|JK_FF:FFM2\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cont_mod6:contador_segundos1\|JK_FF:FFM1\|AUX " "Info: Detected ripple clock \"cont_mod6:contador_segundos1\|JK_FF:FFM1\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod6:contador_segundos1\|JK_FF:FFM1\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cont_mod6:contador_segundos1\|JK_FF:FFM0\|AUX " "Info: Detected ripple clock \"cont_mod6:contador_segundos1\|JK_FF:FFM0\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod6:contador_segundos1\|JK_FF:FFM0\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cont_mod10:contador_segundos0\|JK_FF:FFS2\|AUX " "Info: Detected ripple clock \"cont_mod10:contador_segundos0\|JK_FF:FFS2\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod10:contador_segundos0\|JK_FF:FFS2\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cont_mod10:contador_segundos0\|JK_FF:FFS3\|AUX " "Info: Detected ripple clock \"cont_mod10:contador_segundos0\|JK_FF:FFS3\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod10:contador_segundos0\|JK_FF:FFS3\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cont_mod10:contador_segundos0\|JK_FF:FFS0\|AUX " "Info: Detected ripple clock \"cont_mod10:contador_segundos0\|JK_FF:FFS0\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod10:contador_segundos0\|JK_FF:FFS0\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX " "Info: Detected ripple clock \"cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX register cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX 125.0 MHz 8.0 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 125.0 MHz between source register \"cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX\" and destination register \"cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX\" (period= 8.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.000 ns + Longest register register " "Info: + Longest register to register delay is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX 1 REG LC10 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC10; Fanout = 28; REG Node = 'cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { cont_mod10:contador_segundos0|JK_FF:FFS1|AUX } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 4.000 ns cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX 2 REG LC10 28 " "Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.000 ns; Loc. = LC10; Fanout = 28; REG Node = 'cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { cont_mod10:contador_segundos0|JK_FF:FFS1|AUX cont_mod10:contador_segundos0|JK_FF:FFS1|AUX } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 75.00 % ) " "Info: Total cell delay = 3.000 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 25.00 % ) " "Info: Total interconnect delay = 1.000 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { cont_mod10:contador_segundos0|JK_FF:FFS1|AUX cont_mod10:contador_segundos0|JK_FF:FFS1|AUX } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { cont_mod10:contador_segundos0|JK_FF:FFS1|AUX {} cont_mod10:contador_segundos0|JK_FF:FFS1|AUX {} } { 0.000ns 1.000ns } { 0.000ns 3.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLOCK 1 CLK PIN_83 4 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 4; CLK Node = 'CLOCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "relogio_digital.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX 2 REG LC10 28 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC10; Fanout = 28; REG Node = 'cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLOCK cont_mod10:contador_segundos0|JK_FF:FFS1|AUX } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK cont_mod10:contador_segundos0|JK_FF:FFS1|AUX } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} cont_mod10:contador_segundos0|JK_FF:FFS1|AUX {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 1.500 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLOCK 1 CLK PIN_83 4 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 4; CLK Node = 'CLOCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "relogio_digital.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX 2 REG LC10 28 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC10; Fanout = 28; REG Node = 'cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLOCK cont_mod10:contador_segundos0|JK_FF:FFS1|AUX } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK cont_mod10:contador_segundos0|JK_FF:FFS1|AUX } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} cont_mod10:contador_segundos0|JK_FF:FFS1|AUX {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK cont_mod10:contador_segundos0|JK_FF:FFS1|AUX } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} cont_mod10:contador_segundos0|JK_FF:FFS1|AUX {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "3.000 ns + " "Info: + Micro setup delay of destination is 3.000 ns" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { cont_mod10:contador_segundos0|JK_FF:FFS1|AUX cont_mod10:contador_segundos0|JK_FF:FFS1|AUX } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { cont_mod10:contador_segundos0|JK_FF:FFS1|AUX {} cont_mod10:contador_segundos0|JK_FF:FFS1|AUX {} } { 0.000ns 1.000ns } { 0.000ns 3.000ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK cont_mod10:contador_segundos0|JK_FF:FFS1|AUX } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} cont_mod10:contador_segundos0|JK_FF:FFS1|AUX {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK DISPLAYM1\[3\] cont_mod6:contador_minutos1\|JK_FF:FFM0\|AUX 24.500 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"DISPLAYM1\[3\]\" through register \"cont_mod6:contador_minutos1\|JK_FF:FFM0\|AUX\" is 24.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 16.500 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 16.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLOCK 1 CLK PIN_83 4 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 4; CLK Node = 'CLOCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "relogio_digital.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 2.500 ns cont_mod10:contador_segundos0\|JK_FF:FFS3\|AUX 2 REG LC7 27 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 2.500 ns; Loc. = LC7; Fanout = 27; REG Node = 'cont_mod10:contador_segundos0\|JK_FF:FFS3\|AUX'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { CLOCK cont_mod10:contador_segundos0|JK_FF:FFS3|AUX } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(4.000 ns) 7.500 ns cont_mod6:contador_segundos1\|JK_FF:FFM2\|AUX 3 REG LC2 22 " "Info: 3: + IC(1.000 ns) + CELL(4.000 ns) = 7.500 ns; Loc. = LC2; Fanout = 22; REG Node = 'cont_mod6:contador_segundos1\|JK_FF:FFM2\|AUX'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { cont_mod10:contador_segundos0|JK_FF:FFS3|AUX cont_mod6:contador_segundos1|JK_FF:FFM2|AUX } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(4.000 ns) 12.500 ns cont_mod10:contador_minutos0\|JK_FF:FFS3\|AUX 4 REG LC22 27 " "Info: 4: + IC(1.000 ns) + CELL(4.000 ns) = 12.500 ns; Loc. = LC22; Fanout = 27; REG Node = 'cont_mod10:contador_minutos0\|JK_FF:FFS3\|AUX'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { cont_mod6:contador_segundos1|JK_FF:FFM2|AUX cont_mod10:contador_minutos0|JK_FF:FFS3|AUX } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 16.500 ns cont_mod6:contador_minutos1\|JK_FF:FFM0\|AUX 5 REG LC30 18 " "Info: 5: + IC(1.000 ns) + CELL(3.000 ns) = 16.500 ns; Loc. = LC30; Fanout = 18; REG Node = 'cont_mod6:contador_minutos1\|JK_FF:FFM0\|AUX'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { cont_mod10:contador_minutos0|JK_FF:FFS3|AUX cont_mod6:contador_minutos1|JK_FF:FFM0|AUX } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.500 ns ( 81.82 % ) " "Info: Total cell delay = 13.500 ns ( 81.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 18.18 % ) " "Info: Total interconnect delay = 3.000 ns ( 18.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.500 ns" { CLOCK cont_mod10:contador_segundos0|JK_FF:FFS3|AUX cont_mod6:contador_segundos1|JK_FF:FFM2|AUX cont_mod10:contador_minutos0|JK_FF:FFS3|AUX cont_mod6:contador_minutos1|JK_FF:FFM0|AUX } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.500 ns" { CLOCK {} CLOCK~out {} cont_mod10:contador_segundos0|JK_FF:FFS3|AUX {} cont_mod6:contador_segundos1|JK_FF:FFM2|AUX {} cont_mod10:contador_minutos0|JK_FF:FFS3|AUX {} cont_mod6:contador_minutos1|JK_FF:FFM0|AUX {} } { 0.000ns 0.000ns 0.000ns 1.000ns 1.000ns 1.000ns } { 0.000ns 1.500ns 1.000ns 4.000ns 4.000ns 3.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.000 ns + Longest register pin " "Info: + Longest register to pin delay is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cont_mod6:contador_minutos1\|JK_FF:FFM0\|AUX 1 REG LC30 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC30; Fanout = 18; REG Node = 'cont_mod6:contador_minutos1\|JK_FF:FFM0\|AUX'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { cont_mod6:contador_minutos1|JK_FF:FFM0|AUX } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(4.000 ns) 5.000 ns decodificador:decodificadorm1\|Mux3~8 2 COMB LC17 1 " "Info: 2: + IC(1.000 ns) + CELL(4.000 ns) = 5.000 ns; Loc. = LC17; Fanout = 1; COMB Node = 'decodificador:decodificadorm1\|Mux3~8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { cont_mod6:contador_minutos1|JK_FF:FFM0|AUX decodificador:decodificadorm1|Mux3~8 } "NODE_NAME" } } { "decodificador.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/decodificador.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 7.000 ns DISPLAYM1\[3\] 3 PIN PIN_22 0 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 7.000 ns; Loc. = PIN_22; Fanout = 0; PIN Node = 'DISPLAYM1\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { decodificador:decodificadorm1|Mux3~8 DISPLAYM1[3] } "NODE_NAME" } } { "relogio_digital.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 85.71 % ) " "Info: Total cell delay = 6.000 ns ( 85.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 14.29 % ) " "Info: Total interconnect delay = 1.000 ns ( 14.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { cont_mod6:contador_minutos1|JK_FF:FFM0|AUX decodificador:decodificadorm1|Mux3~8 DISPLAYM1[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { cont_mod6:contador_minutos1|JK_FF:FFM0|AUX {} decodificador:decodificadorm1|Mux3~8 {} DISPLAYM1[3] {} } { 0.000ns 1.000ns 0.000ns } { 0.000ns 4.000ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.500 ns" { CLOCK cont_mod10:contador_segundos0|JK_FF:FFS3|AUX cont_mod6:contador_segundos1|JK_FF:FFM2|AUX cont_mod10:contador_minutos0|JK_FF:FFS3|AUX cont_mod6:contador_minutos1|JK_FF:FFM0|AUX } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.500 ns" { CLOCK {} CLOCK~out {} cont_mod10:contador_segundos0|JK_FF:FFS3|AUX {} cont_mod6:contador_segundos1|JK_FF:FFM2|AUX {} cont_mod10:contador_minutos0|JK_FF:FFS3|AUX {} cont_mod6:contador_minutos1|JK_FF:FFM0|AUX {} } { 0.000ns 0.000ns 0.000ns 1.000ns 1.000ns 1.000ns } { 0.000ns 1.500ns 1.000ns 4.000ns 4.000ns 3.000ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { cont_mod6:contador_minutos1|JK_FF:FFM0|AUX decodificador:decodificadorm1|Mux3~8 DISPLAYM1[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { cont_mod6:contador_minutos1|JK_FF:FFM0|AUX {} decodificador:decodificadorm1|Mux3~8 {} DISPLAYM1[3] {} } { 0.000ns 1.000ns 0.000ns } { 0.000ns 4.000ns 2.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 14:40:42 2022 " "Info: Processing ended: Sat Nov 12 14:40:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 14:40:42 2022 " "Info: Processing started: Sat Nov 12 14:40:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off relogio_digital -c relogio_digital " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off relogio_digital -c relogio_digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "relogio_digital.vho relogio_digital_vhd.sdo D:/dev/uem/cd2/Relogio_Digital/relogio_digital/simulation/modelsim/ simulation " "Info: Generated files \"relogio_digital.vho\" and \"relogio_digital_vhd.sdo\" in directory \"D:/dev/uem/cd2/Relogio_Digital/relogio_digital/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "relogio_digital.vo relogio_digital_v.sdo D:/dev/uem/cd2/Relogio_Digital/relogio_digital/timing/primetime/ timing analysis " "Info: Generated files \"relogio_digital.vo\" and \"relogio_digital_v.sdo\" in directory \"D:/dev/uem/cd2/Relogio_Digital/relogio_digital/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Warning" "WPTO_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Expected ENABLE_CLOCK_LATENCY to be set to ON but is set to OFF" {  } {  } 0 0 "Expected ENABLE_CLOCK_LATENCY to be set to ON but is set to OFF" 0 0 "" 0 -1}
{ "Info" "IPTO_FILE_GENERATED_MSG" "PrimeTime Tcl script file D:/dev/uem/cd2/Relogio_Digital/relogio_digital/timing/primetime/relogio_digital_pt_v.tcl " "Info: Generated PrimeTime Tcl script file D:/dev/uem/cd2/Relogio_Digital/relogio_digital/timing/primetime/relogio_digital_pt_v.tcl" {  } {  } 0 0 "Generated %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 14:40:43 2022 " "Info: Processing ended: Sat Nov 12 14:40:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
