
*** Running vivado
    with args -log design_1_scoreConverter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_scoreConverter_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_scoreConverter_0_0.tcl -notrace
Command: synth_design -top design_1_scoreConverter_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20156 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 450.531 ; gain = 100.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_scoreConverter_0_0' [d:/On_MicroBlaze_Demo/demo.srcs/sources_1/bd/design_1/ip/design_1_scoreConverter_0_0/synth/design_1_scoreConverter_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'scoreConverter' [d:/On_MicroBlaze_Demo/demo.srcs/sources_1/bd/design_1/ipshared/IPs/scoreConverter.v:3]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'scoreConverter_S00_AXI' [d:/On_MicroBlaze_Demo/demo.srcs/sources_1/bd/design_1/ipshared/IPs/scoreConverter_S00_AXI.v:3]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/On_MicroBlaze_Demo/demo.srcs/sources_1/bd/design_1/ipshared/IPs/scoreConverter_S00_AXI.v:154]
INFO: [Synth 8-6155] done synthesizing module 'scoreConverter_S00_AXI' (1#1) [d:/On_MicroBlaze_Demo/demo.srcs/sources_1/bd/design_1/ipshared/IPs/scoreConverter_S00_AXI.v:3]
INFO: [Synth 8-6157] synthesizing module 'Binary2LED' [d:/On_MicroBlaze_Demo/demo.srcs/sources_1/bd/design_1/ipshared/IPs/Binary2LED.v:6]
	Parameter num_bits bound to: 14 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter num_digits_each bound to: 4 - type: integer 
	Parameter available_cycles bound to: 100000 - type: integer 
	Parameter inputs_window bound to: 50000 - type: integer 
	Parameter digits_window bound to: 12500 - type: integer 
	Parameter cntEndVal bound to: 99999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Binary2LED' (2#1) [d:/On_MicroBlaze_Demo/demo.srcs/sources_1/bd/design_1/ipshared/IPs/Binary2LED.v:6]
INFO: [Synth 8-6155] done synthesizing module 'scoreConverter' (3#1) [d:/On_MicroBlaze_Demo/demo.srcs/sources_1/bd/design_1/ipshared/IPs/scoreConverter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_scoreConverter_0_0' (4#1) [d:/On_MicroBlaze_Demo/demo.srcs/sources_1/bd/design_1/ip/design_1_scoreConverter_0_0/synth/design_1_scoreConverter_0_0.v:57]
WARNING: [Synth 8-3331] design scoreConverter_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design scoreConverter_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design scoreConverter_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design scoreConverter_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design scoreConverter_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design scoreConverter_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 507.957 ; gain = 158.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 507.957 ; gain = 158.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 507.957 ; gain = 158.383
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 845.754 ; gain = 0.750
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 845.754 ; gain = 496.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 845.754 ; gain = 496.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 845.754 ; gain = 496.180
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "BCD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "higher_digits" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 845.754 ; gain = 496.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 10    
	  29 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 10    
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  29 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  29 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module scoreConverter_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Binary2LED 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 10    
	  29 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 10    
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  29 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  29 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/Binary2LED_inst/BCD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/Binary2LED_inst/higher_digits" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design design_1_scoreConverter_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_scoreConverter_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_scoreConverter_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_scoreConverter_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_scoreConverter_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_scoreConverter_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/scoreConverter_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/scoreConverter_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/scoreConverter_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/scoreConverter_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/scoreConverter_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/scoreConverter_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[31]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[30]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[29]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[28]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[27]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[26]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[25]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[24]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[23]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[22]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[21]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[20]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[19]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[18]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[17]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[16]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[15]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[14]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[13]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[12]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[11]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[10]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[9]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[8]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[7]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[6]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[5]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[31]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[30]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[29]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[28]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[27]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[26]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[25]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[24]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[23]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[22]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[21]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[20]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[19]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[18]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[17]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[16]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[15]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[14]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[13]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[12]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[11]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[10]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[9]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[8]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[7]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[6]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[5]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_scoreConverter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scoreConverter_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_scoreConverter_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 845.754 ; gain = 496.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 845.754 ; gain = 496.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 845.754 ; gain = 496.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 875.930 ; gain = 526.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 875.930 ; gain = 526.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 875.930 ; gain = 526.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 875.930 ; gain = 526.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 875.930 ; gain = 526.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 875.930 ; gain = 526.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 875.930 ; gain = 526.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     3|
|3     |LUT2   |    28|
|4     |LUT3   |    39|
|5     |LUT4   |    71|
|6     |LUT5   |    61|
|7     |LUT6   |   188|
|8     |MUXF7  |     4|
|9     |FDRE   |   198|
|10    |FDSE   |     5|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |   602|
|2     |  inst                          |scoreConverter         |   601|
|3     |    Binary2LED_inst             |Binary2LED             |   378|
|4     |    scoreConverter_S00_AXI_inst |scoreConverter_S00_AXI |   223|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 875.930 ; gain = 526.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 875.930 ; gain = 188.559
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:58 . Memory (MB): peak = 875.930 ; gain = 526.355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:00 . Memory (MB): peak = 875.930 ; gain = 537.875
INFO: [Common 17-1381] The checkpoint 'D:/On_MicroBlaze_Demo/demo.runs/design_1_scoreConverter_0_0_synth_1/design_1_scoreConverter_0_0.dcp' has been generated.
