

================================================================
== Vitis HLS Report for 'quad_frame_remapper'
================================================================
* Date:           Wed Feb 25 19:26:58 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   794881|  5798521|  7.949 ms|  57.985 ms|  794882|  5798522|       no|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                                                          |                                               |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |                         Instance                         |                     Module                    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |grp_quad_frame_remapper_Pipeline_1_fu_189                 |quad_frame_remapper_Pipeline_1                 |      362|      362|   3.620 us|   3.620 us|   361|   361|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_quad_frame_remapper_Pipeline_3_fu_194                 |quad_frame_remapper_Pipeline_3                 |      363|      363|   3.630 us|   3.630 us|   361|   361|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_quad_frame_remapper_Pipeline_4_fu_202                 |quad_frame_remapper_Pipeline_4                 |      362|      362|   3.620 us|   3.620 us|   361|   361|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207  |quad_frame_remapper_Pipeline_VITIS_LOOP_132_2  |     2309|     2309|  23.090 us|  23.090 us|  2307|  2307|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213  |quad_frame_remapper_Pipeline_VITIS_LOOP_146_3  |     2309|     2309|  23.090 us|  23.090 us|  2307|  2307|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_quad_frame_remapper_Pipeline_7_fu_219                 |quad_frame_remapper_Pipeline_7                 |      363|      363|   3.630 us|   3.630 us|   361|   361|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_quad_frame_remapper_Pipeline_2_fu_227                 |quad_frame_remapper_Pipeline_2                 |      363|      363|   3.630 us|   3.630 us|   361|   361|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_91_1  |   794880|  5798520|  736 ~ 5369|          -|          -|  1080|        no|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    312|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       16|    1|    3354|   8346|    -|
|Memory           |       12|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    583|    -|
|Register         |        -|    -|     464|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       28|    1|    3818|   9241|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       10|   ~0|       3|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+------+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                           |control_s_axi                                  |        0|   0|  214|   360|    0|
    |gmem0_m_axi_U                                             |gmem0_m_axi                                    |        8|   0|  776|   869|    0|
    |gmem1_m_axi_U                                             |gmem1_m_axi                                    |        8|   0|  768|   858|    0|
    |mul_11ns_10ns_19_1_1_U16                                  |mul_11ns_10ns_19_1_1                           |        0|   1|    0|     6|    0|
    |grp_quad_frame_remapper_Pipeline_1_fu_189                 |quad_frame_remapper_Pipeline_1                 |        0|   0|   11|    64|    0|
    |grp_quad_frame_remapper_Pipeline_2_fu_227                 |quad_frame_remapper_Pipeline_2                 |        0|   0|  142|    77|    0|
    |grp_quad_frame_remapper_Pipeline_3_fu_194                 |quad_frame_remapper_Pipeline_3                 |        0|   0|  161|    77|    0|
    |grp_quad_frame_remapper_Pipeline_4_fu_202                 |quad_frame_remapper_Pipeline_4                 |        0|   0|   11|    64|    0|
    |grp_quad_frame_remapper_Pipeline_7_fu_219                 |quad_frame_remapper_Pipeline_7                 |        0|   0|  142|    77|    0|
    |grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207  |quad_frame_remapper_Pipeline_VITIS_LOOP_132_2  |        0|   0|  563|  2935|    0|
    |grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213  |quad_frame_remapper_Pipeline_VITIS_LOOP_146_3  |        0|   0|  566|  2959|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+------+-----+
    |Total                                                     |                                               |       16|   1| 3354|  8346|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buf_in_U   |line_buf_in_RAM_1WNR_AUTO_1R1W  |        8|  0|   0|    0|   360|  128|     1|        46080|
    |line_buf_out_U  |line_buf_out_RAM_AUTO_1R1W      |        4|  0|   0|    0|   360|  128|     1|        46080|
    +----------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                |       12|  0|   0|    0|   720|  256|     2|        92160|
    +----------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln117_1_fu_359_p2             |         +|   0|  0|  13|          13|          13|
    |add_ln117_fu_365_p2               |         +|   0|  0|  13|          13|          11|
    |add_ln120_fu_385_p2               |         +|   0|  0|  12|          11|          10|
    |add_ln123_fu_418_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln91_fu_266_p2                |         +|   0|  0|  30|          23|          13|
    |add_ln95_fu_292_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln98_fu_303_p2                |         +|   0|  0|  13|          10|           9|
    |y_2_fu_278_p2                     |         +|   0|  0|  12|          11|           1|
    |ap_block_state26                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln102_1_fu_323_p2            |      icmp|   0|  0|  13|          10|           9|
    |icmp_ln102_fu_317_p2              |      icmp|   0|  0|  13|          10|           6|
    |icmp_ln91_fu_272_p2               |      icmp|   0|  0|  12|          11|          11|
    |is_bottom_fu_297_p2               |      icmp|   0|  0|  12|          11|          10|
    |ap_block_state15_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln102_fu_329_p2                |        or|   0|  0|   2|           1|           1|
    |local_y_fu_309_p3                 |    select|   0|  0|  10|           1|          10|
    |src_y_fu_391_p3                   |    select|   0|  0|  11|           1|          11|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 312|         256|         245|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  159|         36|    1|         36|
    |gmem0_0_ARADDR         |   14|          3|   64|        192|
    |gmem0_0_ARLEN          |   14|          3|   32|         96|
    |gmem0_0_ARVALID        |   14|          3|    1|          3|
    |gmem0_0_RREADY         |    9|          2|    1|          2|
    |gmem0_blk_n_AR         |    9|          2|    1|          2|
    |gmem1_0_AWADDR         |   25|          5|   64|        320|
    |gmem1_0_AWLEN          |   20|          4|   32|        128|
    |gmem1_0_AWVALID        |   20|          4|    1|          4|
    |gmem1_0_BREADY         |   20|          4|    1|          4|
    |gmem1_0_WDATA          |   14|          3|  128|        384|
    |gmem1_0_WSTRB          |   14|          3|   16|         48|
    |gmem1_0_WVALID         |   14|          3|    1|          3|
    |gmem1_blk_n_AW         |    9|          2|    1|          2|
    |gmem1_blk_n_B          |    9|          2|    1|          2|
    |line_buf_in_address0   |   20|          4|    9|         36|
    |line_buf_in_address1   |   14|          3|    9|         27|
    |line_buf_in_ce0        |   20|          4|    1|          4|
    |line_buf_in_ce1        |   14|          3|    1|          3|
    |line_buf_in_we0        |    9|          2|    1|          2|
    |line_buf_out_address0  |   37|          7|    9|         63|
    |line_buf_out_ce0       |   37|          7|    1|          7|
    |line_buf_out_d0        |   25|          5|  128|        640|
    |line_buf_out_we0       |   25|          5|   16|         80|
    |phi_mul_fu_142         |    9|          2|   23|         46|
    |y_fu_146               |    9|          2|   11|         22|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  583|        123|  554|       2156|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln91_reg_497                                                       |  23|   0|   23|          0|
    |add_ln95_reg_510                                                       |  64|   0|   64|          0|
    |ap_CS_fsm                                                              |  35|   0|   35|          0|
    |dst_read_reg_487                                                       |  64|   0|   64|          0|
    |grp_quad_frame_remapper_Pipeline_1_fu_189_ap_start_reg                 |   1|   0|    1|          0|
    |grp_quad_frame_remapper_Pipeline_2_fu_227_ap_start_reg                 |   1|   0|    1|          0|
    |grp_quad_frame_remapper_Pipeline_3_fu_194_ap_start_reg                 |   1|   0|    1|          0|
    |grp_quad_frame_remapper_Pipeline_4_fu_202_ap_start_reg                 |   1|   0|    1|          0|
    |grp_quad_frame_remapper_Pipeline_7_fu_219_ap_start_reg                 |   1|   0|    1|          0|
    |grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_start_reg  |   1|   0|    1|          0|
    |grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_start_reg  |   1|   0|    1|          0|
    |is_bottom_reg_515                                                      |   1|   0|    1|          0|
    |local_y_reg_520                                                        |  10|   0|   10|          0|
    |mul_ln123_reg_535                                                      |  19|   0|   19|          0|
    |or_ln102_reg_526                                                       |   1|   0|    1|          0|
    |phi_mul_fu_142                                                         |  23|   0|   23|          0|
    |reg_244                                                                |  60|   0|   60|          0|
    |src_read_reg_492                                                       |  64|   0|   64|          0|
    |src_y_reg_530                                                          |  11|   0|   11|          0|
    |trunc_ln1_reg_540                                                      |  60|   0|   60|          0|
    |y_2_reg_505                                                            |  11|   0|   11|          0|
    |y_fu_146                                                               |  11|   0|   11|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  | 464|   0|  464|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|              control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|              control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|              control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|              control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|              control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|              control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|              control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  quad_frame_remapper|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  quad_frame_remapper|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  quad_frame_remapper|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  128|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   16|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  128|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  128|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   16|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  128|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|                gmem1|       pointer|
+-----------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 27 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 2 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 26 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 36 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 37 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%spectopmodule_ln48 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [C:/quad_frame_remapper/quad_frame_remapper.cpp:48]   --->   Operation 38 'spectopmodule' 'spectopmodule_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 388800, void @empty_1, void @empty_2, void @empty_0, i32 4, i32 16, i32 256, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem0"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 388800, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 2, i32 16, i32 32, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem1"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %src, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %src, void @empty_9, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst, void @empty_9, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size_in_16bytes"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_in_16bytes, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_in_16bytes, void @empty_9, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%dst_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dst"   --->   Operation 51 'read' 'dst_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%src_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %src"   --->   Operation 52 'read' 'src_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (3.25ns)   --->   "%line_buf_in = alloca i64 1"   --->   Operation 53 'alloca' 'line_buf_in' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%line_buf_out = alloca i64 1"   --->   Operation 54 'alloca' 'line_buf_out' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %line_buf_out"   --->   Operation 55 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln91 = store i11 0, i11 %y" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 56 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i23 0, i23 %phi_mul"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 58 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%phi_mul_load = load i23 %phi_mul" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 59 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%y_1 = load i11 %y" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 60 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.28ns)   --->   "%add_ln91 = add i23 %phi_mul_load, i23 5760" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 61 'add' 'add_ln91' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.63ns)   --->   "%icmp_ln91 = icmp_eq  i11 %y_1, i11 1080" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 62 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.63ns)   --->   "%y_2 = add i11 %y_1, i11 1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 64 'add' 'y_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.body.split, void %for.end91" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 65 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i11 %y_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 66 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 67 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i23 %phi_mul_load" [C:/quad_frame_remapper/quad_frame_remapper.cpp:95]   --->   Operation 68 'zext' 'zext_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (3.52ns)   --->   "%add_ln95 = add i64 %zext_ln95, i64 %dst_read" [C:/quad_frame_remapper/quad_frame_remapper.cpp:95]   --->   Operation 69 'add' 'add_ln95' <Predicate = (!icmp_ln91)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.63ns)   --->   "%is_bottom = icmp_ugt  i11 %y_1, i11 539" [C:/quad_frame_remapper/quad_frame_remapper.cpp:95]   --->   Operation 70 'icmp' 'is_bottom' <Predicate = (!icmp_ln91)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln98 = add i10 %trunc_ln91, i10 484" [C:/quad_frame_remapper/quad_frame_remapper.cpp:98]   --->   Operation 71 'add' 'add_ln98' <Predicate = (!icmp_ln91)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.68ns)   --->   "%local_y = select i1 %is_bottom, i10 %add_ln98, i10 %trunc_ln91" [C:/quad_frame_remapper/quad_frame_remapper.cpp:98]   --->   Operation 72 'select' 'local_y' <Predicate = (!icmp_ln91)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.73ns)   --->   "%icmp_ln102 = icmp_ult  i10 %local_y, i10 54" [C:/quad_frame_remapper/quad_frame_remapper.cpp:102]   --->   Operation 73 'icmp' 'icmp_ln102' <Predicate = (!icmp_ln91)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.73ns)   --->   "%icmp_ln102_1 = icmp_ugt  i10 %local_y, i10 485" [C:/quad_frame_remapper/quad_frame_remapper.cpp:102]   --->   Operation 74 'icmp' 'icmp_ln102_1' <Predicate = (!icmp_ln91)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.97ns)   --->   "%or_ln102 = or i1 %icmp_ln102, i1 %icmp_ln102_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:102]   --->   Operation 75 'or' 'or_ln102' <Predicate = (!icmp_ln91)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %or_ln102, void %if.end, void %memset.loop2.preheader" [C:/quad_frame_remapper/quad_frame_remapper.cpp:102]   --->   Operation 76 'br' 'br_ln102' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln0 = call void @quad_frame_remapper_Pipeline_1, i128 %line_buf_out"   --->   Operation 77 'call' 'call_ln0' <Predicate = (!icmp_ln91 & or_ln102)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln164 = ret" [C:/quad_frame_remapper/quad_frame_remapper.cpp:164]   --->   Operation 78 'ret' 'ret_ln164' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.14>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i10 %local_y" [C:/quad_frame_remapper/quad_frame_remapper.cpp:117]   --->   Operation 79 'trunc' 'trunc_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln117, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:117]   --->   Operation 80 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i12 %tmp" [C:/quad_frame_remapper/quad_frame_remapper.cpp:117]   --->   Operation 81 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln117 = shl i10 %local_y, i10 1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:117]   --->   Operation 82 'shl' 'shl_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln117_2 = zext i10 %shl_ln117" [C:/quad_frame_remapper/quad_frame_remapper.cpp:117]   --->   Operation 83 'zext' 'zext_ln117_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_1 = add i13 %zext_ln117, i13 %zext_ln117_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:117]   --->   Operation 84 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln117 = add i13 %add_ln117_1, i13 7652" [C:/quad_frame_remapper/quad_frame_remapper.cpp:117]   --->   Operation 85 'add' 'add_ln117' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%src_local_y = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln117, i32 3, i32 12" [C:/quad_frame_remapper/quad_frame_remapper.cpp:117]   --->   Operation 86 'partselect' 'src_local_y' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i10 %src_local_y" [C:/quad_frame_remapper/quad_frame_remapper.cpp:117]   --->   Operation 87 'zext' 'zext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.63ns)   --->   "%add_ln120 = add i11 %zext_ln117_1, i11 540" [C:/quad_frame_remapper/quad_frame_remapper.cpp:120]   --->   Operation 88 'add' 'add_ln120' <Predicate = (is_bottom)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.69ns)   --->   "%src_y = select i1 %is_bottom, i11 %add_ln120, i11 %zext_ln117_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:120]   --->   Operation 89 'select' 'src_y' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.63>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i11 %src_y" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 90 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (5.63ns)   --->   "%mul_ln123 = mul i19 %zext_ln123, i19 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 91 'mul' 'mul_ln123' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln95, i32 4, i32 63" [C:/quad_frame_remapper/quad_frame_remapper.cpp:160]   --->   Operation 92 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.52>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i19.i4, i19 %mul_ln123, i4 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 93 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i23 %shl_ln" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 94 'zext' 'zext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (3.52ns)   --->   "%add_ln123 = add i64 %zext_ln123_1, i64 %src_read" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 95 'add' 'add_ln123' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln123, i32 4, i32 63" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 96 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i60 %trunc_ln1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 97 'sext' 'sext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i128 %gmem0, i64 %sext_ln123" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 98 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [8/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem0_addr, i64 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 99 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 100 [7/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem0_addr, i64 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 100 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [6/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem0_addr, i64 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 101 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 102 [5/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem0_addr, i64 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 102 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 103 [4/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem0_addr, i64 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 103 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 104 [3/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem0_addr, i64 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 104 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 105 [2/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem0_addr, i64 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 105 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 106 [1/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem0_addr, i64 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 106 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 107 [2/2] (0.00ns)   --->   "%call_ln123 = call void @quad_frame_remapper_Pipeline_3, i128 %gmem0, i60 %trunc_ln1, i128 %line_buf_in" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 107 'call' 'call_ln123' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln0 = call void @quad_frame_remapper_Pipeline_4, i128 %line_buf_out"   --->   Operation 108 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 4.99>
ST_15 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln123 = call void @quad_frame_remapper_Pipeline_3, i128 %gmem0, i60 %trunc_ln1, i128 %line_buf_in" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 109 'call' 'call_ln123' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 110 [1/2] (4.99ns)   --->   "%call_ln0 = call void @quad_frame_remapper_Pipeline_4, i128 %line_buf_out"   --->   Operation 110 'call' 'call_ln0' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln0 = call void @quad_frame_remapper_Pipeline_VITIS_LOOP_132_2, i128 %line_buf_in, i128 %line_buf_out"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln0 = call void @quad_frame_remapper_Pipeline_VITIS_LOOP_132_2, i128 %line_buf_in, i128 %line_buf_out"   --->   Operation 112 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln0 = call void @quad_frame_remapper_Pipeline_VITIS_LOOP_146_3, i128 %line_buf_in, i128 %line_buf_out"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln0 = call void @quad_frame_remapper_Pipeline_VITIS_LOOP_146_3, i128 %line_buf_in, i128 %line_buf_out"   --->   Operation 114 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln160 = sext i60 %trunc_ln3" [C:/quad_frame_remapper/quad_frame_remapper.cpp:160]   --->   Operation 115 'sext' 'sext_ln160' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%gmem1_addr_1 = getelementptr i128 %gmem1, i64 %sext_ln160" [C:/quad_frame_remapper/quad_frame_remapper.cpp:160]   --->   Operation 116 'getelementptr' 'gmem1_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (7.30ns)   --->   "%empty_34 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i64 %gmem1_addr_1, i64 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:160]   --->   Operation 117 'writereq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 118 [2/2] (0.00ns)   --->   "%call_ln160 = call void @quad_frame_remapper_Pipeline_7, i128 %gmem1, i60 %trunc_ln3, i128 %line_buf_out" [C:/quad_frame_remapper/quad_frame_remapper.cpp:160]   --->   Operation 118 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln160 = call void @quad_frame_remapper_Pipeline_7, i128 %gmem1, i60 %trunc_ln3, i128 %line_buf_out" [C:/quad_frame_remapper/quad_frame_remapper.cpp:160]   --->   Operation 119 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 120 [5/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem1_addr_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 120 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 121 [4/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem1_addr_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 121 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 122 [3/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem1_addr_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 122 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 123 [2/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem1_addr_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 123 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 124 [1/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem1_addr_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 124 'writeresp' 'empty_35' <Predicate = (!or_ln102)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln91 = br void %cleanup" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 125 'br' 'br_ln91' <Predicate = (!or_ln102)> <Delay = 0.00>
ST_26 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln91 = store i11 %y_2, i11 %y" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 126 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_26 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln91 = store i23 %add_ln91, i23 %phi_mul" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 127 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_26 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 128 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>

State 27 <SV = 2> <Delay = 4.99>
ST_27 : Operation 129 [1/2] (4.99ns)   --->   "%call_ln0 = call void @quad_frame_remapper_Pipeline_1, i128 %line_buf_out"   --->   Operation 129 'call' 'call_ln0' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 3> <Delay = 7.30>
ST_28 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln95, i32 4, i32 63" [C:/quad_frame_remapper/quad_frame_remapper.cpp:107]   --->   Operation 130 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i60 %trunc_ln2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:107]   --->   Operation 131 'sext' 'sext_ln107' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 132 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i128 %gmem1, i64 %sext_ln107" [C:/quad_frame_remapper/quad_frame_remapper.cpp:107]   --->   Operation 132 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 133 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i64 %gmem1_addr, i64 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:107]   --->   Operation 133 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 4> <Delay = 0.00>
ST_29 : Operation 134 [2/2] (0.00ns)   --->   "%call_ln107 = call void @quad_frame_remapper_Pipeline_2, i128 %gmem1, i60 %trunc_ln2, i128 %line_buf_out" [C:/quad_frame_remapper/quad_frame_remapper.cpp:107]   --->   Operation 134 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 30 <SV = 5> <Delay = 0.00>
ST_30 : Operation 135 [1/2] (0.00ns)   --->   "%call_ln107 = call void @quad_frame_remapper_Pipeline_2, i128 %gmem1, i60 %trunc_ln2, i128 %line_buf_out" [C:/quad_frame_remapper/quad_frame_remapper.cpp:107]   --->   Operation 135 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 31 <SV = 6> <Delay = 7.30>
ST_31 : Operation 136 [5/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem1_addr" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 136 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 7> <Delay = 7.30>
ST_32 : Operation 137 [4/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem1_addr" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 137 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 8> <Delay = 7.30>
ST_33 : Operation 138 [3/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem1_addr" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 138 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 9> <Delay = 7.30>
ST_34 : Operation 139 [2/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem1_addr" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 139 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 10> <Delay = 7.30>
ST_35 : Operation 140 [1/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem1_addr" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 140 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln91 = br void %cleanup" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 141 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ src]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size_in_16bytes]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                    (alloca                ) [ 011111111111111111111111111111111111]
y                          (alloca                ) [ 011111111111111111111111111111111111]
spectopmodule_ln48         (spectopmodule         ) [ 000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000]
dst_read                   (read                  ) [ 001111111111111111111111111111111111]
src_read                   (read                  ) [ 001111111111111111111111111111111111]
line_buf_in                (alloca                ) [ 001111111111111111111111111111111111]
line_buf_out               (alloca                ) [ 001111111111111111111111111111111111]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000000000000000000000000000000]
store_ln91                 (store                 ) [ 000000000000000000000000000000000000]
store_ln0                  (store                 ) [ 000000000000000000000000000000000000]
br_ln91                    (br                    ) [ 000000000000000000000000000000000000]
phi_mul_load               (load                  ) [ 000000000000000000000000000000000000]
y_1                        (load                  ) [ 000000000000000000000000000000000000]
add_ln91                   (add                   ) [ 000111111111111111111111111111111111]
icmp_ln91                  (icmp                  ) [ 001111111111111111111111111111111111]
speclooptripcount_ln0      (speclooptripcount     ) [ 000000000000000000000000000000000000]
y_2                        (add                   ) [ 000111111111111111111111111111111111]
br_ln91                    (br                    ) [ 000000000000000000000000000000000000]
trunc_ln91                 (trunc                 ) [ 000000000000000000000000000000000000]
specloopname_ln91          (specloopname          ) [ 000000000000000000000000000000000000]
zext_ln95                  (zext                  ) [ 000000000000000000000000000000000000]
add_ln95                   (add                   ) [ 000110000000000000000000000110000000]
is_bottom                  (icmp                  ) [ 000100000000000000000000000000000000]
add_ln98                   (add                   ) [ 000000000000000000000000000000000000]
local_y                    (select                ) [ 000100000000000000000000000000000000]
icmp_ln102                 (icmp                  ) [ 000000000000000000000000000000000000]
icmp_ln102_1               (icmp                  ) [ 000000000000000000000000000000000000]
or_ln102                   (or                    ) [ 001111111111111111111111111111111111]
br_ln102                   (br                    ) [ 000000000000000000000000000000000000]
ret_ln164                  (ret                   ) [ 000000000000000000000000000000000000]
trunc_ln117                (trunc                 ) [ 000000000000000000000000000000000000]
tmp                        (bitconcatenate        ) [ 000000000000000000000000000000000000]
zext_ln117                 (zext                  ) [ 000000000000000000000000000000000000]
shl_ln117                  (shl                   ) [ 000000000000000000000000000000000000]
zext_ln117_2               (zext                  ) [ 000000000000000000000000000000000000]
add_ln117_1                (add                   ) [ 000000000000000000000000000000000000]
add_ln117                  (add                   ) [ 000000000000000000000000000000000000]
src_local_y                (partselect            ) [ 000000000000000000000000000000000000]
zext_ln117_1               (zext                  ) [ 000000000000000000000000000000000000]
add_ln120                  (add                   ) [ 000000000000000000000000000000000000]
src_y                      (select                ) [ 000010000000000000000000000000000000]
zext_ln123                 (zext                  ) [ 000000000000000000000000000000000000]
mul_ln123                  (mul                   ) [ 000001000000000000000000000000000000]
trunc_ln3                  (partselect            ) [ 000001111111111111111100000000000000]
shl_ln                     (bitconcatenate        ) [ 000000000000000000000000000000000000]
zext_ln123_1               (zext                  ) [ 000000000000000000000000000000000000]
add_ln123                  (add                   ) [ 000000000000000000000000000000000000]
trunc_ln1                  (partselect            ) [ 000000111111111100000000000000000000]
sext_ln123                 (sext                  ) [ 000000000000000000000000000000000000]
gmem0_addr                 (getelementptr         ) [ 000000011111110000000000000000000000]
empty_33                   (readreq               ) [ 000000000000000000000000000000000000]
call_ln123                 (call                  ) [ 000000000000000000000000000000000000]
call_ln0                   (call                  ) [ 000000000000000000000000000000000000]
call_ln0                   (call                  ) [ 000000000000000000000000000000000000]
call_ln0                   (call                  ) [ 000000000000000000000000000000000000]
sext_ln160                 (sext                  ) [ 000000000000000000000000000000000000]
gmem1_addr_1               (getelementptr         ) [ 001000000000000000001111111111111111]
empty_34                   (writereq              ) [ 000000000000000000000000000000000000]
call_ln160                 (call                  ) [ 000000000000000000000000000000000000]
empty_35                   (writeresp             ) [ 000000000000000000000000000000000000]
br_ln91                    (br                    ) [ 000000000000000000000000000000000000]
store_ln91                 (store                 ) [ 000000000000000000000000000000000000]
store_ln91                 (store                 ) [ 000000000000000000000000000000000000]
br_ln91                    (br                    ) [ 000000000000000000000000000000000000]
call_ln0                   (call                  ) [ 000000000000000000000000000000000000]
trunc_ln2                  (partselect            ) [ 000000000000000000000000000001100000]
sext_ln107                 (sext                  ) [ 000000000000000000000000000000000000]
gmem1_addr                 (getelementptr         ) [ 000000000000000000000000000001111111]
empty                      (writereq              ) [ 000000000000000000000000000000000000]
call_ln107                 (call                  ) [ 000000000000000000000000000000000000]
empty_32                   (writeresp             ) [ 000000000000000000000000000000000000]
br_ln91                    (br                    ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="size_in_16bytes">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_in_16bytes"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quad_frame_remapper_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i19.i4"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quad_frame_remapper_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quad_frame_remapper_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quad_frame_remapper_Pipeline_VITIS_LOOP_132_2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quad_frame_remapper_Pipeline_VITIS_LOOP_146_3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quad_frame_remapper_Pipeline_7"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quad_frame_remapper_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="phi_mul_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="y_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="line_buf_in_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf_in/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="line_buf_out_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf_out/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="dst_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="src_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_readreq_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="128" slack="0"/>
<pin id="173" dir="0" index="2" bw="10" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_33/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_writereq_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="128" slack="0"/>
<pin id="180" dir="0" index="2" bw="10" slack="0"/>
<pin id="181" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty_34/19 empty/28 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_writeresp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="128" slack="3"/>
<pin id="187" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty_35/22 empty_32/31 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_quad_frame_remapper_Pipeline_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_quad_frame_remapper_Pipeline_3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="128" slack="0"/>
<pin id="197" dir="0" index="2" bw="60" slack="9"/>
<pin id="198" dir="0" index="3" bw="128" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln123/14 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_quad_frame_remapper_Pipeline_4_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="128" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/16 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="128" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/18 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_quad_frame_remapper_Pipeline_7_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="128" slack="0"/>
<pin id="222" dir="0" index="2" bw="60" slack="16"/>
<pin id="223" dir="0" index="3" bw="128" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln160/20 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_quad_frame_remapper_Pipeline_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="128" slack="0"/>
<pin id="230" dir="0" index="2" bw="60" slack="1"/>
<pin id="231" dir="0" index="3" bw="128" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln107/29 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="60" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="2"/>
<pin id="238" dir="0" index="2" bw="4" slack="0"/>
<pin id="239" dir="0" index="3" bw="7" slack="0"/>
<pin id="240" dir="1" index="4" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/4 trunc_ln2/28 "/>
</bind>
</comp>

<comp id="244" class="1005" name="reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="60" slack="1"/>
<pin id="246" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 trunc_ln2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln91_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="11" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln0_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="23" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="phi_mul_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="23" slack="1"/>
<pin id="262" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="y_1_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="1"/>
<pin id="265" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln91_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="23" slack="0"/>
<pin id="268" dir="0" index="1" bw="14" slack="0"/>
<pin id="269" dir="1" index="2" bw="23" slack="24"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln91_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="11" slack="0"/>
<pin id="274" dir="0" index="1" bw="11" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="y_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="11" slack="24"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln91_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln91/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln95_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="23" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln95_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="23" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="1"/>
<pin id="295" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="is_bottom_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="11" slack="0"/>
<pin id="299" dir="0" index="1" bw="11" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="is_bottom/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln98_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="0"/>
<pin id="305" dir="0" index="1" bw="10" slack="0"/>
<pin id="306" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="local_y_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="10" slack="0"/>
<pin id="312" dir="0" index="2" bw="10" slack="0"/>
<pin id="313" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="local_y/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln102_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="0" index="1" bw="10" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln102_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="0" index="1" bw="10" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102_1/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="or_ln102_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="24"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln102/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln117_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="1"/>
<pin id="337" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="12" slack="0"/>
<pin id="340" dir="0" index="1" bw="9" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln117_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="12" slack="0"/>
<pin id="348" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="shl_ln117_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="1"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln117/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln117_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_2/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln117_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="12" slack="0"/>
<pin id="361" dir="0" index="1" bw="10" slack="0"/>
<pin id="362" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_1/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln117_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="13" slack="0"/>
<pin id="367" dir="0" index="1" bw="11" slack="0"/>
<pin id="368" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="src_local_y_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="0"/>
<pin id="373" dir="0" index="1" bw="13" slack="0"/>
<pin id="374" dir="0" index="2" bw="3" slack="0"/>
<pin id="375" dir="0" index="3" bw="5" slack="0"/>
<pin id="376" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="src_local_y/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln117_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="10" slack="0"/>
<pin id="383" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_1/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln120_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="0" index="1" bw="11" slack="0"/>
<pin id="388" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="src_y_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="11" slack="0"/>
<pin id="394" dir="0" index="2" bw="11" slack="0"/>
<pin id="395" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_y/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln123_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="11" slack="1"/>
<pin id="400" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="mul_ln123_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="11" slack="0"/>
<pin id="403" dir="0" index="1" bw="10" slack="0"/>
<pin id="404" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln123/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="shl_ln_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="23" slack="0"/>
<pin id="409" dir="0" index="1" bw="19" slack="1"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln123_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="23" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_1/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln123_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="23" slack="0"/>
<pin id="420" dir="0" index="1" bw="64" slack="4"/>
<pin id="421" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="trunc_ln1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="60" slack="0"/>
<pin id="425" dir="0" index="1" bw="64" slack="0"/>
<pin id="426" dir="0" index="2" bw="4" slack="0"/>
<pin id="427" dir="0" index="3" bw="7" slack="0"/>
<pin id="428" dir="1" index="4" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sext_ln123_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="60" slack="1"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln123/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="gmem0_addr_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="0"/>
<pin id="438" dir="0" index="1" bw="64" slack="0"/>
<pin id="439" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sext_ln160_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="60" slack="15"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln160/19 "/>
</bind>
</comp>

<comp id="447" class="1004" name="gmem1_addr_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="0"/>
<pin id="449" dir="0" index="1" bw="64" slack="0"/>
<pin id="450" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr_1/19 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln91_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="11" slack="24"/>
<pin id="456" dir="0" index="1" bw="11" slack="25"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/26 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln91_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="23" slack="24"/>
<pin id="460" dir="0" index="1" bw="23" slack="25"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/26 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln107_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="60" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107/28 "/>
</bind>
</comp>

<comp id="466" class="1004" name="gmem1_addr_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="64" slack="0"/>
<pin id="469" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/28 "/>
</bind>
</comp>

<comp id="473" class="1005" name="phi_mul_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="23" slack="0"/>
<pin id="475" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="480" class="1005" name="y_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="0"/>
<pin id="482" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="487" class="1005" name="dst_read_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="1"/>
<pin id="489" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dst_read "/>
</bind>
</comp>

<comp id="492" class="1005" name="src_read_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="4"/>
<pin id="494" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="src_read "/>
</bind>
</comp>

<comp id="497" class="1005" name="add_ln91_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="23" slack="24"/>
<pin id="499" dir="1" index="1" bw="23" slack="24"/>
</pin_list>
<bind>
<opset="add_ln91 "/>
</bind>
</comp>

<comp id="505" class="1005" name="y_2_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="11" slack="24"/>
<pin id="507" dir="1" index="1" bw="11" slack="24"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="510" class="1005" name="add_ln95_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="2"/>
<pin id="512" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln95 "/>
</bind>
</comp>

<comp id="515" class="1005" name="is_bottom_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="is_bottom "/>
</bind>
</comp>

<comp id="520" class="1005" name="local_y_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="10" slack="1"/>
<pin id="522" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="local_y "/>
</bind>
</comp>

<comp id="526" class="1005" name="or_ln102_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="24"/>
<pin id="528" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln102 "/>
</bind>
</comp>

<comp id="530" class="1005" name="src_y_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="11" slack="1"/>
<pin id="532" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="src_y "/>
</bind>
</comp>

<comp id="535" class="1005" name="mul_ln123_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="19" slack="1"/>
<pin id="537" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln123 "/>
</bind>
</comp>

<comp id="540" class="1005" name="trunc_ln1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="60" slack="1"/>
<pin id="542" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="546" class="1005" name="gmem0_addr_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="128" slack="1"/>
<pin id="548" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="551" class="1005" name="gmem1_addr_1_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="128" slack="3"/>
<pin id="553" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="gmem1_addr_1 "/>
</bind>
</comp>

<comp id="556" class="1005" name="gmem1_addr_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="128" slack="3"/>
<pin id="558" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="64" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="64" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="62" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="62" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="122" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="124" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="134" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="124" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="138" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="94" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="126" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="128" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="130" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="132" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="136" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="2" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="233"><net_src comp="140" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="2" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="241"><net_src comp="114" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="243"><net_src comp="116" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="247"><net_src comp="235" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="254"><net_src comp="68" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="70" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="72" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="263" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="74" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="263" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="80" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="263" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="260" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="263" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="86" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="284" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="88" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="297" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="303" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="284" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="90" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="309" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="92" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="317" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="323" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="343"><net_src comp="96" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="335" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="98" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="100" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="350" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="346" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="102" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="104" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="365" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="106" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="108" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="384"><net_src comp="371" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="110" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="397"><net_src comp="381" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="112" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="118" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="120" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="417"><net_src comp="407" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="429"><net_src comp="114" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="418" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="30" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="116" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="440"><net_src comp="0" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="442"><net_src comp="436" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="446"><net_src comp="244" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="2" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="443" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="453"><net_src comp="447" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="465"><net_src comp="235" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="2" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="462" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="472"><net_src comp="466" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="476"><net_src comp="142" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="479"><net_src comp="473" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="483"><net_src comp="146" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="486"><net_src comp="480" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="490"><net_src comp="158" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="495"><net_src comp="164" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="500"><net_src comp="266" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="508"><net_src comp="278" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="513"><net_src comp="292" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="518"><net_src comp="297" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="523"><net_src comp="309" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="529"><net_src comp="329" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="391" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="538"><net_src comp="401" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="543"><net_src comp="423" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="549"><net_src comp="436" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="554"><net_src comp="447" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="559"><net_src comp="466" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="184" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {19 20 21 22 23 24 25 26 28 29 30 31 32 33 34 35 }
 - Input state : 
	Port: quad_frame_remapper : gmem0 | {6 7 8 9 10 11 12 13 14 15 }
	Port: quad_frame_remapper : src | {1 }
	Port: quad_frame_remapper : dst | {1 }
  - Chain level:
	State 1
		specbramwithbyteenable_ln0 : 1
		store_ln91 : 1
		store_ln0 : 1
	State 2
		add_ln91 : 1
		icmp_ln91 : 1
		y_2 : 1
		br_ln91 : 2
		trunc_ln91 : 1
		zext_ln95 : 1
		add_ln95 : 2
		is_bottom : 1
		add_ln98 : 2
		local_y : 3
		icmp_ln102 : 4
		icmp_ln102_1 : 4
		or_ln102 : 5
		br_ln102 : 5
	State 3
		tmp : 1
		zext_ln117 : 2
		add_ln117_1 : 3
		add_ln117 : 4
		src_local_y : 5
		zext_ln117_1 : 6
		add_ln120 : 7
		src_y : 8
	State 4
		mul_ln123 : 1
	State 5
		zext_ln123_1 : 1
		add_ln123 : 2
		trunc_ln1 : 3
	State 6
		gmem0_addr : 1
		empty_33 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		gmem1_addr_1 : 1
		empty_34 : 2
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		sext_ln107 : 1
		gmem1_addr : 2
		empty : 3
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |         grp_quad_frame_remapper_Pipeline_1_fu_189        |    0    |    0    |    9    |    28   |
|          |         grp_quad_frame_remapper_Pipeline_3_fu_194        |    0    |    0    |   211   |    28   |
|          |         grp_quad_frame_remapper_Pipeline_4_fu_202        |    0    |    0    |    9    |    28   |
|   call   | grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207 |    0    |  8.4172 |   582   |   1537  |
|          | grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213 |    0    |  8.4172 |   587   |   1561  |
|          |         grp_quad_frame_remapper_Pipeline_7_fu_219        |    0    |  1.588  |   211   |    37   |
|          |         grp_quad_frame_remapper_Pipeline_2_fu_227        |    0    |  1.588  |   211   |    37   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                      add_ln91_fu_266                     |    0    |    0    |    0    |    30   |
|          |                        y_2_fu_278                        |    0    |    0    |    0    |    12   |
|          |                      add_ln95_fu_292                     |    0    |    0    |    0    |    71   |
|    add   |                      add_ln98_fu_303                     |    0    |    0    |    0    |    13   |
|          |                    add_ln117_1_fu_359                    |    0    |    0    |    0    |    12   |
|          |                     add_ln117_fu_365                     |    0    |    0    |    0    |    13   |
|          |                     add_ln120_fu_385                     |    0    |    0    |    0    |    12   |
|          |                     add_ln123_fu_418                     |    0    |    0    |    0    |    71   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                     icmp_ln91_fu_272                     |    0    |    0    |    0    |    12   |
|   icmp   |                     is_bottom_fu_297                     |    0    |    0    |    0    |    12   |
|          |                     icmp_ln102_fu_317                    |    0    |    0    |    0    |    13   |
|          |                    icmp_ln102_1_fu_323                   |    0    |    0    |    0    |    13   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|  select  |                      local_y_fu_309                      |    0    |    0    |    0    |    10   |
|          |                       src_y_fu_391                       |    0    |    0    |    0    |    11   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                     mul_ln123_fu_401                     |    1    |    0    |    0    |    6    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|    or    |                      or_ln102_fu_329                     |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   read   |                   dst_read_read_fu_158                   |    0    |    0    |    0    |    0    |
|          |                   src_read_read_fu_164                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                    grp_readreq_fu_170                    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
| writereq |                    grp_writereq_fu_177                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                   grp_writeresp_fu_184                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                        grp_fu_235                        |    0    |    0    |    0    |    0    |
|partselect|                    src_local_y_fu_371                    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln1_fu_423                     |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                     trunc_ln91_fu_284                    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln117_fu_335                    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                     zext_ln95_fu_288                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln117_fu_346                    |    0    |    0    |    0    |    0    |
|   zext   |                    zext_ln117_2_fu_355                   |    0    |    0    |    0    |    0    |
|          |                    zext_ln117_1_fu_381                   |    0    |    0    |    0    |    0    |
|          |                     zext_ln123_fu_398                    |    0    |    0    |    0    |    0    |
|          |                    zext_ln123_1_fu_414                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                        tmp_fu_338                        |    0    |    0    |    0    |    0    |
|          |                       shl_ln_fu_407                      |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|    shl   |                     shl_ln117_fu_350                     |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                     sext_ln123_fu_433                    |    0    |    0    |    0    |    0    |
|   sext   |                     sext_ln160_fu_443                    |    0    |    0    |    0    |    0    |
|          |                     sext_ln107_fu_462                    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                          |    1    | 20.0104 |   1820  |   3569  |
|----------|----------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
| line_buf_in|    8   |    0   |    0   |    0   |
|line_buf_out|    4   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |   12   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln91_reg_497  |   23   |
|  add_ln95_reg_510  |   64   |
|  dst_read_reg_487  |   64   |
| gmem0_addr_reg_546 |   128  |
|gmem1_addr_1_reg_551|   128  |
| gmem1_addr_reg_556 |   128  |
|  is_bottom_reg_515 |    1   |
|   local_y_reg_520  |   10   |
|  mul_ln123_reg_535 |   19   |
|  or_ln102_reg_526  |    1   |
|   phi_mul_reg_473  |   23   |
|       reg_244      |   60   |
|  src_read_reg_492  |   64   |
|    src_y_reg_530   |   11   |
|  trunc_ln1_reg_540 |   60   |
|     y_2_reg_505    |   11   |
|      y_reg_480     |   11   |
+--------------------+--------+
|        Total       |   806  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------|------|------|------|--------||---------||---------||---------|
|  grp_readreq_fu_170  |  p1  |   2  |  128 |   256  ||    0    ||    9    |
|  grp_writereq_fu_177 |  p1  |   2  |  128 |   256  ||    0    ||    9    |
| grp_writeresp_fu_184 |  p1  |   2  |  128 |   256  ||    0    ||    9    |
|----------------------|------|------|------|--------||---------||---------||---------|
|         Total        |      |      |      |   768  ||  4.764  ||    0    ||    27   |
|----------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   20   |  1820  |  3569  |    -   |
|   Memory  |   12   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    0   |   27   |    -   |
|  Register |    -   |    -   |    -   |   806  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   12   |    1   |   24   |  2626  |  3596  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
