#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x557354a547d0 .scope module, "decoder_tb" "decoder_tb" 2 29;
 .timescale -9 -12;
v0x557354d5af30_0 .net "alucode", 5 0, L_0x557354d5e6c0;  1 drivers
v0x557354d5b010_0 .net "aluop1_type", 1 0, L_0x557354d5e890;  1 drivers
v0x557354d5b0b0_0 .net "aluop2_type", 1 0, L_0x557354d5e980;  1 drivers
v0x557354d5b1b0_0 .net "dstreg_num", 4 0, L_0x557354d5e2d0;  1 drivers
v0x557354d5b280_0 .net "imm", 31 0, L_0x557354d5e580;  1 drivers
v0x557354d5b320_0 .var "ir", 31 0;
L_0x7fa3a88dd570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557354d5b3f0_0 .net "is_halt", 0 0, L_0x7fa3a88dd570;  1 drivers
v0x557354d5b4c0_0 .net "is_load", 0 0, L_0x557354d5ec50;  1 drivers
v0x557354d5b590_0 .net "is_store", 0 0, L_0x557354d5ee40;  1 drivers
v0x557354d5b660_0 .net "reg_we", 0 0, L_0x557354d5eb60;  1 drivers
v0x557354d5b730_0 .net "srcreg1_num", 4 0, L_0x557354d5c7e0;  1 drivers
v0x557354d5b800_0 .net "srcreg2_num", 4 0, L_0x557354d5cff0;  1 drivers
S_0x557354a54360 .scope module, "decoder1" "decoder" 2 43, 3 4 0, S_0x557354a547d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ir"
    .port_info 1 /OUTPUT 5 "srcreg1_num"
    .port_info 2 /OUTPUT 5 "srcreg2_num"
    .port_info 3 /OUTPUT 5 "dstreg_num"
    .port_info 4 /OUTPUT 32 "imm"
    .port_info 5 /OUTPUT 6 "alucode"
    .port_info 6 /OUTPUT 2 "aluop1_type"
    .port_info 7 /OUTPUT 2 "aluop2_type"
    .port_info 8 /OUTPUT 1 "reg_we"
    .port_info 9 /OUTPUT 1 "is_load"
    .port_info 10 /OUTPUT 1 "is_store"
    .port_info 11 /OUTPUT 1 "is_halt"
    .port_info 12 /OUTPUT 7 "op"
L_0x557354802c90 .functor OR 1, L_0x557354d5ba70, L_0x557354d5bbe0, C4<0>, C4<0>;
L_0x557354d2fcf0 .functor OR 1, L_0x557354802c90, L_0x557354d5bda0, C4<0>, C4<0>;
L_0x557354d5c0d0 .functor OR 1, L_0x557354d2fcf0, L_0x557354d5bfa0, C4<0>, C4<0>;
L_0x557354d5c320 .functor OR 1, L_0x557354d5c0d0, L_0x557354d5c230, C4<0>, C4<0>;
L_0x557354d5c5a0 .functor OR 1, L_0x557354d5c320, L_0x557354d5c460, C4<0>, C4<0>;
L_0x557354d5cb80 .functor OR 1, L_0x557354d5c980, L_0x557354d5ca70, C4<0>, C4<0>;
L_0x557354d5cdc0 .functor OR 1, L_0x557354d5cb80, L_0x557354d5ccd0, C4<0>, C4<0>;
L_0x557354d5cb10 .functor OR 1, L_0x557354d5d1d0, L_0x557354d5d350, C4<0>, C4<0>;
L_0x557354d5d6c0 .functor OR 1, L_0x557354d5cb10, L_0x557354d5d530, C4<0>, C4<0>;
L_0x557354d5d8c0 .functor OR 1, L_0x557354d5d6c0, L_0x557354d5d7d0, C4<0>, C4<0>;
L_0x557354d5db80 .functor OR 1, L_0x557354d5d8c0, L_0x557354d5da30, C4<0>, C4<0>;
L_0x557354d5ddf0 .functor OR 1, L_0x557354d5db80, L_0x557354d5d620, C4<0>, C4<0>;
L_0x557354d5e120 .functor OR 1, L_0x557354d5ddf0, L_0x557354d5df70, C4<0>, C4<0>;
v0x557354d57880_0 .net *"_s10", 0 0, L_0x557354d5bbe0;  1 drivers
L_0x7fa3a88dd4e0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x557354d57960_0 .net/2u *"_s100", 6 0, L_0x7fa3a88dd4e0;  1 drivers
v0x557354d57a40_0 .net *"_s102", 0 0, L_0x557354d5df70;  1 drivers
v0x557354d57ae0_0 .net *"_s104", 0 0, L_0x557354d5e120;  1 drivers
v0x557354d57ba0_0 .net *"_s107", 4 0, L_0x557354d5e230;  1 drivers
L_0x7fa3a88dd528 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x557354d57cd0_0 .net/2u *"_s108", 4 0, L_0x7fa3a88dd528;  1 drivers
v0x557354d57db0_0 .net *"_s12", 0 0, L_0x557354802c90;  1 drivers
L_0x7fa3a88dd0a8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x557354d57e70_0 .net/2u *"_s14", 6 0, L_0x7fa3a88dd0a8;  1 drivers
v0x557354d57f50_0 .net *"_s16", 0 0, L_0x557354d5bda0;  1 drivers
v0x557354d58010_0 .net *"_s18", 0 0, L_0x557354d2fcf0;  1 drivers
L_0x7fa3a88dd0f0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x557354d580d0_0 .net/2u *"_s20", 6 0, L_0x7fa3a88dd0f0;  1 drivers
v0x557354d581b0_0 .net *"_s22", 0 0, L_0x557354d5bfa0;  1 drivers
v0x557354d58270_0 .net *"_s24", 0 0, L_0x557354d5c0d0;  1 drivers
L_0x7fa3a88dd138 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x557354d58330_0 .net/2u *"_s26", 6 0, L_0x7fa3a88dd138;  1 drivers
v0x557354d58410_0 .net *"_s28", 0 0, L_0x557354d5c230;  1 drivers
v0x557354d584d0_0 .net *"_s30", 0 0, L_0x557354d5c320;  1 drivers
L_0x7fa3a88dd180 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x557354d58590_0 .net/2u *"_s32", 6 0, L_0x7fa3a88dd180;  1 drivers
v0x557354d58670_0 .net *"_s34", 0 0, L_0x557354d5c460;  1 drivers
v0x557354d58730_0 .net *"_s36", 0 0, L_0x557354d5c5a0;  1 drivers
v0x557354d587f0_0 .net *"_s39", 4 0, L_0x557354d5c6b0;  1 drivers
L_0x7fa3a88dd018 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x557354d588d0_0 .net/2u *"_s4", 6 0, L_0x7fa3a88dd018;  1 drivers
L_0x7fa3a88dd1c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x557354d589b0_0 .net/2u *"_s40", 4 0, L_0x7fa3a88dd1c8;  1 drivers
L_0x7fa3a88dd210 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x557354d58a90_0 .net/2u *"_s44", 6 0, L_0x7fa3a88dd210;  1 drivers
v0x557354d58b70_0 .net *"_s46", 0 0, L_0x557354d5c980;  1 drivers
L_0x7fa3a88dd258 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x557354d58c30_0 .net/2u *"_s48", 6 0, L_0x7fa3a88dd258;  1 drivers
v0x557354d58d10_0 .net *"_s50", 0 0, L_0x557354d5ca70;  1 drivers
v0x557354d58dd0_0 .net *"_s52", 0 0, L_0x557354d5cb80;  1 drivers
L_0x7fa3a88dd2a0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x557354d58e90_0 .net/2u *"_s54", 6 0, L_0x7fa3a88dd2a0;  1 drivers
v0x557354d58f70_0 .net *"_s56", 0 0, L_0x557354d5ccd0;  1 drivers
v0x557354d59030_0 .net *"_s58", 0 0, L_0x557354d5cdc0;  1 drivers
v0x557354d590f0_0 .net *"_s6", 0 0, L_0x557354d5ba70;  1 drivers
v0x557354d591b0_0 .net *"_s61", 4 0, L_0x557354d5ced0;  1 drivers
L_0x7fa3a88dd2e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x557354d59290_0 .net/2u *"_s62", 4 0, L_0x7fa3a88dd2e8;  1 drivers
L_0x7fa3a88dd330 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x557354d59370_0 .net/2u *"_s66", 6 0, L_0x7fa3a88dd330;  1 drivers
v0x557354d59450_0 .net *"_s68", 0 0, L_0x557354d5d1d0;  1 drivers
L_0x7fa3a88dd378 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x557354d59510_0 .net/2u *"_s70", 6 0, L_0x7fa3a88dd378;  1 drivers
v0x557354d595f0_0 .net *"_s72", 0 0, L_0x557354d5d350;  1 drivers
v0x557354d596b0_0 .net *"_s74", 0 0, L_0x557354d5cb10;  1 drivers
L_0x7fa3a88dd3c0 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x557354d59770_0 .net/2u *"_s76", 6 0, L_0x7fa3a88dd3c0;  1 drivers
v0x557354d59850_0 .net *"_s78", 0 0, L_0x557354d5d530;  1 drivers
L_0x7fa3a88dd060 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x557354d59910_0 .net/2u *"_s8", 6 0, L_0x7fa3a88dd060;  1 drivers
v0x557354d599f0_0 .net *"_s80", 0 0, L_0x557354d5d6c0;  1 drivers
L_0x7fa3a88dd408 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x557354d59ab0_0 .net/2u *"_s82", 6 0, L_0x7fa3a88dd408;  1 drivers
v0x557354d59b90_0 .net *"_s84", 0 0, L_0x557354d5d7d0;  1 drivers
v0x557354d59c50_0 .net *"_s86", 0 0, L_0x557354d5d8c0;  1 drivers
L_0x7fa3a88dd450 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x557354d59d10_0 .net/2u *"_s88", 6 0, L_0x7fa3a88dd450;  1 drivers
v0x557354d59df0_0 .net *"_s90", 0 0, L_0x557354d5da30;  1 drivers
v0x557354d59eb0_0 .net *"_s92", 0 0, L_0x557354d5db80;  1 drivers
L_0x7fa3a88dd498 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x557354d59f70_0 .net/2u *"_s94", 6 0, L_0x7fa3a88dd498;  1 drivers
v0x557354d5a050_0 .net *"_s96", 0 0, L_0x557354d5d620;  1 drivers
v0x557354d5a110_0 .net *"_s98", 0 0, L_0x557354d5ddf0;  1 drivers
v0x557354d5a1d0_0 .net "alucode", 5 0, L_0x557354d5e6c0;  alias, 1 drivers
v0x557354d5a2b0_0 .net "aluop1_type", 1 0, L_0x557354d5e890;  alias, 1 drivers
v0x557354d5a390_0 .net "aluop2_type", 1 0, L_0x557354d5e980;  alias, 1 drivers
v0x557354d5a470_0 .net "dstreg_num", 4 0, L_0x557354d5e2d0;  alias, 1 drivers
v0x557354d5a550_0 .net "imm", 31 0, L_0x557354d5e580;  alias, 1 drivers
v0x557354d5a630_0 .net "ir", 31 0, v0x557354d5b320_0;  1 drivers
v0x557354d5a710_0 .net "is_halt", 0 0, L_0x7fa3a88dd570;  alias, 1 drivers
v0x557354d5a7d0_0 .net "is_load", 0 0, L_0x557354d5ec50;  alias, 1 drivers
v0x557354d5a890_0 .net "is_store", 0 0, L_0x557354d5ee40;  alias, 1 drivers
v0x557354d5a950_0 .net "op", 6 0, L_0x557354d5b8d0;  1 drivers
v0x557354d5aa30_0 .net "opcode", 2 0, L_0x557354d5b9a0;  1 drivers
v0x557354d5ab10_0 .net "reg_we", 0 0, L_0x557354d5eb60;  alias, 1 drivers
v0x557354d5abd0_0 .net "srcreg1_num", 4 0, L_0x557354d5c7e0;  alias, 1 drivers
v0x557354d5acb0_0 .net "srcreg2_num", 4 0, L_0x557354d5cff0;  alias, 1 drivers
L_0x557354d5b8d0 .part v0x557354d5b320_0, 0, 7;
L_0x557354d5b9a0 .part v0x557354d5b320_0, 12, 3;
L_0x557354d5ba70 .cmp/eq 7, L_0x557354d5b8d0, L_0x7fa3a88dd018;
L_0x557354d5bbe0 .cmp/eq 7, L_0x557354d5b8d0, L_0x7fa3a88dd060;
L_0x557354d5bda0 .cmp/eq 7, L_0x557354d5b8d0, L_0x7fa3a88dd0a8;
L_0x557354d5bfa0 .cmp/eq 7, L_0x557354d5b8d0, L_0x7fa3a88dd0f0;
L_0x557354d5c230 .cmp/eq 7, L_0x557354d5b8d0, L_0x7fa3a88dd138;
L_0x557354d5c460 .cmp/eq 7, L_0x557354d5b8d0, L_0x7fa3a88dd180;
L_0x557354d5c6b0 .part v0x557354d5b320_0, 15, 5;
L_0x557354d5c7e0 .functor MUXZ 5, L_0x7fa3a88dd1c8, L_0x557354d5c6b0, L_0x557354d5c5a0, C4<>;
L_0x557354d5c980 .cmp/eq 7, L_0x557354d5b8d0, L_0x7fa3a88dd210;
L_0x557354d5ca70 .cmp/eq 7, L_0x557354d5b8d0, L_0x7fa3a88dd258;
L_0x557354d5ccd0 .cmp/eq 7, L_0x557354d5b8d0, L_0x7fa3a88dd2a0;
L_0x557354d5ced0 .part v0x557354d5b320_0, 20, 5;
L_0x557354d5cff0 .functor MUXZ 5, L_0x7fa3a88dd2e8, L_0x557354d5ced0, L_0x557354d5cdc0, C4<>;
L_0x557354d5d1d0 .cmp/eq 7, L_0x557354d5b8d0, L_0x7fa3a88dd330;
L_0x557354d5d350 .cmp/eq 7, L_0x557354d5b8d0, L_0x7fa3a88dd378;
L_0x557354d5d530 .cmp/eq 7, L_0x557354d5b8d0, L_0x7fa3a88dd3c0;
L_0x557354d5d7d0 .cmp/eq 7, L_0x557354d5b8d0, L_0x7fa3a88dd408;
L_0x557354d5da30 .cmp/eq 7, L_0x557354d5b8d0, L_0x7fa3a88dd450;
L_0x557354d5d620 .cmp/eq 7, L_0x557354d5b8d0, L_0x7fa3a88dd498;
L_0x557354d5df70 .cmp/eq 7, L_0x557354d5b8d0, L_0x7fa3a88dd4e0;
L_0x557354d5e230 .part v0x557354d5b320_0, 7, 5;
L_0x557354d5e2d0 .functor MUXZ 5, L_0x7fa3a88dd528, L_0x557354d5e230, L_0x557354d5e120, C4<>;
L_0x557354d5e580 .ufunc TD_decoder_tb.decoder1.immediate, 32, v0x557354d5b320_0, L_0x557354d5b8d0, L_0x557354d5b9a0 (v0x557354d56a40_0, v0x557354d56b20_0, v0x557354d56be0_0) v0x557354d56940_0 S_0x557354d56770;
L_0x557354d5e6c0 .ufunc TD_decoder_tb.decoder1.alu, 6, v0x557354d5b320_0, L_0x557354d5b8d0, L_0x557354d5b9a0 (v0x557354d55db0_0, v0x557354d55e90_0, v0x557354d55f50_0) v0x557354a45b20_0 S_0x557354a4ccd0;
L_0x557354d5e890 .ufunc TD_decoder_tb.decoder1.aluop1, 2, L_0x557354d5b8d0 (v0x557354d56300_0) v0x557354d56220_0 S_0x557354d56030;
L_0x557354d5e980 .ufunc TD_decoder_tb.decoder1.aluop2, 2, L_0x557354d5b8d0 (v0x557354d56690_0) v0x557354d565b0_0 S_0x557354d563e0;
L_0x557354d5eb60 .ufunc TD_decoder_tb.decoder1.reg_en, 1, L_0x557354d5b8d0, L_0x557354d5e2d0 (v0x557354d57370_0, v0x557354d57270_0) v0x557354d57450_0 S_0x557354d570a0;
L_0x557354d5ec50 .ufunc TD_decoder_tb.decoder1.load, 1, L_0x557354d5b8d0 (v0x557354d56fc0_0) v0x557354d56ee0_0 S_0x557354d56cc0;
L_0x557354d5ee40 .ufunc TD_decoder_tb.decoder1.store, 1, L_0x557354d5b8d0 (v0x557354d576c0_0) v0x557354d577c0_0 S_0x557354d574f0;
S_0x557354a4ccd0 .scope function, "alu" "alu" 3 77, 3 77 0, S_0x557354a54360;
 .timescale -9 -12;
v0x557354a45b20_0 .var "alu", 5 0;
v0x557354d55db0_0 .var "ir", 31 0;
v0x557354d55e90_0 .var "op", 6 0;
v0x557354d55f50_0 .var "opcode", 2 0;
TD_decoder_tb.decoder1.alu ;
    %load/vec4 v0x557354d55e90_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v0x557354d55f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.20;
T_0.11 ;
    %load/vec4 v0x557354d55e90_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557354d55db0_0;
    %parti/s 1, 30, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x557354d55e90_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557354d55db0_0;
    %parti/s 1, 25, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.23, 8;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.24;
T_0.23 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
T_0.24 ;
T_0.22 ;
    %jmp T_0.20;
T_0.12 ;
    %load/vec4 v0x557354d55e90_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557354d55db0_0;
    %parti/s 1, 25, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.25, 8;
    %pushi/vec4 29, 0, 6;
    %jmp/1 T_0.26, 8;
T_0.25 ; End of true expr.
    %pushi/vec4 19, 0, 6;
    %jmp/0 T_0.26, 8;
 ; End of false expr.
    %blend;
T_0.26;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.20;
T_0.13 ;
    %load/vec4 v0x557354d55e90_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557354d55db0_0;
    %parti/s 1, 25, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.27, 8;
    %pushi/vec4 30, 0, 6;
    %jmp/1 T_0.28, 8;
T_0.27 ; End of true expr.
    %pushi/vec4 20, 0, 6;
    %jmp/0 T_0.28, 8;
 ; End of false expr.
    %blend;
T_0.28;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.20;
T_0.14 ;
    %load/vec4 v0x557354d55e90_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557354d55db0_0;
    %parti/s 1, 25, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.29, 8;
    %pushi/vec4 31, 0, 6;
    %jmp/1 T_0.30, 8;
T_0.29 ; End of true expr.
    %pushi/vec4 21, 0, 6;
    %jmp/0 T_0.30, 8;
 ; End of false expr.
    %blend;
T_0.30;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.20;
T_0.15 ;
    %load/vec4 v0x557354d55e90_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557354d55db0_0;
    %parti/s 1, 25, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.31, 8;
    %pushi/vec4 33, 0, 6;
    %jmp/1 T_0.32, 8;
T_0.31 ; End of true expr.
    %pushi/vec4 22, 0, 6;
    %jmp/0 T_0.32, 8;
 ; End of false expr.
    %blend;
T_0.32;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.20;
T_0.16 ;
    %load/vec4 v0x557354d55e90_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557354d55db0_0;
    %parti/s 1, 25, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.33, 8;
    %pushi/vec4 34, 0, 6;
    %jmp/1 T_0.34, 8;
T_0.33 ; End of true expr.
    %pushi/vec4 23, 0, 6;
    %jmp/0 T_0.34, 8;
 ; End of false expr.
    %blend;
T_0.34;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.20;
T_0.17 ;
    %load/vec4 v0x557354d55e90_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557354d55db0_0;
    %parti/s 1, 25, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.35, 8;
    %pushi/vec4 28, 0, 6;
    %jmp/1 T_0.36, 8;
T_0.35 ; End of true expr.
    %pushi/vec4 24, 0, 6;
    %jmp/0 T_0.36, 8;
 ; End of false expr.
    %blend;
T_0.36;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.20;
T_0.18 ;
    %load/vec4 v0x557354d55db0_0;
    %parti/s 1, 30, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.37, 4;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.38;
T_0.37 ;
    %load/vec4 v0x557354d55db0_0;
    %parti/s 1, 25, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.39, 4;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.40;
T_0.39 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
T_0.40 ;
T_0.38 ;
    %jmp T_0.20;
T_0.20 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v0x557354d55f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.44, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.45, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.47, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.48, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.50;
T_0.41 ;
    %load/vec4 v0x557354d55e90_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557354d55db0_0;
    %parti/s 1, 30, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.51, 8;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.52;
T_0.51 ;
    %load/vec4 v0x557354d55e90_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557354d55db0_0;
    %parti/s 1, 25, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.53, 8;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.54;
T_0.53 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
T_0.54 ;
T_0.52 ;
    %jmp T_0.50;
T_0.42 ;
    %load/vec4 v0x557354d55e90_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557354d55db0_0;
    %parti/s 1, 25, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.55, 8;
    %pushi/vec4 29, 0, 6;
    %jmp/1 T_0.56, 8;
T_0.55 ; End of true expr.
    %pushi/vec4 19, 0, 6;
    %jmp/0 T_0.56, 8;
 ; End of false expr.
    %blend;
T_0.56;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.50;
T_0.43 ;
    %load/vec4 v0x557354d55e90_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557354d55db0_0;
    %parti/s 1, 25, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.57, 8;
    %pushi/vec4 30, 0, 6;
    %jmp/1 T_0.58, 8;
T_0.57 ; End of true expr.
    %pushi/vec4 20, 0, 6;
    %jmp/0 T_0.58, 8;
 ; End of false expr.
    %blend;
T_0.58;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.50;
T_0.44 ;
    %load/vec4 v0x557354d55e90_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557354d55db0_0;
    %parti/s 1, 25, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.59, 8;
    %pushi/vec4 31, 0, 6;
    %jmp/1 T_0.60, 8;
T_0.59 ; End of true expr.
    %pushi/vec4 21, 0, 6;
    %jmp/0 T_0.60, 8;
 ; End of false expr.
    %blend;
T_0.60;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.50;
T_0.45 ;
    %load/vec4 v0x557354d55e90_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557354d55db0_0;
    %parti/s 1, 25, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.61, 8;
    %pushi/vec4 33, 0, 6;
    %jmp/1 T_0.62, 8;
T_0.61 ; End of true expr.
    %pushi/vec4 22, 0, 6;
    %jmp/0 T_0.62, 8;
 ; End of false expr.
    %blend;
T_0.62;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.50;
T_0.46 ;
    %load/vec4 v0x557354d55e90_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557354d55db0_0;
    %parti/s 1, 25, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.63, 8;
    %pushi/vec4 34, 0, 6;
    %jmp/1 T_0.64, 8;
T_0.63 ; End of true expr.
    %pushi/vec4 23, 0, 6;
    %jmp/0 T_0.64, 8;
 ; End of false expr.
    %blend;
T_0.64;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.50;
T_0.47 ;
    %load/vec4 v0x557354d55e90_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557354d55db0_0;
    %parti/s 1, 25, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.65, 8;
    %pushi/vec4 28, 0, 6;
    %jmp/1 T_0.66, 8;
T_0.65 ; End of true expr.
    %pushi/vec4 24, 0, 6;
    %jmp/0 T_0.66, 8;
 ; End of false expr.
    %blend;
T_0.66;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.50;
T_0.48 ;
    %load/vec4 v0x557354d55db0_0;
    %parti/s 1, 30, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.67, 4;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.68;
T_0.67 ;
    %load/vec4 v0x557354d55db0_0;
    %parti/s 1, 25, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.69, 4;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.70;
T_0.69 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
T_0.70 ;
T_0.68 ;
    %jmp T_0.50;
T_0.50 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v0x557354d55f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.71, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.72, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.73, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.74, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.75, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.76, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.78;
T_0.71 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.78;
T_0.72 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.78;
T_0.73 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.78;
T_0.74 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.78;
T_0.75 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.78;
T_0.76 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.78;
T_0.78 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v0x557354d55f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.79, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.80, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.81, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.83;
T_0.79 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.83;
T_0.80 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.83;
T_0.81 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.83;
T_0.83 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v0x557354d55f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.84, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.85, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.86, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.87, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.88, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.90;
T_0.84 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.90;
T_0.85 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.90;
T_0.86 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.90;
T_0.87 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.90;
T_0.88 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x557354a45b20_0, 0, 6;
    %jmp T_0.90;
T_0.90 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %end;
S_0x557354d56030 .scope function, "aluop1" "aluop1" 3 147, 3 147 0, S_0x557354a54360;
 .timescale -9 -12;
v0x557354d56220_0 .var "aluop1", 1 0;
v0x557354d56300_0 .var "op", 6 0;
TD_decoder_tb.decoder1.aluop1 ;
    %load/vec4 v0x557354d56300_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.91, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.92, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.93, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.94, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.95, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.96, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.97, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557354d56220_0, 0, 2;
    %jmp T_1.99;
T_1.91 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557354d56220_0, 0, 2;
    %jmp T_1.99;
T_1.92 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557354d56220_0, 0, 2;
    %jmp T_1.99;
T_1.93 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557354d56220_0, 0, 2;
    %jmp T_1.99;
T_1.94 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557354d56220_0, 0, 2;
    %jmp T_1.99;
T_1.95 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557354d56220_0, 0, 2;
    %jmp T_1.99;
T_1.96 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557354d56220_0, 0, 2;
    %jmp T_1.99;
T_1.97 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557354d56220_0, 0, 2;
    %jmp T_1.99;
T_1.99 ;
    %pop/vec4 1;
    %end;
S_0x557354d563e0 .scope function, "aluop2" "aluop2" 3 157, 3 157 0, S_0x557354a54360;
 .timescale -9 -12;
v0x557354d565b0_0 .var "aluop2", 1 0;
v0x557354d56690_0 .var "op", 6 0;
TD_decoder_tb.decoder1.aluop2 ;
    %load/vec4 v0x557354d56690_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.100, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.101, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.102, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.103, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.104, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.105, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.106, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.107, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.108, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557354d565b0_0, 0, 2;
    %jmp T_2.110;
T_2.100 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557354d565b0_0, 0, 2;
    %jmp T_2.110;
T_2.101 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557354d565b0_0, 0, 2;
    %jmp T_2.110;
T_2.102 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557354d565b0_0, 0, 2;
    %jmp T_2.110;
T_2.103 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557354d565b0_0, 0, 2;
    %jmp T_2.110;
T_2.104 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557354d565b0_0, 0, 2;
    %jmp T_2.110;
T_2.105 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557354d565b0_0, 0, 2;
    %jmp T_2.110;
T_2.106 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x557354d565b0_0, 0, 2;
    %jmp T_2.110;
T_2.107 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x557354d565b0_0, 0, 2;
    %jmp T_2.110;
T_2.108 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x557354d565b0_0, 0, 2;
    %jmp T_2.110;
T_2.110 ;
    %pop/vec4 1;
    %end;
S_0x557354d56770 .scope function, "immediate" "immediate" 3 55, 3 55 0, S_0x557354a54360;
 .timescale -9 -12;
v0x557354d56940_0 .var "immediate", 31 0;
v0x557354d56a40_0 .var "ir", 31 0;
v0x557354d56b20_0 .var "op", 6 0;
v0x557354d56be0_0 .var "opcode", 2 0;
TD_decoder_tb.decoder1.immediate ;
    %load/vec4 v0x557354d56b20_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.111, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.112, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.113, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.114, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.115, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.116, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.117, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.118, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557354d56940_0, 0, 32;
    %jmp T_3.120;
T_3.111 ;
    %load/vec4 v0x557354d56be0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.121, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.122, 6;
    %load/vec4 v0x557354d56a40_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x557354d56a40_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557354d56940_0, 0, 32;
    %jmp T_3.124;
T_3.121 ;
    %load/vec4 v0x557354d56a40_0;
    %parti/s 1, 24, 6;
    %replicate 27;
    %load/vec4 v0x557354d56a40_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557354d56940_0, 0, 32;
    %jmp T_3.124;
T_3.122 ;
    %load/vec4 v0x557354d56a40_0;
    %parti/s 1, 24, 6;
    %replicate 27;
    %load/vec4 v0x557354d56a40_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557354d56940_0, 0, 32;
    %jmp T_3.124;
T_3.124 ;
    %pop/vec4 1;
    %jmp T_3.120;
T_3.112 ;
    %load/vec4 v0x557354d56a40_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x557354d56940_0, 0, 32;
    %jmp T_3.120;
T_3.113 ;
    %load/vec4 v0x557354d56a40_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x557354d56940_0, 0, 32;
    %jmp T_3.120;
T_3.114 ;
    %load/vec4 v0x557354d56a40_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x557354d56a40_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557354d56a40_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557354d56a40_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557354d56a40_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x557354d56940_0, 0, 32;
    %jmp T_3.120;
T_3.115 ;
    %load/vec4 v0x557354d56a40_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x557354d56a40_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557354d56940_0, 0, 32;
    %jmp T_3.120;
T_3.116 ;
    %load/vec4 v0x557354d56a40_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x557354d56a40_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557354d56a40_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557354d56a40_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557354d56a40_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x557354d56940_0, 0, 32;
    %jmp T_3.120;
T_3.117 ;
    %load/vec4 v0x557354d56a40_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x557354d56a40_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557354d56a40_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557354d56940_0, 0, 32;
    %jmp T_3.120;
T_3.118 ;
    %load/vec4 v0x557354d56a40_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x557354d56a40_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557354d56940_0, 0, 32;
    %jmp T_3.120;
T_3.120 ;
    %pop/vec4 1;
    %end;
S_0x557354d56cc0 .scope function, "load" "load" 3 40, 3 40 0, S_0x557354a54360;
 .timescale -9 -12;
v0x557354d56ee0_0 .var "load", 0 0;
v0x557354d56fc0_0 .var "op", 6 0;
TD_decoder_tb.decoder1.load ;
    %load/vec4 v0x557354d56fc0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.125, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557354d56ee0_0, 0, 1;
    %jmp T_4.127;
T_4.125 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557354d56ee0_0, 0, 1;
    %jmp T_4.127;
T_4.127 ;
    %pop/vec4 1;
    %end;
S_0x557354d570a0 .scope function, "reg_en" "reg_en" 3 23, 3 23 0, S_0x557354a54360;
 .timescale -9 -12;
v0x557354d57270_0 .var "dstreg_num", 4 0;
v0x557354d57370_0 .var "op", 6 0;
v0x557354d57450_0 .var "reg_en", 0 0;
TD_decoder_tb.decoder1.reg_en ;
    %load/vec4 v0x557354d57370_0;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.128, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.129, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.130, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.131, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557354d57450_0, 0, 1;
    %jmp T_5.133;
T_5.128 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557354d57450_0, 0, 1;
    %jmp T_5.133;
T_5.129 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557354d57450_0, 0, 1;
    %jmp T_5.133;
T_5.130 ;
    %load/vec4 v0x557354d57270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_5.134, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557354d57450_0, 0, 1;
    %jmp T_5.136;
T_5.134 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557354d57450_0, 0, 1;
    %jmp T_5.136;
T_5.136 ;
    %pop/vec4 1;
    %jmp T_5.133;
T_5.131 ;
    %load/vec4 v0x557354d57270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_5.137, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557354d57450_0, 0, 1;
    %jmp T_5.139;
T_5.137 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557354d57450_0, 0, 1;
    %jmp T_5.139;
T_5.139 ;
    %pop/vec4 1;
    %jmp T_5.133;
T_5.133 ;
    %pop/vec4 1;
    %end;
S_0x557354d574f0 .scope function, "store" "store" 3 47, 3 47 0, S_0x557354a54360;
 .timescale -9 -12;
v0x557354d576c0_0 .var "op", 6 0;
v0x557354d577c0_0 .var "store", 0 0;
TD_decoder_tb.decoder1.store ;
    %load/vec4 v0x557354d576c0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.140, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557354d577c0_0, 0, 1;
    %jmp T_6.142;
T_6.140 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557354d577c0_0, 0, 1;
    %jmp T_6.142;
T_6.142 ;
    %pop/vec4 1;
    %end;
    .scope S_0x557354a547d0;
T_7 ;
    %pushi/vec4 11863603, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 69 "$display", "%s:", "ADD" {0 0 0};
    %vpi_call 2 70 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.0, 6;
    %vpi_call 2 73 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 74 "$finish" {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call 2 76 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.1 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.2, 6;
    %vpi_call 2 80 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 81 "$finish" {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call 2 83 "$display", "\011%m: srcreg2_num == 11" {0 0 0};
T_7.3 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.4, 6;
    %vpi_call 2 87 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 88 "$finish" {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call 2 90 "$display", "\011%m: dstreg_num == 12" {0 0 0};
T_7.5 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 6;
    %vpi_call 2 94 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 95 "$finish" {0 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call 2 97 "$display", "\011%m: imm == 0" {0 0 0};
T_7.7 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 17, 0, 6;
    %jmp/0xz  T_7.8, 6;
    %vpi_call 2 101 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010001 {0 0 0};
    %vpi_call 2 102 "$finish" {0 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call 2 104 "$display", "\011%m: alucode == `ALU_ADD" {0 0 0};
T_7.9 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.10, 6;
    %vpi_call 2 108 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 109 "$finish" {0 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call 2 111 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.11 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.12, 6;
    %vpi_call 2 115 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 116 "$finish" {0 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call 2 118 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.13 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.14, 6;
    %vpi_call 2 122 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 123 "$finish" {0 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call 2 125 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.15 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.16, 6;
    %vpi_call 2 129 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 130 "$finish" {0 0 0};
    %jmp T_7.17;
T_7.16 ;
    %vpi_call 2 132 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.17 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.18, 6;
    %vpi_call 2 136 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 137 "$finish" {0 0 0};
    %jmp T_7.19;
T_7.18 ;
    %vpi_call 2 139 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.19 ;
    %vpi_call 2 141 "$display", "%s test ...ok\012", "ADD" {0 0 0};
    %pushi/vec4 1085670963, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 73 "$display", "%s:", "SUB" {0 0 0};
    %vpi_call 2 74 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.20, 6;
    %vpi_call 2 77 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
    %jmp T_7.21;
T_7.20 ;
    %vpi_call 2 80 "$display", "\011%m: srcreg1_num == 12" {0 0 0};
T_7.21 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.22, 6;
    %vpi_call 2 84 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 85 "$finish" {0 0 0};
    %jmp T_7.23;
T_7.22 ;
    %vpi_call 2 87 "$display", "\011%m: srcreg2_num == 11" {0 0 0};
T_7.23 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.24, 6;
    %vpi_call 2 91 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 92 "$finish" {0 0 0};
    %jmp T_7.25;
T_7.24 ;
    %vpi_call 2 94 "$display", "\011%m: dstreg_num == 12" {0 0 0};
T_7.25 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.26, 6;
    %vpi_call 2 98 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 99 "$finish" {0 0 0};
    %jmp T_7.27;
T_7.26 ;
    %vpi_call 2 101 "$display", "\011%m: imm == 0" {0 0 0};
T_7.27 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 18, 0, 6;
    %jmp/0xz  T_7.28, 6;
    %vpi_call 2 105 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010010 {0 0 0};
    %vpi_call 2 106 "$finish" {0 0 0};
    %jmp T_7.29;
T_7.28 ;
    %vpi_call 2 108 "$display", "\011%m: alucode == `ALU_SUB" {0 0 0};
T_7.29 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.30, 6;
    %vpi_call 2 112 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 113 "$finish" {0 0 0};
    %jmp T_7.31;
T_7.30 ;
    %vpi_call 2 115 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.31 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.32, 6;
    %vpi_call 2 119 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 120 "$finish" {0 0 0};
    %jmp T_7.33;
T_7.32 ;
    %vpi_call 2 122 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.33 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.34, 6;
    %vpi_call 2 126 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 127 "$finish" {0 0 0};
    %jmp T_7.35;
T_7.34 ;
    %vpi_call 2 129 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.35 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.36, 6;
    %vpi_call 2 133 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 134 "$finish" {0 0 0};
    %jmp T_7.37;
T_7.36 ;
    %vpi_call 2 136 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.37 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.38, 6;
    %vpi_call 2 140 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 141 "$finish" {0 0 0};
    %jmp T_7.39;
T_7.38 ;
    %vpi_call 2 143 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.39 ;
    %vpi_call 2 145 "$display", "%s test ...ok\012", "SUB" {0 0 0};
    %pushi/vec4 18228915, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 77 "$display", "%s:", "SLT" {0 0 0};
    %vpi_call 2 78 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.40, 6;
    %vpi_call 2 81 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 82 "$finish" {0 0 0};
    %jmp T_7.41;
T_7.40 ;
    %vpi_call 2 84 "$display", "\011%m: srcreg1_num == 12" {0 0 0};
T_7.41 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 17, 0, 32;
    %jmp/0xz  T_7.42, 6;
    %vpi_call 2 88 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000010001 {0 0 0};
    %vpi_call 2 89 "$finish" {0 0 0};
    %jmp T_7.43;
T_7.42 ;
    %vpi_call 2 91 "$display", "\011%m: srcreg2_num == 17" {0 0 0};
T_7.43 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.44, 6;
    %vpi_call 2 95 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 96 "$finish" {0 0 0};
    %jmp T_7.45;
T_7.44 ;
    %vpi_call 2 98 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_7.45 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.46, 6;
    %vpi_call 2 102 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 103 "$finish" {0 0 0};
    %jmp T_7.47;
T_7.46 ;
    %vpi_call 2 105 "$display", "\011%m: imm == 0" {0 0 0};
T_7.47 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 19, 0, 6;
    %jmp/0xz  T_7.48, 6;
    %vpi_call 2 109 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010011 {0 0 0};
    %vpi_call 2 110 "$finish" {0 0 0};
    %jmp T_7.49;
T_7.48 ;
    %vpi_call 2 112 "$display", "\011%m: alucode == `ALU_SLT" {0 0 0};
T_7.49 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.50, 6;
    %vpi_call 2 116 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 117 "$finish" {0 0 0};
    %jmp T_7.51;
T_7.50 ;
    %vpi_call 2 119 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.51 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.52, 6;
    %vpi_call 2 123 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 124 "$finish" {0 0 0};
    %jmp T_7.53;
T_7.52 ;
    %vpi_call 2 126 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.53 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.54, 6;
    %vpi_call 2 130 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 131 "$finish" {0 0 0};
    %jmp T_7.55;
T_7.54 ;
    %vpi_call 2 133 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.55 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.56, 6;
    %vpi_call 2 137 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 138 "$finish" {0 0 0};
    %jmp T_7.57;
T_7.56 ;
    %vpi_call 2 140 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.57 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.58, 6;
    %vpi_call 2 144 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 145 "$finish" {0 0 0};
    %jmp T_7.59;
T_7.58 ;
    %vpi_call 2 147 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.59 ;
    %vpi_call 2 149 "$display", "%s test ...ok\012", "SLT" {0 0 0};
    %pushi/vec4 12957363, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 81 "$display", "%s:", "SLTU" {0 0 0};
    %vpi_call 2 82 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.60, 6;
    %vpi_call 2 85 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 86 "$finish" {0 0 0};
    %jmp T_7.61;
T_7.60 ;
    %vpi_call 2 88 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_7.61 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.62, 6;
    %vpi_call 2 92 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 93 "$finish" {0 0 0};
    %jmp T_7.63;
T_7.62 ;
    %vpi_call 2 95 "$display", "\011%m: srcreg2_num == 12" {0 0 0};
T_7.63 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.64, 6;
    %vpi_call 2 99 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 100 "$finish" {0 0 0};
    %jmp T_7.65;
T_7.64 ;
    %vpi_call 2 102 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_7.65 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.66, 6;
    %vpi_call 2 106 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 107 "$finish" {0 0 0};
    %jmp T_7.67;
T_7.66 ;
    %vpi_call 2 109 "$display", "\011%m: imm == 0" {0 0 0};
T_7.67 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 20, 0, 6;
    %jmp/0xz  T_7.68, 6;
    %vpi_call 2 113 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010100 {0 0 0};
    %vpi_call 2 114 "$finish" {0 0 0};
    %jmp T_7.69;
T_7.68 ;
    %vpi_call 2 116 "$display", "\011%m: alucode == `ALU_SLTU" {0 0 0};
T_7.69 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.70, 6;
    %vpi_call 2 120 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 121 "$finish" {0 0 0};
    %jmp T_7.71;
T_7.70 ;
    %vpi_call 2 123 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.71 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.72, 6;
    %vpi_call 2 127 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 128 "$finish" {0 0 0};
    %jmp T_7.73;
T_7.72 ;
    %vpi_call 2 130 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.73 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.74, 6;
    %vpi_call 2 134 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 135 "$finish" {0 0 0};
    %jmp T_7.75;
T_7.74 ;
    %vpi_call 2 137 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.75 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.76, 6;
    %vpi_call 2 141 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 142 "$finish" {0 0 0};
    %jmp T_7.77;
T_7.76 ;
    %vpi_call 2 144 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.77 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.78, 6;
    %vpi_call 2 148 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 149 "$finish" {0 0 0};
    %jmp T_7.79;
T_7.78 ;
    %vpi_call 2 151 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.79 ;
    %vpi_call 2 153 "$display", "%s test ...ok\012", "SLTU" {0 0 0};
    %pushi/vec4 11892531, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 85 "$display", "%s:", "AND" {0 0 0};
    %vpi_call 2 86 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.80, 6;
    %vpi_call 2 89 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
    %jmp T_7.81;
T_7.80 ;
    %vpi_call 2 92 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.81 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.82, 6;
    %vpi_call 2 96 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 97 "$finish" {0 0 0};
    %jmp T_7.83;
T_7.82 ;
    %vpi_call 2 99 "$display", "\011%m: srcreg2_num == 11" {0 0 0};
T_7.83 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_7.84, 6;
    %vpi_call 2 103 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 104 "$finish" {0 0 0};
    %jmp T_7.85;
T_7.84 ;
    %vpi_call 2 106 "$display", "\011%m: dstreg_num == 14" {0 0 0};
T_7.85 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.86, 6;
    %vpi_call 2 110 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 111 "$finish" {0 0 0};
    %jmp T_7.87;
T_7.86 ;
    %vpi_call 2 113 "$display", "\011%m: imm == 0" {0 0 0};
T_7.87 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 23, 0, 6;
    %jmp/0xz  T_7.88, 6;
    %vpi_call 2 117 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010111 {0 0 0};
    %vpi_call 2 118 "$finish" {0 0 0};
    %jmp T_7.89;
T_7.88 ;
    %vpi_call 2 120 "$display", "\011%m: alucode == `ALU_AND" {0 0 0};
T_7.89 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.90, 6;
    %vpi_call 2 124 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 125 "$finish" {0 0 0};
    %jmp T_7.91;
T_7.90 ;
    %vpi_call 2 127 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.91 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.92, 6;
    %vpi_call 2 131 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 132 "$finish" {0 0 0};
    %jmp T_7.93;
T_7.92 ;
    %vpi_call 2 134 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.93 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.94, 6;
    %vpi_call 2 138 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 139 "$finish" {0 0 0};
    %jmp T_7.95;
T_7.94 ;
    %vpi_call 2 141 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.95 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.96, 6;
    %vpi_call 2 145 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 146 "$finish" {0 0 0};
    %jmp T_7.97;
T_7.96 ;
    %vpi_call 2 148 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.97 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.98, 6;
    %vpi_call 2 152 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 153 "$finish" {0 0 0};
    %jmp T_7.99;
T_7.98 ;
    %vpi_call 2 155 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.99 ;
    %vpi_call 2 157 "$display", "%s test ...ok\012", "AND" {0 0 0};
    %pushi/vec4 13166387, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 89 "$display", "%s:", "OR" {0 0 0};
    %vpi_call 2 90 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 17, 0, 32;
    %jmp/0xz  T_7.100, 6;
    %vpi_call 2 93 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000010001 {0 0 0};
    %vpi_call 2 94 "$finish" {0 0 0};
    %jmp T_7.101;
T_7.100 ;
    %vpi_call 2 96 "$display", "\011%m: srcreg1_num == 17" {0 0 0};
T_7.101 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.102, 6;
    %vpi_call 2 100 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 101 "$finish" {0 0 0};
    %jmp T_7.103;
T_7.102 ;
    %vpi_call 2 103 "$display", "\011%m: srcreg2_num == 12" {0 0 0};
T_7.103 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_7.104, 6;
    %vpi_call 2 107 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 108 "$finish" {0 0 0};
    %jmp T_7.105;
T_7.104 ;
    %vpi_call 2 110 "$display", "\011%m: dstreg_num == 14" {0 0 0};
T_7.105 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.106, 6;
    %vpi_call 2 114 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 115 "$finish" {0 0 0};
    %jmp T_7.107;
T_7.106 ;
    %vpi_call 2 117 "$display", "\011%m: imm == 0" {0 0 0};
T_7.107 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 22, 0, 6;
    %jmp/0xz  T_7.108, 6;
    %vpi_call 2 121 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010110 {0 0 0};
    %vpi_call 2 122 "$finish" {0 0 0};
    %jmp T_7.109;
T_7.108 ;
    %vpi_call 2 124 "$display", "\011%m: alucode == `ALU_OR" {0 0 0};
T_7.109 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.110, 6;
    %vpi_call 2 128 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 129 "$finish" {0 0 0};
    %jmp T_7.111;
T_7.110 ;
    %vpi_call 2 131 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.111 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.112, 6;
    %vpi_call 2 135 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 136 "$finish" {0 0 0};
    %jmp T_7.113;
T_7.112 ;
    %vpi_call 2 138 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.113 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.114, 6;
    %vpi_call 2 142 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 143 "$finish" {0 0 0};
    %jmp T_7.115;
T_7.114 ;
    %vpi_call 2 145 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.115 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.116, 6;
    %vpi_call 2 149 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 150 "$finish" {0 0 0};
    %jmp T_7.117;
T_7.116 ;
    %vpi_call 2 152 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.117 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.118, 6;
    %vpi_call 2 156 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 157 "$finish" {0 0 0};
    %jmp T_7.119;
T_7.118 ;
    %vpi_call 2 159 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.119 ;
    %vpi_call 2 161 "$display", "%s test ...ok\012", "OR" {0 0 0};
    %pushi/vec4 13158195, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 93 "$display", "%s:", "XOR" {0 0 0};
    %vpi_call 2 94 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 17, 0, 32;
    %jmp/0xz  T_7.120, 6;
    %vpi_call 2 97 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000010001 {0 0 0};
    %vpi_call 2 98 "$finish" {0 0 0};
    %jmp T_7.121;
T_7.120 ;
    %vpi_call 2 100 "$display", "\011%m: srcreg1_num == 17" {0 0 0};
T_7.121 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.122, 6;
    %vpi_call 2 104 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 105 "$finish" {0 0 0};
    %jmp T_7.123;
T_7.122 ;
    %vpi_call 2 107 "$display", "\011%m: srcreg2_num == 12" {0 0 0};
T_7.123 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_7.124, 6;
    %vpi_call 2 111 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 112 "$finish" {0 0 0};
    %jmp T_7.125;
T_7.124 ;
    %vpi_call 2 114 "$display", "\011%m: dstreg_num == 14" {0 0 0};
T_7.125 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.126, 6;
    %vpi_call 2 118 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
    %jmp T_7.127;
T_7.126 ;
    %vpi_call 2 121 "$display", "\011%m: imm == 0" {0 0 0};
T_7.127 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 21, 0, 6;
    %jmp/0xz  T_7.128, 6;
    %vpi_call 2 125 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010101 {0 0 0};
    %vpi_call 2 126 "$finish" {0 0 0};
    %jmp T_7.129;
T_7.128 ;
    %vpi_call 2 128 "$display", "\011%m: alucode == `ALU_XOR" {0 0 0};
T_7.129 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.130, 6;
    %vpi_call 2 132 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 133 "$finish" {0 0 0};
    %jmp T_7.131;
T_7.130 ;
    %vpi_call 2 135 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.131 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.132, 6;
    %vpi_call 2 139 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 140 "$finish" {0 0 0};
    %jmp T_7.133;
T_7.132 ;
    %vpi_call 2 142 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.133 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.134, 6;
    %vpi_call 2 146 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 147 "$finish" {0 0 0};
    %jmp T_7.135;
T_7.134 ;
    %vpi_call 2 149 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.135 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.136, 6;
    %vpi_call 2 153 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 154 "$finish" {0 0 0};
    %jmp T_7.137;
T_7.136 ;
    %vpi_call 2 156 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.137 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.138, 6;
    %vpi_call 2 160 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 161 "$finish" {0 0 0};
    %jmp T_7.139;
T_7.138 ;
    %vpi_call 2 163 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.139 ;
    %vpi_call 2 165 "$display", "%s test ...ok\012", "XOR" {0 0 0};
    %pushi/vec4 12949427, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 97 "$display", "%s:", "SLL" {0 0 0};
    %vpi_call 2 98 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.140, 6;
    %vpi_call 2 101 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 102 "$finish" {0 0 0};
    %jmp T_7.141;
T_7.140 ;
    %vpi_call 2 104 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_7.141 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.142, 6;
    %vpi_call 2 108 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 109 "$finish" {0 0 0};
    %jmp T_7.143;
T_7.142 ;
    %vpi_call 2 111 "$display", "\011%m: srcreg2_num == 12" {0 0 0};
T_7.143 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_7.144, 6;
    %vpi_call 2 115 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 2 116 "$finish" {0 0 0};
    %jmp T_7.145;
T_7.144 ;
    %vpi_call 2 118 "$display", "\011%m: dstreg_num == 15" {0 0 0};
T_7.145 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.146, 6;
    %vpi_call 2 122 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 123 "$finish" {0 0 0};
    %jmp T_7.147;
T_7.146 ;
    %vpi_call 2 125 "$display", "\011%m: imm == 0" {0 0 0};
T_7.147 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 24, 0, 6;
    %jmp/0xz  T_7.148, 6;
    %vpi_call 2 129 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b011000 {0 0 0};
    %vpi_call 2 130 "$finish" {0 0 0};
    %jmp T_7.149;
T_7.148 ;
    %vpi_call 2 132 "$display", "\011%m: alucode == `ALU_SLL" {0 0 0};
T_7.149 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.150, 6;
    %vpi_call 2 136 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 137 "$finish" {0 0 0};
    %jmp T_7.151;
T_7.150 ;
    %vpi_call 2 139 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.151 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.152, 6;
    %vpi_call 2 143 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 144 "$finish" {0 0 0};
    %jmp T_7.153;
T_7.152 ;
    %vpi_call 2 146 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.153 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.154, 6;
    %vpi_call 2 150 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 151 "$finish" {0 0 0};
    %jmp T_7.155;
T_7.154 ;
    %vpi_call 2 153 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.155 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.156, 6;
    %vpi_call 2 157 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 158 "$finish" {0 0 0};
    %jmp T_7.157;
T_7.156 ;
    %vpi_call 2 160 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.157 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.158, 6;
    %vpi_call 2 164 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 165 "$finish" {0 0 0};
    %jmp T_7.159;
T_7.158 ;
    %vpi_call 2 167 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.159 ;
    %vpi_call 2 169 "$display", "%s test ...ok\012", "SLL" {0 0 0};
    %pushi/vec4 11950003, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 101 "$display", "%s:", "SRL" {0 0 0};
    %vpi_call 2 102 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.160, 6;
    %vpi_call 2 105 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 106 "$finish" {0 0 0};
    %jmp T_7.161;
T_7.160 ;
    %vpi_call 2 108 "$display", "\011%m: srcreg1_num == 12" {0 0 0};
T_7.161 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.162, 6;
    %vpi_call 2 112 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 113 "$finish" {0 0 0};
    %jmp T_7.163;
T_7.162 ;
    %vpi_call 2 115 "$display", "\011%m: srcreg2_num == 11" {0 0 0};
T_7.163 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_7.164, 6;
    %vpi_call 2 119 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 2 120 "$finish" {0 0 0};
    %jmp T_7.165;
T_7.164 ;
    %vpi_call 2 122 "$display", "\011%m: dstreg_num == 15" {0 0 0};
T_7.165 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.166, 6;
    %vpi_call 2 126 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 127 "$finish" {0 0 0};
    %jmp T_7.167;
T_7.166 ;
    %vpi_call 2 129 "$display", "\011%m: imm == 0" {0 0 0};
T_7.167 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 25, 0, 6;
    %jmp/0xz  T_7.168, 6;
    %vpi_call 2 133 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b011001 {0 0 0};
    %vpi_call 2 134 "$finish" {0 0 0};
    %jmp T_7.169;
T_7.168 ;
    %vpi_call 2 136 "$display", "\011%m: alucode == `ALU_SRL" {0 0 0};
T_7.169 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.170, 6;
    %vpi_call 2 140 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 141 "$finish" {0 0 0};
    %jmp T_7.171;
T_7.170 ;
    %vpi_call 2 143 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.171 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.172, 6;
    %vpi_call 2 147 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 148 "$finish" {0 0 0};
    %jmp T_7.173;
T_7.172 ;
    %vpi_call 2 150 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.173 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.174, 6;
    %vpi_call 2 154 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 155 "$finish" {0 0 0};
    %jmp T_7.175;
T_7.174 ;
    %vpi_call 2 157 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.175 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.176, 6;
    %vpi_call 2 161 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 162 "$finish" {0 0 0};
    %jmp T_7.177;
T_7.176 ;
    %vpi_call 2 164 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.177 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.178, 6;
    %vpi_call 2 168 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 169 "$finish" {0 0 0};
    %jmp T_7.179;
T_7.178 ;
    %vpi_call 2 171 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.179 ;
    %vpi_call 2 173 "$display", "%s test ...ok\012", "SRL" {0 0 0};
    %pushi/vec4 1085659059, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 105 "$display", "%s:", "SRA" {0 0 0};
    %vpi_call 2 106 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.180, 6;
    %vpi_call 2 109 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 110 "$finish" {0 0 0};
    %jmp T_7.181;
T_7.180 ;
    %vpi_call 2 112 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_7.181 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.182, 6;
    %vpi_call 2 116 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 117 "$finish" {0 0 0};
    %jmp T_7.183;
T_7.182 ;
    %vpi_call 2 119 "$display", "\011%m: srcreg2_num == 11" {0 0 0};
T_7.183 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_7.184, 6;
    %vpi_call 2 123 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 2 124 "$finish" {0 0 0};
    %jmp T_7.185;
T_7.184 ;
    %vpi_call 2 126 "$display", "\011%m: dstreg_num == 15" {0 0 0};
T_7.185 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.186, 6;
    %vpi_call 2 130 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 131 "$finish" {0 0 0};
    %jmp T_7.187;
T_7.186 ;
    %vpi_call 2 133 "$display", "\011%m: imm == 0" {0 0 0};
T_7.187 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 26, 0, 6;
    %jmp/0xz  T_7.188, 6;
    %vpi_call 2 137 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b011010 {0 0 0};
    %vpi_call 2 138 "$finish" {0 0 0};
    %jmp T_7.189;
T_7.188 ;
    %vpi_call 2 140 "$display", "\011%m: alucode == `ALU_SRA" {0 0 0};
T_7.189 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.190, 6;
    %vpi_call 2 144 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 145 "$finish" {0 0 0};
    %jmp T_7.191;
T_7.190 ;
    %vpi_call 2 147 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.191 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.192, 6;
    %vpi_call 2 151 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 152 "$finish" {0 0 0};
    %jmp T_7.193;
T_7.192 ;
    %vpi_call 2 154 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.193 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.194, 6;
    %vpi_call 2 158 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 159 "$finish" {0 0 0};
    %jmp T_7.195;
T_7.194 ;
    %vpi_call 2 161 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.195 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.196, 6;
    %vpi_call 2 165 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 166 "$finish" {0 0 0};
    %jmp T_7.197;
T_7.196 ;
    %vpi_call 2 168 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.197 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.198, 6;
    %vpi_call 2 172 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 173 "$finish" {0 0 0};
    %jmp T_7.199;
T_7.198 ;
    %vpi_call 2 175 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.199 ;
    %vpi_call 2 177 "$display", "%s test ...ok\012", "SRA" {0 0 0};
    %pushi/vec4 4293920019, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 114 "$display", "%s:", "ADDI" {0 0 0};
    %vpi_call 2 115 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.200, 6;
    %vpi_call 2 118 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
    %jmp T_7.201;
T_7.200 ;
    %vpi_call 2 121 "$display", "\011%m: srcreg1_num == 0" {0 0 0};
T_7.201 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.202, 6;
    %vpi_call 2 125 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 126 "$finish" {0 0 0};
    %jmp T_7.203;
T_7.202 ;
    %vpi_call 2 128 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.203 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.204, 6;
    %vpi_call 2 132 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 133 "$finish" {0 0 0};
    %jmp T_7.205;
T_7.204 ;
    %vpi_call 2 135 "$display", "\011%m: dstreg_num == 10" {0 0 0};
T_7.205 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_7.206, 6;
    %vpi_call 2 139 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'b11111111111111111111111111111111 {0 0 0};
    %vpi_call 2 140 "$finish" {0 0 0};
    %jmp T_7.207;
T_7.206 ;
    %vpi_call 2 142 "$display", "\011%m: imm == 32'hffffffff" {0 0 0};
T_7.207 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 17, 0, 6;
    %jmp/0xz  T_7.208, 6;
    %vpi_call 2 146 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010001 {0 0 0};
    %vpi_call 2 147 "$finish" {0 0 0};
    %jmp T_7.209;
T_7.208 ;
    %vpi_call 2 149 "$display", "\011%m: alucode == `ALU_ADD" {0 0 0};
T_7.209 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.210, 6;
    %vpi_call 2 153 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 154 "$finish" {0 0 0};
    %jmp T_7.211;
T_7.210 ;
    %vpi_call 2 156 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.211 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.212, 6;
    %vpi_call 2 160 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 161 "$finish" {0 0 0};
    %jmp T_7.213;
T_7.212 ;
    %vpi_call 2 163 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.213 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.214, 6;
    %vpi_call 2 167 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 168 "$finish" {0 0 0};
    %jmp T_7.215;
T_7.214 ;
    %vpi_call 2 170 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.215 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.216, 6;
    %vpi_call 2 174 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 175 "$finish" {0 0 0};
    %jmp T_7.217;
T_7.216 ;
    %vpi_call 2 177 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.217 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.218, 6;
    %vpi_call 2 181 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 182 "$finish" {0 0 0};
    %jmp T_7.219;
T_7.218 ;
    %vpi_call 2 184 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.219 ;
    %vpi_call 2 186 "$display", "%s test ...ok\012", "ADDI" {0 0 0};
    %pushi/vec4 1377683, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 118 "$display", "%s:", "ADDI" {0 0 0};
    %vpi_call 2 119 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.220, 6;
    %vpi_call 2 122 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 123 "$finish" {0 0 0};
    %jmp T_7.221;
T_7.220 ;
    %vpi_call 2 125 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.221 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.222, 6;
    %vpi_call 2 129 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 130 "$finish" {0 0 0};
    %jmp T_7.223;
T_7.222 ;
    %vpi_call 2 132 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.223 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.224, 6;
    %vpi_call 2 136 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 137 "$finish" {0 0 0};
    %jmp T_7.225;
T_7.224 ;
    %vpi_call 2 139 "$display", "\011%m: dstreg_num == 11" {0 0 0};
T_7.225 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_7.226, 6;
    %vpi_call 2 143 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 144 "$finish" {0 0 0};
    %jmp T_7.227;
T_7.226 ;
    %vpi_call 2 146 "$display", "\011%m: imm == 1" {0 0 0};
T_7.227 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 17, 0, 6;
    %jmp/0xz  T_7.228, 6;
    %vpi_call 2 150 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010001 {0 0 0};
    %vpi_call 2 151 "$finish" {0 0 0};
    %jmp T_7.229;
T_7.228 ;
    %vpi_call 2 153 "$display", "\011%m: alucode == `ALU_ADD" {0 0 0};
T_7.229 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.230, 6;
    %vpi_call 2 157 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 158 "$finish" {0 0 0};
    %jmp T_7.231;
T_7.230 ;
    %vpi_call 2 160 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.231 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.232, 6;
    %vpi_call 2 164 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 165 "$finish" {0 0 0};
    %jmp T_7.233;
T_7.232 ;
    %vpi_call 2 167 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.233 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.234, 6;
    %vpi_call 2 171 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 172 "$finish" {0 0 0};
    %jmp T_7.235;
T_7.234 ;
    %vpi_call 2 174 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.235 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.236, 6;
    %vpi_call 2 178 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 179 "$finish" {0 0 0};
    %jmp T_7.237;
T_7.236 ;
    %vpi_call 2 181 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.237 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.238, 6;
    %vpi_call 2 185 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 186 "$finish" {0 0 0};
    %jmp T_7.239;
T_7.238 ;
    %vpi_call 2 188 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.239 ;
    %vpi_call 2 190 "$display", "%s test ...ok\012", "ADDI" {0 0 0};
    %pushi/vec4 370195, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 122 "$display", "%s:", "SLTI" {0 0 0};
    %vpi_call 2 123 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.240, 6;
    %vpi_call 2 126 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 127 "$finish" {0 0 0};
    %jmp T_7.241;
T_7.240 ;
    %vpi_call 2 129 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_7.241 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.242, 6;
    %vpi_call 2 133 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 134 "$finish" {0 0 0};
    %jmp T_7.243;
T_7.242 ;
    %vpi_call 2 136 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.243 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.244, 6;
    %vpi_call 2 140 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 141 "$finish" {0 0 0};
    %jmp T_7.245;
T_7.244 ;
    %vpi_call 2 143 "$display", "\011%m: dstreg_num == 12" {0 0 0};
T_7.245 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.246, 6;
    %vpi_call 2 147 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 148 "$finish" {0 0 0};
    %jmp T_7.247;
T_7.246 ;
    %vpi_call 2 150 "$display", "\011%m: imm == 0" {0 0 0};
T_7.247 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 19, 0, 6;
    %jmp/0xz  T_7.248, 6;
    %vpi_call 2 154 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010011 {0 0 0};
    %vpi_call 2 155 "$finish" {0 0 0};
    %jmp T_7.249;
T_7.248 ;
    %vpi_call 2 157 "$display", "\011%m: alucode == `ALU_SLT" {0 0 0};
T_7.249 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.250, 6;
    %vpi_call 2 161 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 162 "$finish" {0 0 0};
    %jmp T_7.251;
T_7.250 ;
    %vpi_call 2 164 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.251 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.252, 6;
    %vpi_call 2 168 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 169 "$finish" {0 0 0};
    %jmp T_7.253;
T_7.252 ;
    %vpi_call 2 171 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.253 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.254, 6;
    %vpi_call 2 175 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 176 "$finish" {0 0 0};
    %jmp T_7.255;
T_7.254 ;
    %vpi_call 2 178 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.255 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.256, 6;
    %vpi_call 2 182 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 183 "$finish" {0 0 0};
    %jmp T_7.257;
T_7.256 ;
    %vpi_call 2 185 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.257 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.258, 6;
    %vpi_call 2 189 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 190 "$finish" {0 0 0};
    %jmp T_7.259;
T_7.258 ;
    %vpi_call 2 192 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.259 ;
    %vpi_call 2 194 "$display", "%s test ...ok\012", "SLTI" {0 0 0};
    %pushi/vec4 4294288915, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 126 "$display", "%s:", "SLTI" {0 0 0};
    %vpi_call 2 127 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.260, 6;
    %vpi_call 2 130 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 131 "$finish" {0 0 0};
    %jmp T_7.261;
T_7.260 ;
    %vpi_call 2 133 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_7.261 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.262, 6;
    %vpi_call 2 137 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 138 "$finish" {0 0 0};
    %jmp T_7.263;
T_7.262 ;
    %vpi_call 2 140 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.263 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.264, 6;
    %vpi_call 2 144 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 145 "$finish" {0 0 0};
    %jmp T_7.265;
T_7.264 ;
    %vpi_call 2 147 "$display", "\011%m: dstreg_num == 12" {0 0 0};
T_7.265 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_7.266, 6;
    %vpi_call 2 151 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb11111111111111111111111111111111 {0 0 0};
    %vpi_call 2 152 "$finish" {0 0 0};
    %jmp T_7.267;
T_7.266 ;
    %vpi_call 2 154 "$display", "\011%m: imm == -1" {0 0 0};
T_7.267 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 19, 0, 6;
    %jmp/0xz  T_7.268, 6;
    %vpi_call 2 158 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010011 {0 0 0};
    %vpi_call 2 159 "$finish" {0 0 0};
    %jmp T_7.269;
T_7.268 ;
    %vpi_call 2 161 "$display", "\011%m: alucode == `ALU_SLT" {0 0 0};
T_7.269 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.270, 6;
    %vpi_call 2 165 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 166 "$finish" {0 0 0};
    %jmp T_7.271;
T_7.270 ;
    %vpi_call 2 168 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.271 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.272, 6;
    %vpi_call 2 172 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 173 "$finish" {0 0 0};
    %jmp T_7.273;
T_7.272 ;
    %vpi_call 2 175 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.273 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.274, 6;
    %vpi_call 2 179 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 180 "$finish" {0 0 0};
    %jmp T_7.275;
T_7.274 ;
    %vpi_call 2 182 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.275 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.276, 6;
    %vpi_call 2 186 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 187 "$finish" {0 0 0};
    %jmp T_7.277;
T_7.276 ;
    %vpi_call 2 189 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.277 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.278, 6;
    %vpi_call 2 193 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 194 "$finish" {0 0 0};
    %jmp T_7.279;
T_7.278 ;
    %vpi_call 2 196 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.279 ;
    %vpi_call 2 198 "$display", "%s test ...ok\012", "SLTI" {0 0 0};
    %pushi/vec4 374419, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 130 "$display", "%s:", "SLTIU" {0 0 0};
    %vpi_call 2 131 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.280, 6;
    %vpi_call 2 134 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 135 "$finish" {0 0 0};
    %jmp T_7.281;
T_7.280 ;
    %vpi_call 2 137 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_7.281 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.282, 6;
    %vpi_call 2 141 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 142 "$finish" {0 0 0};
    %jmp T_7.283;
T_7.282 ;
    %vpi_call 2 144 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.283 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.284, 6;
    %vpi_call 2 148 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 149 "$finish" {0 0 0};
    %jmp T_7.285;
T_7.284 ;
    %vpi_call 2 151 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_7.285 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.286, 6;
    %vpi_call 2 155 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 156 "$finish" {0 0 0};
    %jmp T_7.287;
T_7.286 ;
    %vpi_call 2 158 "$display", "\011%m: imm == 0" {0 0 0};
T_7.287 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 20, 0, 6;
    %jmp/0xz  T_7.288, 6;
    %vpi_call 2 162 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010100 {0 0 0};
    %vpi_call 2 163 "$finish" {0 0 0};
    %jmp T_7.289;
T_7.288 ;
    %vpi_call 2 165 "$display", "\011%m: alucode == `ALU_SLTU" {0 0 0};
T_7.289 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.290, 6;
    %vpi_call 2 169 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 170 "$finish" {0 0 0};
    %jmp T_7.291;
T_7.290 ;
    %vpi_call 2 172 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.291 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.292, 6;
    %vpi_call 2 176 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 177 "$finish" {0 0 0};
    %jmp T_7.293;
T_7.292 ;
    %vpi_call 2 179 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.293 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.294, 6;
    %vpi_call 2 183 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 184 "$finish" {0 0 0};
    %jmp T_7.295;
T_7.294 ;
    %vpi_call 2 186 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.295 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.296, 6;
    %vpi_call 2 190 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 191 "$finish" {0 0 0};
    %jmp T_7.297;
T_7.296 ;
    %vpi_call 2 193 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.297 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.298, 6;
    %vpi_call 2 197 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 198 "$finish" {0 0 0};
    %jmp T_7.299;
T_7.298 ;
    %vpi_call 2 200 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.299 ;
    %vpi_call 2 202 "$display", "%s test ...ok\012", "SLTIU" {0 0 0};
    %pushi/vec4 4294293139, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 134 "$display", "%s:", "SLTIU" {0 0 0};
    %vpi_call 2 135 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.300, 6;
    %vpi_call 2 138 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 139 "$finish" {0 0 0};
    %jmp T_7.301;
T_7.300 ;
    %vpi_call 2 141 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_7.301 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.302, 6;
    %vpi_call 2 145 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 146 "$finish" {0 0 0};
    %jmp T_7.303;
T_7.302 ;
    %vpi_call 2 148 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.303 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.304, 6;
    %vpi_call 2 152 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 153 "$finish" {0 0 0};
    %jmp T_7.305;
T_7.304 ;
    %vpi_call 2 155 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_7.305 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_7.306, 6;
    %vpi_call 2 159 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb11111111111111111111111111111111 {0 0 0};
    %vpi_call 2 160 "$finish" {0 0 0};
    %jmp T_7.307;
T_7.306 ;
    %vpi_call 2 162 "$display", "\011%m: imm == -1" {0 0 0};
T_7.307 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 20, 0, 6;
    %jmp/0xz  T_7.308, 6;
    %vpi_call 2 166 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010100 {0 0 0};
    %vpi_call 2 167 "$finish" {0 0 0};
    %jmp T_7.309;
T_7.308 ;
    %vpi_call 2 169 "$display", "\011%m: alucode == `ALU_SLTU" {0 0 0};
T_7.309 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.310, 6;
    %vpi_call 2 173 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 174 "$finish" {0 0 0};
    %jmp T_7.311;
T_7.310 ;
    %vpi_call 2 176 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.311 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.312, 6;
    %vpi_call 2 180 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 181 "$finish" {0 0 0};
    %jmp T_7.313;
T_7.312 ;
    %vpi_call 2 183 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.313 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.314, 6;
    %vpi_call 2 187 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 188 "$finish" {0 0 0};
    %jmp T_7.315;
T_7.314 ;
    %vpi_call 2 190 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.315 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.316, 6;
    %vpi_call 2 194 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 195 "$finish" {0 0 0};
    %jmp T_7.317;
T_7.316 ;
    %vpi_call 2 197 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.317 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.318, 6;
    %vpi_call 2 201 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 202 "$finish" {0 0 0};
    %jmp T_7.319;
T_7.318 ;
    %vpi_call 2 204 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.319 ;
    %vpi_call 2 206 "$display", "%s test ...ok\012", "SLTIU" {0 0 0};
    %pushi/vec4 1439507, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 138 "$display", "%s:", "ANDI" {0 0 0};
    %vpi_call 2 139 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.320, 6;
    %vpi_call 2 142 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 143 "$finish" {0 0 0};
    %jmp T_7.321;
T_7.320 ;
    %vpi_call 2 145 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_7.321 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.322, 6;
    %vpi_call 2 149 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 150 "$finish" {0 0 0};
    %jmp T_7.323;
T_7.322 ;
    %vpi_call 2 152 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.323 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_7.324, 6;
    %vpi_call 2 156 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 157 "$finish" {0 0 0};
    %jmp T_7.325;
T_7.324 ;
    %vpi_call 2 159 "$display", "\011%m: dstreg_num == 14" {0 0 0};
T_7.325 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_7.326, 6;
    %vpi_call 2 163 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 164 "$finish" {0 0 0};
    %jmp T_7.327;
T_7.326 ;
    %vpi_call 2 166 "$display", "\011%m: imm == 1" {0 0 0};
T_7.327 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 23, 0, 6;
    %jmp/0xz  T_7.328, 6;
    %vpi_call 2 170 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010111 {0 0 0};
    %vpi_call 2 171 "$finish" {0 0 0};
    %jmp T_7.329;
T_7.328 ;
    %vpi_call 2 173 "$display", "\011%m: alucode == `ALU_AND" {0 0 0};
T_7.329 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.330, 6;
    %vpi_call 2 177 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 178 "$finish" {0 0 0};
    %jmp T_7.331;
T_7.330 ;
    %vpi_call 2 180 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.331 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.332, 6;
    %vpi_call 2 184 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 185 "$finish" {0 0 0};
    %jmp T_7.333;
T_7.332 ;
    %vpi_call 2 187 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.333 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.334, 6;
    %vpi_call 2 191 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 192 "$finish" {0 0 0};
    %jmp T_7.335;
T_7.334 ;
    %vpi_call 2 194 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.335 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.336, 6;
    %vpi_call 2 198 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 199 "$finish" {0 0 0};
    %jmp T_7.337;
T_7.336 ;
    %vpi_call 2 201 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.337 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.338, 6;
    %vpi_call 2 205 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 206 "$finish" {0 0 0};
    %jmp T_7.339;
T_7.338 ;
    %vpi_call 2 208 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.339 ;
    %vpi_call 2 210 "$display", "%s test ...ok\012", "ANDI" {0 0 0};
    %pushi/vec4 4294309651, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 142 "$display", "%s:", "ANDI" {0 0 0};
    %vpi_call 2 143 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.340, 6;
    %vpi_call 2 146 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 147 "$finish" {0 0 0};
    %jmp T_7.341;
T_7.340 ;
    %vpi_call 2 149 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_7.341 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.342, 6;
    %vpi_call 2 153 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 154 "$finish" {0 0 0};
    %jmp T_7.343;
T_7.342 ;
    %vpi_call 2 156 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.343 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_7.344, 6;
    %vpi_call 2 160 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 161 "$finish" {0 0 0};
    %jmp T_7.345;
T_7.344 ;
    %vpi_call 2 163 "$display", "\011%m: dstreg_num == 14" {0 0 0};
T_7.345 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_7.346, 6;
    %vpi_call 2 167 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb11111111111111111111111111111111 {0 0 0};
    %vpi_call 2 168 "$finish" {0 0 0};
    %jmp T_7.347;
T_7.346 ;
    %vpi_call 2 170 "$display", "\011%m: imm == -1" {0 0 0};
T_7.347 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 23, 0, 6;
    %jmp/0xz  T_7.348, 6;
    %vpi_call 2 174 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010111 {0 0 0};
    %vpi_call 2 175 "$finish" {0 0 0};
    %jmp T_7.349;
T_7.348 ;
    %vpi_call 2 177 "$display", "\011%m: alucode == `ALU_AND" {0 0 0};
T_7.349 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.350, 6;
    %vpi_call 2 181 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 182 "$finish" {0 0 0};
    %jmp T_7.351;
T_7.350 ;
    %vpi_call 2 184 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.351 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.352, 6;
    %vpi_call 2 188 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 189 "$finish" {0 0 0};
    %jmp T_7.353;
T_7.352 ;
    %vpi_call 2 191 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.353 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.354, 6;
    %vpi_call 2 195 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 196 "$finish" {0 0 0};
    %jmp T_7.355;
T_7.354 ;
    %vpi_call 2 198 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.355 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.356, 6;
    %vpi_call 2 202 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 203 "$finish" {0 0 0};
    %jmp T_7.357;
T_7.356 ;
    %vpi_call 2 205 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.357 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.358, 6;
    %vpi_call 2 209 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 210 "$finish" {0 0 0};
    %jmp T_7.359;
T_7.358 ;
    %vpi_call 2 212 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.359 ;
    %vpi_call 2 214 "$display", "%s test ...ok\012", "ANDI" {0 0 0};
    %pushi/vec4 386835, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 146 "$display", "%s:", "ORI" {0 0 0};
    %vpi_call 2 147 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.360, 6;
    %vpi_call 2 150 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 151 "$finish" {0 0 0};
    %jmp T_7.361;
T_7.360 ;
    %vpi_call 2 153 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_7.361 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.362, 6;
    %vpi_call 2 157 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 158 "$finish" {0 0 0};
    %jmp T_7.363;
T_7.362 ;
    %vpi_call 2 160 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.363 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_7.364, 6;
    %vpi_call 2 164 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 165 "$finish" {0 0 0};
    %jmp T_7.365;
T_7.364 ;
    %vpi_call 2 167 "$display", "\011%m: dstreg_num == 14" {0 0 0};
T_7.365 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.366, 6;
    %vpi_call 2 171 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 172 "$finish" {0 0 0};
    %jmp T_7.367;
T_7.366 ;
    %vpi_call 2 174 "$display", "\011%m: imm == 0" {0 0 0};
T_7.367 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 22, 0, 6;
    %jmp/0xz  T_7.368, 6;
    %vpi_call 2 178 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010110 {0 0 0};
    %vpi_call 2 179 "$finish" {0 0 0};
    %jmp T_7.369;
T_7.368 ;
    %vpi_call 2 181 "$display", "\011%m: alucode == `ALU_OR" {0 0 0};
T_7.369 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.370, 6;
    %vpi_call 2 185 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 186 "$finish" {0 0 0};
    %jmp T_7.371;
T_7.370 ;
    %vpi_call 2 188 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.371 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.372, 6;
    %vpi_call 2 192 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 193 "$finish" {0 0 0};
    %jmp T_7.373;
T_7.372 ;
    %vpi_call 2 195 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.373 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.374, 6;
    %vpi_call 2 199 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 200 "$finish" {0 0 0};
    %jmp T_7.375;
T_7.374 ;
    %vpi_call 2 202 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.375 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.376, 6;
    %vpi_call 2 206 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 207 "$finish" {0 0 0};
    %jmp T_7.377;
T_7.376 ;
    %vpi_call 2 209 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.377 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.378, 6;
    %vpi_call 2 213 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 214 "$finish" {0 0 0};
    %jmp T_7.379;
T_7.378 ;
    %vpi_call 2 216 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.379 ;
    %vpi_call 2 218 "$display", "%s test ...ok\012", "ORI" {0 0 0};
    %pushi/vec4 4294371091, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 150 "$display", "%s:", "ORI" {0 0 0};
    %vpi_call 2 151 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.380, 6;
    %vpi_call 2 154 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 155 "$finish" {0 0 0};
    %jmp T_7.381;
T_7.380 ;
    %vpi_call 2 157 "$display", "\011%m: srcreg1_num == 13" {0 0 0};
T_7.381 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.382, 6;
    %vpi_call 2 161 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 162 "$finish" {0 0 0};
    %jmp T_7.383;
T_7.382 ;
    %vpi_call 2 164 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.383 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_7.384, 6;
    %vpi_call 2 168 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 169 "$finish" {0 0 0};
    %jmp T_7.385;
T_7.384 ;
    %vpi_call 2 171 "$display", "\011%m: dstreg_num == 14" {0 0 0};
T_7.385 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_7.386, 6;
    %vpi_call 2 175 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb11111111111111111111111111111111 {0 0 0};
    %vpi_call 2 176 "$finish" {0 0 0};
    %jmp T_7.387;
T_7.386 ;
    %vpi_call 2 178 "$display", "\011%m: imm == -1" {0 0 0};
T_7.387 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 22, 0, 6;
    %jmp/0xz  T_7.388, 6;
    %vpi_call 2 182 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010110 {0 0 0};
    %vpi_call 2 183 "$finish" {0 0 0};
    %jmp T_7.389;
T_7.388 ;
    %vpi_call 2 185 "$display", "\011%m: alucode == `ALU_OR" {0 0 0};
T_7.389 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.390, 6;
    %vpi_call 2 189 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 190 "$finish" {0 0 0};
    %jmp T_7.391;
T_7.390 ;
    %vpi_call 2 192 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.391 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.392, 6;
    %vpi_call 2 196 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 197 "$finish" {0 0 0};
    %jmp T_7.393;
T_7.392 ;
    %vpi_call 2 199 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.393 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.394, 6;
    %vpi_call 2 203 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 204 "$finish" {0 0 0};
    %jmp T_7.395;
T_7.394 ;
    %vpi_call 2 206 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.395 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.396, 6;
    %vpi_call 2 210 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 211 "$finish" {0 0 0};
    %jmp T_7.397;
T_7.396 ;
    %vpi_call 2 213 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.397 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.398, 6;
    %vpi_call 2 217 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 218 "$finish" {0 0 0};
    %jmp T_7.399;
T_7.398 ;
    %vpi_call 2 220 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.399 ;
    %vpi_call 2 222 "$display", "%s test ...ok\012", "ORI" {0 0 0};
    %pushi/vec4 378643, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 154 "$display", "%s:", "XORI" {0 0 0};
    %vpi_call 2 155 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.400, 6;
    %vpi_call 2 158 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 159 "$finish" {0 0 0};
    %jmp T_7.401;
T_7.400 ;
    %vpi_call 2 161 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_7.401 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.402, 6;
    %vpi_call 2 165 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 166 "$finish" {0 0 0};
    %jmp T_7.403;
T_7.402 ;
    %vpi_call 2 168 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.403 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_7.404, 6;
    %vpi_call 2 172 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 173 "$finish" {0 0 0};
    %jmp T_7.405;
T_7.404 ;
    %vpi_call 2 175 "$display", "\011%m: dstreg_num == 14" {0 0 0};
T_7.405 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.406, 6;
    %vpi_call 2 179 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 180 "$finish" {0 0 0};
    %jmp T_7.407;
T_7.406 ;
    %vpi_call 2 182 "$display", "\011%m: imm == 0" {0 0 0};
T_7.407 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 21, 0, 6;
    %jmp/0xz  T_7.408, 6;
    %vpi_call 2 186 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010101 {0 0 0};
    %vpi_call 2 187 "$finish" {0 0 0};
    %jmp T_7.409;
T_7.408 ;
    %vpi_call 2 189 "$display", "\011%m: alucode == `ALU_XOR" {0 0 0};
T_7.409 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.410, 6;
    %vpi_call 2 193 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 194 "$finish" {0 0 0};
    %jmp T_7.411;
T_7.410 ;
    %vpi_call 2 196 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.411 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.412, 6;
    %vpi_call 2 200 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 201 "$finish" {0 0 0};
    %jmp T_7.413;
T_7.412 ;
    %vpi_call 2 203 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.413 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.414, 6;
    %vpi_call 2 207 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 208 "$finish" {0 0 0};
    %jmp T_7.415;
T_7.414 ;
    %vpi_call 2 210 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.415 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.416, 6;
    %vpi_call 2 214 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 215 "$finish" {0 0 0};
    %jmp T_7.417;
T_7.416 ;
    %vpi_call 2 217 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.417 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.418, 6;
    %vpi_call 2 221 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 222 "$finish" {0 0 0};
    %jmp T_7.419;
T_7.418 ;
    %vpi_call 2 224 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.419 ;
    %vpi_call 2 226 "$display", "%s test ...ok\012", "XORI" {0 0 0};
    %pushi/vec4 4294297363, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 158 "$display", "%s:", "XORI" {0 0 0};
    %vpi_call 2 159 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.420, 6;
    %vpi_call 2 162 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 163 "$finish" {0 0 0};
    %jmp T_7.421;
T_7.420 ;
    %vpi_call 2 165 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_7.421 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.422, 6;
    %vpi_call 2 169 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 170 "$finish" {0 0 0};
    %jmp T_7.423;
T_7.422 ;
    %vpi_call 2 172 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.423 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_7.424, 6;
    %vpi_call 2 176 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 177 "$finish" {0 0 0};
    %jmp T_7.425;
T_7.424 ;
    %vpi_call 2 179 "$display", "\011%m: dstreg_num == 14" {0 0 0};
T_7.425 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_7.426, 6;
    %vpi_call 2 183 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb11111111111111111111111111111111 {0 0 0};
    %vpi_call 2 184 "$finish" {0 0 0};
    %jmp T_7.427;
T_7.426 ;
    %vpi_call 2 186 "$display", "\011%m: imm == -1" {0 0 0};
T_7.427 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 21, 0, 6;
    %jmp/0xz  T_7.428, 6;
    %vpi_call 2 190 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010101 {0 0 0};
    %vpi_call 2 191 "$finish" {0 0 0};
    %jmp T_7.429;
T_7.428 ;
    %vpi_call 2 193 "$display", "\011%m: alucode == `ALU_XOR" {0 0 0};
T_7.429 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.430, 6;
    %vpi_call 2 197 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 198 "$finish" {0 0 0};
    %jmp T_7.431;
T_7.430 ;
    %vpi_call 2 200 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.431 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.432, 6;
    %vpi_call 2 204 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 205 "$finish" {0 0 0};
    %jmp T_7.433;
T_7.432 ;
    %vpi_call 2 207 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.433 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.434, 6;
    %vpi_call 2 211 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 212 "$finish" {0 0 0};
    %jmp T_7.435;
T_7.434 ;
    %vpi_call 2 214 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.435 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.436, 6;
    %vpi_call 2 218 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 219 "$finish" {0 0 0};
    %jmp T_7.437;
T_7.436 ;
    %vpi_call 2 221 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.437 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.438, 6;
    %vpi_call 2 225 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 226 "$finish" {0 0 0};
    %jmp T_7.439;
T_7.438 ;
    %vpi_call 2 228 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.439 ;
    %vpi_call 2 230 "$display", "%s test ...ok\012", "XORI" {0 0 0};
    %pushi/vec4 2594707, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 162 "$display", "%s:", "SLLI" {0 0 0};
    %vpi_call 2 163 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_7.440, 6;
    %vpi_call 2 166 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 2 167 "$finish" {0 0 0};
    %jmp T_7.441;
T_7.440 ;
    %vpi_call 2 169 "$display", "\011%m: srcreg1_num == 15" {0 0 0};
T_7.441 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.442, 6;
    %vpi_call 2 173 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 174 "$finish" {0 0 0};
    %jmp T_7.443;
T_7.442 ;
    %vpi_call 2 176 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.443 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_7.444, 6;
    %vpi_call 2 180 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 2 181 "$finish" {0 0 0};
    %jmp T_7.445;
T_7.444 ;
    %vpi_call 2 183 "$display", "\011%m: dstreg_num == 15" {0 0 0};
T_7.445 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_7.446, 6;
    %vpi_call 2 187 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000010 {0 0 0};
    %vpi_call 2 188 "$finish" {0 0 0};
    %jmp T_7.447;
T_7.446 ;
    %vpi_call 2 190 "$display", "\011%m: imm == 2" {0 0 0};
T_7.447 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 24, 0, 6;
    %jmp/0xz  T_7.448, 6;
    %vpi_call 2 194 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b011000 {0 0 0};
    %vpi_call 2 195 "$finish" {0 0 0};
    %jmp T_7.449;
T_7.448 ;
    %vpi_call 2 197 "$display", "\011%m: alucode == `ALU_SLL" {0 0 0};
T_7.449 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.450, 6;
    %vpi_call 2 201 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 202 "$finish" {0 0 0};
    %jmp T_7.451;
T_7.450 ;
    %vpi_call 2 204 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.451 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.452, 6;
    %vpi_call 2 208 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 209 "$finish" {0 0 0};
    %jmp T_7.453;
T_7.452 ;
    %vpi_call 2 211 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.453 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.454, 6;
    %vpi_call 2 215 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 216 "$finish" {0 0 0};
    %jmp T_7.455;
T_7.454 ;
    %vpi_call 2 218 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.455 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.456, 6;
    %vpi_call 2 222 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 223 "$finish" {0 0 0};
    %jmp T_7.457;
T_7.456 ;
    %vpi_call 2 225 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.457 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.458, 6;
    %vpi_call 2 229 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 230 "$finish" {0 0 0};
    %jmp T_7.459;
T_7.458 ;
    %vpi_call 2 232 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.459 ;
    %vpi_call 2 234 "$display", "%s test ...ok\012", "SLLI" {0 0 0};
    %pushi/vec4 1562515, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 166 "$display", "%s:", "SRLI" {0 0 0};
    %vpi_call 2 167 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_7.460, 6;
    %vpi_call 2 170 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 2 171 "$finish" {0 0 0};
    %jmp T_7.461;
T_7.460 ;
    %vpi_call 2 173 "$display", "\011%m: srcreg1_num == 15" {0 0 0};
T_7.461 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.462, 6;
    %vpi_call 2 177 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 178 "$finish" {0 0 0};
    %jmp T_7.463;
T_7.462 ;
    %vpi_call 2 180 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.463 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_7.464, 6;
    %vpi_call 2 184 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 2 185 "$finish" {0 0 0};
    %jmp T_7.465;
T_7.464 ;
    %vpi_call 2 187 "$display", "\011%m: dstreg_num == 15" {0 0 0};
T_7.465 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_7.466, 6;
    %vpi_call 2 191 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 192 "$finish" {0 0 0};
    %jmp T_7.467;
T_7.466 ;
    %vpi_call 2 194 "$display", "\011%m: imm == 1" {0 0 0};
T_7.467 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 25, 0, 6;
    %jmp/0xz  T_7.468, 6;
    %vpi_call 2 198 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b011001 {0 0 0};
    %vpi_call 2 199 "$finish" {0 0 0};
    %jmp T_7.469;
T_7.468 ;
    %vpi_call 2 201 "$display", "\011%m: alucode == `ALU_SRL" {0 0 0};
T_7.469 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.470, 6;
    %vpi_call 2 205 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 206 "$finish" {0 0 0};
    %jmp T_7.471;
T_7.470 ;
    %vpi_call 2 208 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.471 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.472, 6;
    %vpi_call 2 212 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 213 "$finish" {0 0 0};
    %jmp T_7.473;
T_7.472 ;
    %vpi_call 2 215 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.473 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.474, 6;
    %vpi_call 2 219 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 220 "$finish" {0 0 0};
    %jmp T_7.475;
T_7.474 ;
    %vpi_call 2 222 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.475 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.476, 6;
    %vpi_call 2 226 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 227 "$finish" {0 0 0};
    %jmp T_7.477;
T_7.476 ;
    %vpi_call 2 229 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.477 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.478, 6;
    %vpi_call 2 233 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 234 "$finish" {0 0 0};
    %jmp T_7.479;
T_7.478 ;
    %vpi_call 2 236 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.479 ;
    %vpi_call 2 238 "$display", "%s test ...ok\012", "SRLI" {0 0 0};
    %pushi/vec4 1431443, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 170 "$display", "%s:", "SRLI" {0 0 0};
    %vpi_call 2 171 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.480, 6;
    %vpi_call 2 174 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 175 "$finish" {0 0 0};
    %jmp T_7.481;
T_7.480 ;
    %vpi_call 2 177 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_7.481 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.482, 6;
    %vpi_call 2 181 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 182 "$finish" {0 0 0};
    %jmp T_7.483;
T_7.482 ;
    %vpi_call 2 184 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.483 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_7.484, 6;
    %vpi_call 2 188 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 2 189 "$finish" {0 0 0};
    %jmp T_7.485;
T_7.484 ;
    %vpi_call 2 191 "$display", "\011%m: dstreg_num == 15" {0 0 0};
T_7.485 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_7.486, 6;
    %vpi_call 2 195 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 196 "$finish" {0 0 0};
    %jmp T_7.487;
T_7.486 ;
    %vpi_call 2 198 "$display", "\011%m: imm == 1" {0 0 0};
T_7.487 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 25, 0, 6;
    %jmp/0xz  T_7.488, 6;
    %vpi_call 2 202 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b011001 {0 0 0};
    %vpi_call 2 203 "$finish" {0 0 0};
    %jmp T_7.489;
T_7.488 ;
    %vpi_call 2 205 "$display", "\011%m: alucode == `ALU_SRL" {0 0 0};
T_7.489 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.490, 6;
    %vpi_call 2 209 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 210 "$finish" {0 0 0};
    %jmp T_7.491;
T_7.490 ;
    %vpi_call 2 212 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.491 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.492, 6;
    %vpi_call 2 216 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 217 "$finish" {0 0 0};
    %jmp T_7.493;
T_7.492 ;
    %vpi_call 2 219 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.493 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.494, 6;
    %vpi_call 2 223 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 224 "$finish" {0 0 0};
    %jmp T_7.495;
T_7.494 ;
    %vpi_call 2 226 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.495 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.496, 6;
    %vpi_call 2 230 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 231 "$finish" {0 0 0};
    %jmp T_7.497;
T_7.496 ;
    %vpi_call 2 233 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.497 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.498, 6;
    %vpi_call 2 237 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 238 "$finish" {0 0 0};
    %jmp T_7.499;
T_7.498 ;
    %vpi_call 2 240 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.499 ;
    %vpi_call 2 242 "$display", "%s test ...ok\012", "SRLI" {0 0 0};
    %pushi/vec4 1075173267, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 174 "$display", "%s:", "SRAI" {0 0 0};
    %vpi_call 2 175 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.500, 6;
    %vpi_call 2 178 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 179 "$finish" {0 0 0};
    %jmp T_7.501;
T_7.500 ;
    %vpi_call 2 181 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_7.501 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.502, 6;
    %vpi_call 2 185 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 186 "$finish" {0 0 0};
    %jmp T_7.503;
T_7.502 ;
    %vpi_call 2 188 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.503 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_7.504, 6;
    %vpi_call 2 192 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 2 193 "$finish" {0 0 0};
    %jmp T_7.505;
T_7.504 ;
    %vpi_call 2 195 "$display", "\011%m: dstreg_num == 15" {0 0 0};
T_7.505 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_7.506, 6;
    %vpi_call 2 199 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 200 "$finish" {0 0 0};
    %jmp T_7.507;
T_7.506 ;
    %vpi_call 2 202 "$display", "\011%m: imm == 1" {0 0 0};
T_7.507 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 26, 0, 6;
    %jmp/0xz  T_7.508, 6;
    %vpi_call 2 206 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b011010 {0 0 0};
    %vpi_call 2 207 "$finish" {0 0 0};
    %jmp T_7.509;
T_7.508 ;
    %vpi_call 2 209 "$display", "\011%m: alucode == `ALU_SRA" {0 0 0};
T_7.509 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.510, 6;
    %vpi_call 2 213 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 214 "$finish" {0 0 0};
    %jmp T_7.511;
T_7.510 ;
    %vpi_call 2 216 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.511 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.512, 6;
    %vpi_call 2 220 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 221 "$finish" {0 0 0};
    %jmp T_7.513;
T_7.512 ;
    %vpi_call 2 223 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.513 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.514, 6;
    %vpi_call 2 227 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 228 "$finish" {0 0 0};
    %jmp T_7.515;
T_7.514 ;
    %vpi_call 2 230 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.515 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.516, 6;
    %vpi_call 2 234 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 235 "$finish" {0 0 0};
    %jmp T_7.517;
T_7.516 ;
    %vpi_call 2 237 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.517 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.518, 6;
    %vpi_call 2 241 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 242 "$finish" {0 0 0};
    %jmp T_7.519;
T_7.518 ;
    %vpi_call 2 244 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.519 ;
    %vpi_call 2 246 "$display", "%s test ...ok\012", "SRAI" {0 0 0};
    %pushi/vec4 6199, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 178 "$display", "%s:", "LUI" {0 0 0};
    %vpi_call 2 179 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.520, 6;
    %vpi_call 2 182 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 183 "$finish" {0 0 0};
    %jmp T_7.521;
T_7.520 ;
    %vpi_call 2 185 "$display", "\011%m: srcreg1_num == 0" {0 0 0};
T_7.521 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.522, 6;
    %vpi_call 2 189 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 190 "$finish" {0 0 0};
    %jmp T_7.523;
T_7.522 ;
    %vpi_call 2 192 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.523 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 16, 0, 32;
    %jmp/0xz  T_7.524, 6;
    %vpi_call 2 196 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000010000 {0 0 0};
    %vpi_call 2 197 "$finish" {0 0 0};
    %jmp T_7.525;
T_7.524 ;
    %vpi_call 2 199 "$display", "\011%m: dstreg_num == 16" {0 0 0};
T_7.525 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 4096, 0, 32;
    %jmp/0xz  T_7.526, 6;
    %vpi_call 2 203 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000001000000000000 {0 0 0};
    %vpi_call 2 204 "$finish" {0 0 0};
    %jmp T_7.527;
T_7.526 ;
    %vpi_call 2 206 "$display", "\011%m: imm == 4096" {0 0 0};
T_7.527 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 0, 0, 6;
    %jmp/0xz  T_7.528, 6;
    %vpi_call 2 210 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b000000 {0 0 0};
    %vpi_call 2 211 "$finish" {0 0 0};
    %jmp T_7.529;
T_7.528 ;
    %vpi_call 2 213 "$display", "\011%m: alucode == `ALU_LUI" {0 0 0};
T_7.529 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.530, 6;
    %vpi_call 2 217 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b00 {0 0 0};
    %vpi_call 2 218 "$finish" {0 0 0};
    %jmp T_7.531;
T_7.530 ;
    %vpi_call 2 220 "$display", "\011%m: aluop1_type == `OP_TYPE_NONE" {0 0 0};
T_7.531 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.532, 6;
    %vpi_call 2 224 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 225 "$finish" {0 0 0};
    %jmp T_7.533;
T_7.532 ;
    %vpi_call 2 227 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.533 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.534, 6;
    %vpi_call 2 231 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 232 "$finish" {0 0 0};
    %jmp T_7.535;
T_7.534 ;
    %vpi_call 2 234 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.535 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.536, 6;
    %vpi_call 2 238 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 239 "$finish" {0 0 0};
    %jmp T_7.537;
T_7.536 ;
    %vpi_call 2 241 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.537 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.538, 6;
    %vpi_call 2 245 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 246 "$finish" {0 0 0};
    %jmp T_7.539;
T_7.538 ;
    %vpi_call 2 248 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.539 ;
    %vpi_call 2 250 "$display", "%s test ...ok\012", "LUI" {0 0 0};
    %pushi/vec4 2156398007, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 182 "$display", "%s:", "LUI" {0 0 0};
    %vpi_call 2 183 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.540, 6;
    %vpi_call 2 186 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 187 "$finish" {0 0 0};
    %jmp T_7.541;
T_7.540 ;
    %vpi_call 2 189 "$display", "\011%m: srcreg1_num == 0" {0 0 0};
T_7.541 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.542, 6;
    %vpi_call 2 193 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 194 "$finish" {0 0 0};
    %jmp T_7.543;
T_7.542 ;
    %vpi_call 2 196 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.543 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.544, 6;
    %vpi_call 2 200 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 201 "$finish" {0 0 0};
    %jmp T_7.545;
T_7.544 ;
    %vpi_call 2 203 "$display", "\011%m: dstreg_num == 11" {0 0 0};
T_7.545 ;
    %load/vec4 v0x557354d5b280_0;
    %pad/u 33;
    %cmpi/ne 2156396544, 0, 33;
    %jmp/0xz  T_7.546, 6;
    %vpi_call 2 207 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 33'sb010000000100010000000000000000000 {0 0 0};
    %vpi_call 2 208 "$finish" {0 0 0};
    %jmp T_7.547;
T_7.546 ;
    %vpi_call 2 210 "$display", "\011%m: imm == 2156396544" {0 0 0};
T_7.547 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 0, 0, 6;
    %jmp/0xz  T_7.548, 6;
    %vpi_call 2 214 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b000000 {0 0 0};
    %vpi_call 2 215 "$finish" {0 0 0};
    %jmp T_7.549;
T_7.548 ;
    %vpi_call 2 217 "$display", "\011%m: alucode == `ALU_LUI" {0 0 0};
T_7.549 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.550, 6;
    %vpi_call 2 221 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b00 {0 0 0};
    %vpi_call 2 222 "$finish" {0 0 0};
    %jmp T_7.551;
T_7.550 ;
    %vpi_call 2 224 "$display", "\011%m: aluop1_type == `OP_TYPE_NONE" {0 0 0};
T_7.551 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.552, 6;
    %vpi_call 2 228 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 229 "$finish" {0 0 0};
    %jmp T_7.553;
T_7.552 ;
    %vpi_call 2 231 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.553 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.554, 6;
    %vpi_call 2 235 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 236 "$finish" {0 0 0};
    %jmp T_7.555;
T_7.554 ;
    %vpi_call 2 238 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.555 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.556, 6;
    %vpi_call 2 242 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 243 "$finish" {0 0 0};
    %jmp T_7.557;
T_7.556 ;
    %vpi_call 2 245 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.557 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.558, 6;
    %vpi_call 2 249 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 250 "$finish" {0 0 0};
    %jmp T_7.559;
T_7.558 ;
    %vpi_call 2 252 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.559 ;
    %vpi_call 2 254 "$display", "%s test ...ok\012", "LUI" {0 0 0};
    %pushi/vec4 2071, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 186 "$display", "%s:", "AUIPC" {0 0 0};
    %vpi_call 2 187 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.560, 6;
    %vpi_call 2 190 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 191 "$finish" {0 0 0};
    %jmp T_7.561;
T_7.560 ;
    %vpi_call 2 193 "$display", "\011%m: srcreg1_num == 0" {0 0 0};
T_7.561 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.562, 6;
    %vpi_call 2 197 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 198 "$finish" {0 0 0};
    %jmp T_7.563;
T_7.562 ;
    %vpi_call 2 200 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.563 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 16, 0, 32;
    %jmp/0xz  T_7.564, 6;
    %vpi_call 2 204 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000010000 {0 0 0};
    %vpi_call 2 205 "$finish" {0 0 0};
    %jmp T_7.565;
T_7.564 ;
    %vpi_call 2 207 "$display", "\011%m: dstreg_num == 16" {0 0 0};
T_7.565 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.566, 6;
    %vpi_call 2 211 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 212 "$finish" {0 0 0};
    %jmp T_7.567;
T_7.566 ;
    %vpi_call 2 214 "$display", "\011%m: imm == 0" {0 0 0};
T_7.567 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 17, 0, 6;
    %jmp/0xz  T_7.568, 6;
    %vpi_call 2 218 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010001 {0 0 0};
    %vpi_call 2 219 "$finish" {0 0 0};
    %jmp T_7.569;
T_7.568 ;
    %vpi_call 2 221 "$display", "\011%m: alucode == `ALU_ADD" {0 0 0};
T_7.569 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.570, 6;
    %vpi_call 2 225 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b10 {0 0 0};
    %vpi_call 2 226 "$finish" {0 0 0};
    %jmp T_7.571;
T_7.570 ;
    %vpi_call 2 228 "$display", "\011%m: aluop1_type == `OP_TYPE_IMM" {0 0 0};
T_7.571 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.572, 6;
    %vpi_call 2 232 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b11 {0 0 0};
    %vpi_call 2 233 "$finish" {0 0 0};
    %jmp T_7.573;
T_7.572 ;
    %vpi_call 2 235 "$display", "\011%m: aluop2_type == `OP_TYPE_PC" {0 0 0};
T_7.573 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.574, 6;
    %vpi_call 2 239 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 240 "$finish" {0 0 0};
    %jmp T_7.575;
T_7.574 ;
    %vpi_call 2 242 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.575 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.576, 6;
    %vpi_call 2 246 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 247 "$finish" {0 0 0};
    %jmp T_7.577;
T_7.576 ;
    %vpi_call 2 249 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.577 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.578, 6;
    %vpi_call 2 253 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 254 "$finish" {0 0 0};
    %jmp T_7.579;
T_7.578 ;
    %vpi_call 2 256 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.579 ;
    %vpi_call 2 258 "$display", "%s test ...ok\012", "AUIPC" {0 0 0};
    %pushi/vec4 11870243, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 195 "$display", "%s:", "SW" {0 0 0};
    %vpi_call 2 196 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.580, 6;
    %vpi_call 2 199 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 200 "$finish" {0 0 0};
    %jmp T_7.581;
T_7.580 ;
    %vpi_call 2 202 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.581 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.582, 6;
    %vpi_call 2 206 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 207 "$finish" {0 0 0};
    %jmp T_7.583;
T_7.582 ;
    %vpi_call 2 209 "$display", "\011%m: srcreg2_num == 11" {0 0 0};
T_7.583 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.584, 6;
    %vpi_call 2 213 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 214 "$finish" {0 0 0};
    %jmp T_7.585;
T_7.584 ;
    %vpi_call 2 216 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.585 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.586, 6;
    %vpi_call 2 220 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 221 "$finish" {0 0 0};
    %jmp T_7.587;
T_7.586 ;
    %vpi_call 2 223 "$display", "\011%m: imm == 0" {0 0 0};
T_7.587 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 16, 0, 6;
    %jmp/0xz  T_7.588, 6;
    %vpi_call 2 227 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b010000 {0 0 0};
    %vpi_call 2 228 "$finish" {0 0 0};
    %jmp T_7.589;
T_7.588 ;
    %vpi_call 2 230 "$display", "\011%m: alucode == `ALU_SW" {0 0 0};
T_7.589 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.590, 6;
    %vpi_call 2 234 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 235 "$finish" {0 0 0};
    %jmp T_7.591;
T_7.590 ;
    %vpi_call 2 237 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.591 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.592, 6;
    %vpi_call 2 241 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 242 "$finish" {0 0 0};
    %jmp T_7.593;
T_7.592 ;
    %vpi_call 2 244 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.593 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.594, 6;
    %vpi_call 2 248 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 249 "$finish" {0 0 0};
    %jmp T_7.595;
T_7.594 ;
    %vpi_call 2 251 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.595 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.596, 6;
    %vpi_call 2 255 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 256 "$finish" {0 0 0};
    %jmp T_7.597;
T_7.596 ;
    %vpi_call 2 258 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.597 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.598, 6;
    %vpi_call 2 262 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b1 {0 0 0};
    %vpi_call 2 263 "$finish" {0 0 0};
    %jmp T_7.599;
T_7.598 ;
    %vpi_call 2 265 "$display", "\011%m: is_store == `ENABLE" {0 0 0};
T_7.599 ;
    %vpi_call 2 267 "$display", "%s test ...ok\012", "SW" {0 0 0};
    %pushi/vec4 11866147, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 199 "$display", "%s:", "SH" {0 0 0};
    %vpi_call 2 200 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.600, 6;
    %vpi_call 2 203 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 204 "$finish" {0 0 0};
    %jmp T_7.601;
T_7.600 ;
    %vpi_call 2 206 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.601 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.602, 6;
    %vpi_call 2 210 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 211 "$finish" {0 0 0};
    %jmp T_7.603;
T_7.602 ;
    %vpi_call 2 213 "$display", "\011%m: srcreg2_num == 11" {0 0 0};
T_7.603 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.604, 6;
    %vpi_call 2 217 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 218 "$finish" {0 0 0};
    %jmp T_7.605;
T_7.604 ;
    %vpi_call 2 220 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.605 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.606, 6;
    %vpi_call 2 224 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 225 "$finish" {0 0 0};
    %jmp T_7.607;
T_7.606 ;
    %vpi_call 2 227 "$display", "\011%m: imm == 0" {0 0 0};
T_7.607 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 15, 0, 6;
    %jmp/0xz  T_7.608, 6;
    %vpi_call 2 231 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b001111 {0 0 0};
    %vpi_call 2 232 "$finish" {0 0 0};
    %jmp T_7.609;
T_7.608 ;
    %vpi_call 2 234 "$display", "\011%m: alucode == `ALU_SH" {0 0 0};
T_7.609 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.610, 6;
    %vpi_call 2 238 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 239 "$finish" {0 0 0};
    %jmp T_7.611;
T_7.610 ;
    %vpi_call 2 241 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.611 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.612, 6;
    %vpi_call 2 245 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 246 "$finish" {0 0 0};
    %jmp T_7.613;
T_7.612 ;
    %vpi_call 2 248 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.613 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.614, 6;
    %vpi_call 2 252 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 253 "$finish" {0 0 0};
    %jmp T_7.615;
T_7.614 ;
    %vpi_call 2 255 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.615 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.616, 6;
    %vpi_call 2 259 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 260 "$finish" {0 0 0};
    %jmp T_7.617;
T_7.616 ;
    %vpi_call 2 262 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.617 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.618, 6;
    %vpi_call 2 266 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b1 {0 0 0};
    %vpi_call 2 267 "$finish" {0 0 0};
    %jmp T_7.619;
T_7.618 ;
    %vpi_call 2 269 "$display", "\011%m: is_store == `ENABLE" {0 0 0};
T_7.619 ;
    %vpi_call 2 271 "$display", "%s test ...ok\012", "SH" {0 0 0};
    %pushi/vec4 11866275, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 203 "$display", "%s:", "SH" {0 0 0};
    %vpi_call 2 204 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.620, 6;
    %vpi_call 2 207 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 208 "$finish" {0 0 0};
    %jmp T_7.621;
T_7.620 ;
    %vpi_call 2 210 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.621 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.622, 6;
    %vpi_call 2 214 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 215 "$finish" {0 0 0};
    %jmp T_7.623;
T_7.622 ;
    %vpi_call 2 217 "$display", "\011%m: srcreg2_num == 11" {0 0 0};
T_7.623 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.624, 6;
    %vpi_call 2 221 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 222 "$finish" {0 0 0};
    %jmp T_7.625;
T_7.624 ;
    %vpi_call 2 224 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.625 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_7.626, 6;
    %vpi_call 2 228 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 229 "$finish" {0 0 0};
    %jmp T_7.627;
T_7.626 ;
    %vpi_call 2 231 "$display", "\011%m: imm == 1" {0 0 0};
T_7.627 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 15, 0, 6;
    %jmp/0xz  T_7.628, 6;
    %vpi_call 2 235 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b001111 {0 0 0};
    %vpi_call 2 236 "$finish" {0 0 0};
    %jmp T_7.629;
T_7.628 ;
    %vpi_call 2 238 "$display", "\011%m: alucode == `ALU_SH" {0 0 0};
T_7.629 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.630, 6;
    %vpi_call 2 242 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 243 "$finish" {0 0 0};
    %jmp T_7.631;
T_7.630 ;
    %vpi_call 2 245 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.631 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.632, 6;
    %vpi_call 2 249 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 250 "$finish" {0 0 0};
    %jmp T_7.633;
T_7.632 ;
    %vpi_call 2 252 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.633 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.634, 6;
    %vpi_call 2 256 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 257 "$finish" {0 0 0};
    %jmp T_7.635;
T_7.634 ;
    %vpi_call 2 259 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.635 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.636, 6;
    %vpi_call 2 263 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 264 "$finish" {0 0 0};
    %jmp T_7.637;
T_7.636 ;
    %vpi_call 2 266 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.637 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.638, 6;
    %vpi_call 2 270 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b1 {0 0 0};
    %vpi_call 2 271 "$finish" {0 0 0};
    %jmp T_7.639;
T_7.638 ;
    %vpi_call 2 273 "$display", "\011%m: is_store == `ENABLE" {0 0 0};
T_7.639 ;
    %vpi_call 2 275 "$display", "%s test ...ok\012", "SH" {0 0 0};
    %pushi/vec4 11862051, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 207 "$display", "%s:", "SB" {0 0 0};
    %vpi_call 2 208 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.640, 6;
    %vpi_call 2 211 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 212 "$finish" {0 0 0};
    %jmp T_7.641;
T_7.640 ;
    %vpi_call 2 214 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.641 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.642, 6;
    %vpi_call 2 218 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 219 "$finish" {0 0 0};
    %jmp T_7.643;
T_7.642 ;
    %vpi_call 2 221 "$display", "\011%m: srcreg2_num == 11" {0 0 0};
T_7.643 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.644, 6;
    %vpi_call 2 225 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 226 "$finish" {0 0 0};
    %jmp T_7.645;
T_7.644 ;
    %vpi_call 2 228 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.645 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.646, 6;
    %vpi_call 2 232 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 233 "$finish" {0 0 0};
    %jmp T_7.647;
T_7.646 ;
    %vpi_call 2 235 "$display", "\011%m: imm == 0" {0 0 0};
T_7.647 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 14, 0, 6;
    %jmp/0xz  T_7.648, 6;
    %vpi_call 2 239 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b001110 {0 0 0};
    %vpi_call 2 240 "$finish" {0 0 0};
    %jmp T_7.649;
T_7.648 ;
    %vpi_call 2 242 "$display", "\011%m: alucode == `ALU_SB" {0 0 0};
T_7.649 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.650, 6;
    %vpi_call 2 246 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 247 "$finish" {0 0 0};
    %jmp T_7.651;
T_7.650 ;
    %vpi_call 2 249 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.651 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.652, 6;
    %vpi_call 2 253 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 254 "$finish" {0 0 0};
    %jmp T_7.653;
T_7.652 ;
    %vpi_call 2 256 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.653 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.654, 6;
    %vpi_call 2 260 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 261 "$finish" {0 0 0};
    %jmp T_7.655;
T_7.654 ;
    %vpi_call 2 263 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.655 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.656, 6;
    %vpi_call 2 267 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 268 "$finish" {0 0 0};
    %jmp T_7.657;
T_7.656 ;
    %vpi_call 2 270 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.657 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.658, 6;
    %vpi_call 2 274 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b1 {0 0 0};
    %vpi_call 2 275 "$finish" {0 0 0};
    %jmp T_7.659;
T_7.658 ;
    %vpi_call 2 277 "$display", "\011%m: is_store == `ENABLE" {0 0 0};
T_7.659 ;
    %vpi_call 2 279 "$display", "%s test ...ok\012", "SB" {0 0 0};
    %pushi/vec4 11862179, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 211 "$display", "%s:", "SB" {0 0 0};
    %vpi_call 2 212 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.660, 6;
    %vpi_call 2 215 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 216 "$finish" {0 0 0};
    %jmp T_7.661;
T_7.660 ;
    %vpi_call 2 218 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.661 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.662, 6;
    %vpi_call 2 222 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 223 "$finish" {0 0 0};
    %jmp T_7.663;
T_7.662 ;
    %vpi_call 2 225 "$display", "\011%m: srcreg2_num == 11" {0 0 0};
T_7.663 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.664, 6;
    %vpi_call 2 229 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 230 "$finish" {0 0 0};
    %jmp T_7.665;
T_7.664 ;
    %vpi_call 2 232 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.665 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_7.666, 6;
    %vpi_call 2 236 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 237 "$finish" {0 0 0};
    %jmp T_7.667;
T_7.666 ;
    %vpi_call 2 239 "$display", "\011%m: imm == 1" {0 0 0};
T_7.667 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 14, 0, 6;
    %jmp/0xz  T_7.668, 6;
    %vpi_call 2 243 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b001110 {0 0 0};
    %vpi_call 2 244 "$finish" {0 0 0};
    %jmp T_7.669;
T_7.668 ;
    %vpi_call 2 246 "$display", "\011%m: alucode == `ALU_SB" {0 0 0};
T_7.669 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.670, 6;
    %vpi_call 2 250 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 251 "$finish" {0 0 0};
    %jmp T_7.671;
T_7.670 ;
    %vpi_call 2 253 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.671 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.672, 6;
    %vpi_call 2 257 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 258 "$finish" {0 0 0};
    %jmp T_7.673;
T_7.672 ;
    %vpi_call 2 260 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.673 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.674, 6;
    %vpi_call 2 264 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 265 "$finish" {0 0 0};
    %jmp T_7.675;
T_7.674 ;
    %vpi_call 2 267 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.675 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.676, 6;
    %vpi_call 2 271 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 272 "$finish" {0 0 0};
    %jmp T_7.677;
T_7.676 ;
    %vpi_call 2 274 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.677 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.678, 6;
    %vpi_call 2 278 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b1 {0 0 0};
    %vpi_call 2 279 "$finish" {0 0 0};
    %jmp T_7.679;
T_7.678 ;
    %vpi_call 2 281 "$display", "\011%m: is_store == `ENABLE" {0 0 0};
T_7.679 ;
    %vpi_call 2 283 "$display", "%s test ...ok\012", "SB" {0 0 0};
    %pushi/vec4 337539, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 215 "$display", "%s:", "LW" {0 0 0};
    %vpi_call 2 216 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.680, 6;
    %vpi_call 2 219 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 220 "$finish" {0 0 0};
    %jmp T_7.681;
T_7.680 ;
    %vpi_call 2 222 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.681 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.682, 6;
    %vpi_call 2 226 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 227 "$finish" {0 0 0};
    %jmp T_7.683;
T_7.682 ;
    %vpi_call 2 229 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.683 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.684, 6;
    %vpi_call 2 233 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 234 "$finish" {0 0 0};
    %jmp T_7.685;
T_7.684 ;
    %vpi_call 2 236 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_7.685 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.686, 6;
    %vpi_call 2 240 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 241 "$finish" {0 0 0};
    %jmp T_7.687;
T_7.686 ;
    %vpi_call 2 243 "$display", "\011%m: imm == 0" {0 0 0};
T_7.687 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 11, 0, 6;
    %jmp/0xz  T_7.688, 6;
    %vpi_call 2 247 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b001011 {0 0 0};
    %vpi_call 2 248 "$finish" {0 0 0};
    %jmp T_7.689;
T_7.688 ;
    %vpi_call 2 250 "$display", "\011%m: alucode == `ALU_LW" {0 0 0};
T_7.689 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.690, 6;
    %vpi_call 2 254 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 255 "$finish" {0 0 0};
    %jmp T_7.691;
T_7.690 ;
    %vpi_call 2 257 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.691 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.692, 6;
    %vpi_call 2 261 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 262 "$finish" {0 0 0};
    %jmp T_7.693;
T_7.692 ;
    %vpi_call 2 264 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.693 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.694, 6;
    %vpi_call 2 268 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 269 "$finish" {0 0 0};
    %jmp T_7.695;
T_7.694 ;
    %vpi_call 2 271 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.695 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.696, 6;
    %vpi_call 2 275 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b1 {0 0 0};
    %vpi_call 2 276 "$finish" {0 0 0};
    %jmp T_7.697;
T_7.696 ;
    %vpi_call 2 278 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_7.697 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.698, 6;
    %vpi_call 2 282 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 283 "$finish" {0 0 0};
    %jmp T_7.699;
T_7.698 ;
    %vpi_call 2 285 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.699 ;
    %vpi_call 2 287 "$display", "%s test ...ok\012", "LW" {0 0 0};
    %pushi/vec4 333443, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 219 "$display", "%s:", "LH" {0 0 0};
    %vpi_call 2 220 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.700, 6;
    %vpi_call 2 223 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 224 "$finish" {0 0 0};
    %jmp T_7.701;
T_7.700 ;
    %vpi_call 2 226 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.701 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.702, 6;
    %vpi_call 2 230 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 231 "$finish" {0 0 0};
    %jmp T_7.703;
T_7.702 ;
    %vpi_call 2 233 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.703 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.704, 6;
    %vpi_call 2 237 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 238 "$finish" {0 0 0};
    %jmp T_7.705;
T_7.704 ;
    %vpi_call 2 240 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_7.705 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.706, 6;
    %vpi_call 2 244 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 245 "$finish" {0 0 0};
    %jmp T_7.707;
T_7.706 ;
    %vpi_call 2 247 "$display", "\011%m: imm == 0" {0 0 0};
T_7.707 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 10, 0, 6;
    %jmp/0xz  T_7.708, 6;
    %vpi_call 2 251 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b001010 {0 0 0};
    %vpi_call 2 252 "$finish" {0 0 0};
    %jmp T_7.709;
T_7.708 ;
    %vpi_call 2 254 "$display", "\011%m: alucode == `ALU_LH" {0 0 0};
T_7.709 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.710, 6;
    %vpi_call 2 258 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 259 "$finish" {0 0 0};
    %jmp T_7.711;
T_7.710 ;
    %vpi_call 2 261 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.711 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.712, 6;
    %vpi_call 2 265 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 266 "$finish" {0 0 0};
    %jmp T_7.713;
T_7.712 ;
    %vpi_call 2 268 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.713 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.714, 6;
    %vpi_call 2 272 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 273 "$finish" {0 0 0};
    %jmp T_7.715;
T_7.714 ;
    %vpi_call 2 275 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.715 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.716, 6;
    %vpi_call 2 279 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b1 {0 0 0};
    %vpi_call 2 280 "$finish" {0 0 0};
    %jmp T_7.717;
T_7.716 ;
    %vpi_call 2 282 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_7.717 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.718, 6;
    %vpi_call 2 286 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 287 "$finish" {0 0 0};
    %jmp T_7.719;
T_7.718 ;
    %vpi_call 2 289 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.719 ;
    %vpi_call 2 291 "$display", "%s test ...ok\012", "LH" {0 0 0};
    %pushi/vec4 2430595, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 223 "$display", "%s:", "LH" {0 0 0};
    %vpi_call 2 224 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.720, 6;
    %vpi_call 2 227 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 228 "$finish" {0 0 0};
    %jmp T_7.721;
T_7.720 ;
    %vpi_call 2 230 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.721 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.722, 6;
    %vpi_call 2 234 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 235 "$finish" {0 0 0};
    %jmp T_7.723;
T_7.722 ;
    %vpi_call 2 237 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.723 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.724, 6;
    %vpi_call 2 241 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 242 "$finish" {0 0 0};
    %jmp T_7.725;
T_7.724 ;
    %vpi_call 2 244 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_7.725 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_7.726, 6;
    %vpi_call 2 248 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000010 {0 0 0};
    %vpi_call 2 249 "$finish" {0 0 0};
    %jmp T_7.727;
T_7.726 ;
    %vpi_call 2 251 "$display", "\011%m: imm == 2" {0 0 0};
T_7.727 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 10, 0, 6;
    %jmp/0xz  T_7.728, 6;
    %vpi_call 2 255 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b001010 {0 0 0};
    %vpi_call 2 256 "$finish" {0 0 0};
    %jmp T_7.729;
T_7.728 ;
    %vpi_call 2 258 "$display", "\011%m: alucode == `ALU_LH" {0 0 0};
T_7.729 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.730, 6;
    %vpi_call 2 262 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 263 "$finish" {0 0 0};
    %jmp T_7.731;
T_7.730 ;
    %vpi_call 2 265 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.731 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.732, 6;
    %vpi_call 2 269 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 270 "$finish" {0 0 0};
    %jmp T_7.733;
T_7.732 ;
    %vpi_call 2 272 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.733 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.734, 6;
    %vpi_call 2 276 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 277 "$finish" {0 0 0};
    %jmp T_7.735;
T_7.734 ;
    %vpi_call 2 279 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.735 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.736, 6;
    %vpi_call 2 283 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b1 {0 0 0};
    %vpi_call 2 284 "$finish" {0 0 0};
    %jmp T_7.737;
T_7.736 ;
    %vpi_call 2 286 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_7.737 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.738, 6;
    %vpi_call 2 290 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 291 "$finish" {0 0 0};
    %jmp T_7.739;
T_7.738 ;
    %vpi_call 2 293 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.739 ;
    %vpi_call 2 295 "$display", "%s test ...ok\012", "LH" {0 0 0};
    %pushi/vec4 2426499, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 227 "$display", "%s:", "LB" {0 0 0};
    %vpi_call 2 228 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.740, 6;
    %vpi_call 2 231 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 232 "$finish" {0 0 0};
    %jmp T_7.741;
T_7.740 ;
    %vpi_call 2 234 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.741 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.742, 6;
    %vpi_call 2 238 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 239 "$finish" {0 0 0};
    %jmp T_7.743;
T_7.742 ;
    %vpi_call 2 241 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.743 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.744, 6;
    %vpi_call 2 245 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 246 "$finish" {0 0 0};
    %jmp T_7.745;
T_7.744 ;
    %vpi_call 2 248 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_7.745 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_7.746, 6;
    %vpi_call 2 252 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000010 {0 0 0};
    %vpi_call 2 253 "$finish" {0 0 0};
    %jmp T_7.747;
T_7.746 ;
    %vpi_call 2 255 "$display", "\011%m: imm == 2" {0 0 0};
T_7.747 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 9, 0, 6;
    %jmp/0xz  T_7.748, 6;
    %vpi_call 2 259 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b001001 {0 0 0};
    %vpi_call 2 260 "$finish" {0 0 0};
    %jmp T_7.749;
T_7.748 ;
    %vpi_call 2 262 "$display", "\011%m: alucode == `ALU_LB" {0 0 0};
T_7.749 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.750, 6;
    %vpi_call 2 266 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 267 "$finish" {0 0 0};
    %jmp T_7.751;
T_7.750 ;
    %vpi_call 2 269 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.751 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.752, 6;
    %vpi_call 2 273 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 274 "$finish" {0 0 0};
    %jmp T_7.753;
T_7.752 ;
    %vpi_call 2 276 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.753 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.754, 6;
    %vpi_call 2 280 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 281 "$finish" {0 0 0};
    %jmp T_7.755;
T_7.754 ;
    %vpi_call 2 283 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.755 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.756, 6;
    %vpi_call 2 287 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b1 {0 0 0};
    %vpi_call 2 288 "$finish" {0 0 0};
    %jmp T_7.757;
T_7.756 ;
    %vpi_call 2 290 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_7.757 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.758, 6;
    %vpi_call 2 294 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 295 "$finish" {0 0 0};
    %jmp T_7.759;
T_7.758 ;
    %vpi_call 2 297 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.759 ;
    %vpi_call 2 299 "$display", "%s test ...ok\012", "LB" {0 0 0};
    %pushi/vec4 3475075, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 231 "$display", "%s:", "LB" {0 0 0};
    %vpi_call 2 232 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.760, 6;
    %vpi_call 2 235 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 236 "$finish" {0 0 0};
    %jmp T_7.761;
T_7.760 ;
    %vpi_call 2 238 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.761 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.762, 6;
    %vpi_call 2 242 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 243 "$finish" {0 0 0};
    %jmp T_7.763;
T_7.762 ;
    %vpi_call 2 245 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.763 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.764, 6;
    %vpi_call 2 249 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 250 "$finish" {0 0 0};
    %jmp T_7.765;
T_7.764 ;
    %vpi_call 2 252 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_7.765 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_7.766, 6;
    %vpi_call 2 256 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000011 {0 0 0};
    %vpi_call 2 257 "$finish" {0 0 0};
    %jmp T_7.767;
T_7.766 ;
    %vpi_call 2 259 "$display", "\011%m: imm == 3" {0 0 0};
T_7.767 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 9, 0, 6;
    %jmp/0xz  T_7.768, 6;
    %vpi_call 2 263 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b001001 {0 0 0};
    %vpi_call 2 264 "$finish" {0 0 0};
    %jmp T_7.769;
T_7.768 ;
    %vpi_call 2 266 "$display", "\011%m: alucode == `ALU_LB" {0 0 0};
T_7.769 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.770, 6;
    %vpi_call 2 270 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 271 "$finish" {0 0 0};
    %jmp T_7.771;
T_7.770 ;
    %vpi_call 2 273 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.771 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.772, 6;
    %vpi_call 2 277 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 278 "$finish" {0 0 0};
    %jmp T_7.773;
T_7.772 ;
    %vpi_call 2 280 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.773 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.774, 6;
    %vpi_call 2 284 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 285 "$finish" {0 0 0};
    %jmp T_7.775;
T_7.774 ;
    %vpi_call 2 287 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.775 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.776, 6;
    %vpi_call 2 291 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b1 {0 0 0};
    %vpi_call 2 292 "$finish" {0 0 0};
    %jmp T_7.777;
T_7.776 ;
    %vpi_call 2 294 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_7.777 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.778, 6;
    %vpi_call 2 298 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 299 "$finish" {0 0 0};
    %jmp T_7.779;
T_7.778 ;
    %vpi_call 2 301 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.779 ;
    %vpi_call 2 303 "$display", "%s test ...ok\012", "LB" {0 0 0};
    %pushi/vec4 349827, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 235 "$display", "%s:", "LHU" {0 0 0};
    %vpi_call 2 236 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.780, 6;
    %vpi_call 2 239 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 240 "$finish" {0 0 0};
    %jmp T_7.781;
T_7.780 ;
    %vpi_call 2 242 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.781 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.782, 6;
    %vpi_call 2 246 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 247 "$finish" {0 0 0};
    %jmp T_7.783;
T_7.782 ;
    %vpi_call 2 249 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.783 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.784, 6;
    %vpi_call 2 253 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 254 "$finish" {0 0 0};
    %jmp T_7.785;
T_7.784 ;
    %vpi_call 2 256 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_7.785 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.786, 6;
    %vpi_call 2 260 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 261 "$finish" {0 0 0};
    %jmp T_7.787;
T_7.786 ;
    %vpi_call 2 263 "$display", "\011%m: imm == 0" {0 0 0};
T_7.787 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 13, 0, 6;
    %jmp/0xz  T_7.788, 6;
    %vpi_call 2 267 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b001101 {0 0 0};
    %vpi_call 2 268 "$finish" {0 0 0};
    %jmp T_7.789;
T_7.788 ;
    %vpi_call 2 270 "$display", "\011%m: alucode == `ALU_LHU" {0 0 0};
T_7.789 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.790, 6;
    %vpi_call 2 274 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 275 "$finish" {0 0 0};
    %jmp T_7.791;
T_7.790 ;
    %vpi_call 2 277 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.791 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.792, 6;
    %vpi_call 2 281 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 282 "$finish" {0 0 0};
    %jmp T_7.793;
T_7.792 ;
    %vpi_call 2 284 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.793 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.794, 6;
    %vpi_call 2 288 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 289 "$finish" {0 0 0};
    %jmp T_7.795;
T_7.794 ;
    %vpi_call 2 291 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.795 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.796, 6;
    %vpi_call 2 295 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b1 {0 0 0};
    %vpi_call 2 296 "$finish" {0 0 0};
    %jmp T_7.797;
T_7.796 ;
    %vpi_call 2 298 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_7.797 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.798, 6;
    %vpi_call 2 302 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 303 "$finish" {0 0 0};
    %jmp T_7.799;
T_7.798 ;
    %vpi_call 2 305 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.799 ;
    %vpi_call 2 307 "$display", "%s test ...ok\012", "LHU" {0 0 0};
    %pushi/vec4 1398403, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 239 "$display", "%s:", "LHU" {0 0 0};
    %vpi_call 2 240 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.800, 6;
    %vpi_call 2 243 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 244 "$finish" {0 0 0};
    %jmp T_7.801;
T_7.800 ;
    %vpi_call 2 246 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.801 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.802, 6;
    %vpi_call 2 250 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 251 "$finish" {0 0 0};
    %jmp T_7.803;
T_7.802 ;
    %vpi_call 2 253 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.803 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.804, 6;
    %vpi_call 2 257 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 258 "$finish" {0 0 0};
    %jmp T_7.805;
T_7.804 ;
    %vpi_call 2 260 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_7.805 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_7.806, 6;
    %vpi_call 2 264 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 265 "$finish" {0 0 0};
    %jmp T_7.807;
T_7.806 ;
    %vpi_call 2 267 "$display", "\011%m: imm == 1" {0 0 0};
T_7.807 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 13, 0, 6;
    %jmp/0xz  T_7.808, 6;
    %vpi_call 2 271 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b001101 {0 0 0};
    %vpi_call 2 272 "$finish" {0 0 0};
    %jmp T_7.809;
T_7.808 ;
    %vpi_call 2 274 "$display", "\011%m: alucode == `ALU_LHU" {0 0 0};
T_7.809 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.810, 6;
    %vpi_call 2 278 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 279 "$finish" {0 0 0};
    %jmp T_7.811;
T_7.810 ;
    %vpi_call 2 281 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.811 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.812, 6;
    %vpi_call 2 285 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 286 "$finish" {0 0 0};
    %jmp T_7.813;
T_7.812 ;
    %vpi_call 2 288 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.813 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.814, 6;
    %vpi_call 2 292 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 293 "$finish" {0 0 0};
    %jmp T_7.815;
T_7.814 ;
    %vpi_call 2 295 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.815 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.816, 6;
    %vpi_call 2 299 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b1 {0 0 0};
    %vpi_call 2 300 "$finish" {0 0 0};
    %jmp T_7.817;
T_7.816 ;
    %vpi_call 2 302 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_7.817 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.818, 6;
    %vpi_call 2 306 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 307 "$finish" {0 0 0};
    %jmp T_7.819;
T_7.818 ;
    %vpi_call 2 309 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.819 ;
    %vpi_call 2 311 "$display", "%s test ...ok\012", "LHU" {0 0 0};
    %pushi/vec4 2446979, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 243 "$display", "%s:", "LHU" {0 0 0};
    %vpi_call 2 244 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.820, 6;
    %vpi_call 2 247 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 248 "$finish" {0 0 0};
    %jmp T_7.821;
T_7.820 ;
    %vpi_call 2 250 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.821 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.822, 6;
    %vpi_call 2 254 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 255 "$finish" {0 0 0};
    %jmp T_7.823;
T_7.822 ;
    %vpi_call 2 257 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.823 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.824, 6;
    %vpi_call 2 261 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 262 "$finish" {0 0 0};
    %jmp T_7.825;
T_7.824 ;
    %vpi_call 2 264 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_7.825 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_7.826, 6;
    %vpi_call 2 268 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000010 {0 0 0};
    %vpi_call 2 269 "$finish" {0 0 0};
    %jmp T_7.827;
T_7.826 ;
    %vpi_call 2 271 "$display", "\011%m: imm == 2" {0 0 0};
T_7.827 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 13, 0, 6;
    %jmp/0xz  T_7.828, 6;
    %vpi_call 2 275 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b001101 {0 0 0};
    %vpi_call 2 276 "$finish" {0 0 0};
    %jmp T_7.829;
T_7.828 ;
    %vpi_call 2 278 "$display", "\011%m: alucode == `ALU_LHU" {0 0 0};
T_7.829 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.830, 6;
    %vpi_call 2 282 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 283 "$finish" {0 0 0};
    %jmp T_7.831;
T_7.830 ;
    %vpi_call 2 285 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.831 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.832, 6;
    %vpi_call 2 289 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 290 "$finish" {0 0 0};
    %jmp T_7.833;
T_7.832 ;
    %vpi_call 2 292 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.833 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.834, 6;
    %vpi_call 2 296 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 297 "$finish" {0 0 0};
    %jmp T_7.835;
T_7.834 ;
    %vpi_call 2 299 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.835 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.836, 6;
    %vpi_call 2 303 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b1 {0 0 0};
    %vpi_call 2 304 "$finish" {0 0 0};
    %jmp T_7.837;
T_7.836 ;
    %vpi_call 2 306 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_7.837 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.838, 6;
    %vpi_call 2 310 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 311 "$finish" {0 0 0};
    %jmp T_7.839;
T_7.838 ;
    %vpi_call 2 313 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.839 ;
    %vpi_call 2 315 "$display", "%s test ...ok\012", "LHU" {0 0 0};
    %pushi/vec4 1394307, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 247 "$display", "%s:", "LBU" {0 0 0};
    %vpi_call 2 248 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.840, 6;
    %vpi_call 2 251 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 252 "$finish" {0 0 0};
    %jmp T_7.841;
T_7.840 ;
    %vpi_call 2 254 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.841 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.842, 6;
    %vpi_call 2 258 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 259 "$finish" {0 0 0};
    %jmp T_7.843;
T_7.842 ;
    %vpi_call 2 261 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.843 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.844, 6;
    %vpi_call 2 265 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 266 "$finish" {0 0 0};
    %jmp T_7.845;
T_7.844 ;
    %vpi_call 2 268 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_7.845 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_7.846, 6;
    %vpi_call 2 272 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 273 "$finish" {0 0 0};
    %jmp T_7.847;
T_7.846 ;
    %vpi_call 2 275 "$display", "\011%m: imm == 1" {0 0 0};
T_7.847 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 12, 0, 6;
    %jmp/0xz  T_7.848, 6;
    %vpi_call 2 279 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b001100 {0 0 0};
    %vpi_call 2 280 "$finish" {0 0 0};
    %jmp T_7.849;
T_7.848 ;
    %vpi_call 2 282 "$display", "\011%m: alucode == `ALU_LBU" {0 0 0};
T_7.849 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.850, 6;
    %vpi_call 2 286 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 287 "$finish" {0 0 0};
    %jmp T_7.851;
T_7.850 ;
    %vpi_call 2 289 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.851 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.852, 6;
    %vpi_call 2 293 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 294 "$finish" {0 0 0};
    %jmp T_7.853;
T_7.852 ;
    %vpi_call 2 296 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.853 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.854, 6;
    %vpi_call 2 300 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 301 "$finish" {0 0 0};
    %jmp T_7.855;
T_7.854 ;
    %vpi_call 2 303 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.855 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.856, 6;
    %vpi_call 2 307 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b1 {0 0 0};
    %vpi_call 2 308 "$finish" {0 0 0};
    %jmp T_7.857;
T_7.856 ;
    %vpi_call 2 310 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_7.857 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.858, 6;
    %vpi_call 2 314 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 315 "$finish" {0 0 0};
    %jmp T_7.859;
T_7.858 ;
    %vpi_call 2 317 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.859 ;
    %vpi_call 2 319 "$display", "%s test ...ok\012", "LBU" {0 0 0};
    %pushi/vec4 2442883, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 251 "$display", "%s:", "LBU" {0 0 0};
    %vpi_call 2 252 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.860, 6;
    %vpi_call 2 255 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 256 "$finish" {0 0 0};
    %jmp T_7.861;
T_7.860 ;
    %vpi_call 2 258 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.861 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.862, 6;
    %vpi_call 2 262 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 263 "$finish" {0 0 0};
    %jmp T_7.863;
T_7.862 ;
    %vpi_call 2 265 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.863 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.864, 6;
    %vpi_call 2 269 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 270 "$finish" {0 0 0};
    %jmp T_7.865;
T_7.864 ;
    %vpi_call 2 272 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_7.865 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_7.866, 6;
    %vpi_call 2 276 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000010 {0 0 0};
    %vpi_call 2 277 "$finish" {0 0 0};
    %jmp T_7.867;
T_7.866 ;
    %vpi_call 2 279 "$display", "\011%m: imm == 2" {0 0 0};
T_7.867 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 12, 0, 6;
    %jmp/0xz  T_7.868, 6;
    %vpi_call 2 283 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b001100 {0 0 0};
    %vpi_call 2 284 "$finish" {0 0 0};
    %jmp T_7.869;
T_7.868 ;
    %vpi_call 2 286 "$display", "\011%m: alucode == `ALU_LBU" {0 0 0};
T_7.869 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.870, 6;
    %vpi_call 2 290 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 291 "$finish" {0 0 0};
    %jmp T_7.871;
T_7.870 ;
    %vpi_call 2 293 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.871 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.872, 6;
    %vpi_call 2 297 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 298 "$finish" {0 0 0};
    %jmp T_7.873;
T_7.872 ;
    %vpi_call 2 300 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.873 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.874, 6;
    %vpi_call 2 304 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 305 "$finish" {0 0 0};
    %jmp T_7.875;
T_7.874 ;
    %vpi_call 2 307 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.875 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.876, 6;
    %vpi_call 2 311 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b1 {0 0 0};
    %vpi_call 2 312 "$finish" {0 0 0};
    %jmp T_7.877;
T_7.876 ;
    %vpi_call 2 314 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_7.877 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.878, 6;
    %vpi_call 2 318 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 319 "$finish" {0 0 0};
    %jmp T_7.879;
T_7.878 ;
    %vpi_call 2 321 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.879 ;
    %vpi_call 2 323 "$display", "%s test ...ok\012", "LBU" {0 0 0};
    %pushi/vec4 3491459, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 255 "$display", "%s:", "LBU" {0 0 0};
    %vpi_call 2 256 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.880, 6;
    %vpi_call 2 259 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 260 "$finish" {0 0 0};
    %jmp T_7.881;
T_7.880 ;
    %vpi_call 2 262 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.881 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.882, 6;
    %vpi_call 2 266 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 267 "$finish" {0 0 0};
    %jmp T_7.883;
T_7.882 ;
    %vpi_call 2 269 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.883 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.884, 6;
    %vpi_call 2 273 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 274 "$finish" {0 0 0};
    %jmp T_7.885;
T_7.884 ;
    %vpi_call 2 276 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_7.885 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_7.886, 6;
    %vpi_call 2 280 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000000011 {0 0 0};
    %vpi_call 2 281 "$finish" {0 0 0};
    %jmp T_7.887;
T_7.886 ;
    %vpi_call 2 283 "$display", "\011%m: imm == 3" {0 0 0};
T_7.887 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 12, 0, 6;
    %jmp/0xz  T_7.888, 6;
    %vpi_call 2 287 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b001100 {0 0 0};
    %vpi_call 2 288 "$finish" {0 0 0};
    %jmp T_7.889;
T_7.888 ;
    %vpi_call 2 290 "$display", "\011%m: alucode == `ALU_LBU" {0 0 0};
T_7.889 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.890, 6;
    %vpi_call 2 294 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 295 "$finish" {0 0 0};
    %jmp T_7.891;
T_7.890 ;
    %vpi_call 2 297 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.891 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.892, 6;
    %vpi_call 2 301 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b10 {0 0 0};
    %vpi_call 2 302 "$finish" {0 0 0};
    %jmp T_7.893;
T_7.892 ;
    %vpi_call 2 304 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_7.893 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.894, 6;
    %vpi_call 2 308 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 309 "$finish" {0 0 0};
    %jmp T_7.895;
T_7.894 ;
    %vpi_call 2 311 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.895 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.896, 6;
    %vpi_call 2 315 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b1 {0 0 0};
    %vpi_call 2 316 "$finish" {0 0 0};
    %jmp T_7.897;
T_7.896 ;
    %vpi_call 2 318 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_7.897 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.898, 6;
    %vpi_call 2 322 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 323 "$finish" {0 0 0};
    %jmp T_7.899;
T_7.898 ;
    %vpi_call 2 325 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.899 ;
    %vpi_call 2 327 "$display", "%s test ...ok\012", "LBU" {0 0 0};
    %pushi/vec4 4274357475, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 264 "$display", "%s:", "BEQ" {0 0 0};
    %vpi_call 2 265 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.900, 6;
    %vpi_call 2 268 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 269 "$finish" {0 0 0};
    %jmp T_7.901;
T_7.900 ;
    %vpi_call 2 271 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_7.901 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.902, 6;
    %vpi_call 2 275 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 276 "$finish" {0 0 0};
    %jmp T_7.903;
T_7.902 ;
    %vpi_call 2 278 "$display", "\011%m: srcreg2_num == 12" {0 0 0};
T_7.903 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.904, 6;
    %vpi_call 2 282 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 283 "$finish" {0 0 0};
    %jmp T_7.905;
T_7.904 ;
    %vpi_call 2 285 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.905 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 4294967272, 0, 32;
    %jmp/0xz  T_7.906, 6;
    %vpi_call 2 289 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb11111111111111111111111111101000 {0 0 0};
    %vpi_call 2 290 "$finish" {0 0 0};
    %jmp T_7.907;
T_7.906 ;
    %vpi_call 2 292 "$display", "\011%m: imm == -24" {0 0 0};
T_7.907 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 3, 0, 6;
    %jmp/0xz  T_7.908, 6;
    %vpi_call 2 296 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b000011 {0 0 0};
    %vpi_call 2 297 "$finish" {0 0 0};
    %jmp T_7.909;
T_7.908 ;
    %vpi_call 2 299 "$display", "\011%m: alucode == `ALU_BEQ" {0 0 0};
T_7.909 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.910, 6;
    %vpi_call 2 303 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 304 "$finish" {0 0 0};
    %jmp T_7.911;
T_7.910 ;
    %vpi_call 2 306 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.911 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.912, 6;
    %vpi_call 2 310 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 311 "$finish" {0 0 0};
    %jmp T_7.913;
T_7.912 ;
    %vpi_call 2 313 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.913 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.914, 6;
    %vpi_call 2 317 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 318 "$finish" {0 0 0};
    %jmp T_7.915;
T_7.914 ;
    %vpi_call 2 320 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.915 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.916, 6;
    %vpi_call 2 324 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 325 "$finish" {0 0 0};
    %jmp T_7.917;
T_7.916 ;
    %vpi_call 2 327 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.917 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.918, 6;
    %vpi_call 2 331 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 332 "$finish" {0 0 0};
    %jmp T_7.919;
T_7.918 ;
    %vpi_call 2 334 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.919 ;
    %vpi_call 2 336 "$display", "%s test ...ok\012", "BEQ" {0 0 0};
    %pushi/vec4 14025827, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 268 "$display", "%s:", "BEQ" {0 0 0};
    %vpi_call 2 269 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.920, 6;
    %vpi_call 2 272 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 273 "$finish" {0 0 0};
    %jmp T_7.921;
T_7.920 ;
    %vpi_call 2 275 "$display", "\011%m: srcreg1_num == 12" {0 0 0};
T_7.921 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.922, 6;
    %vpi_call 2 279 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 280 "$finish" {0 0 0};
    %jmp T_7.923;
T_7.922 ;
    %vpi_call 2 282 "$display", "\011%m: srcreg2_num == 13" {0 0 0};
T_7.923 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.924, 6;
    %vpi_call 2 286 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 287 "$finish" {0 0 0};
    %jmp T_7.925;
T_7.924 ;
    %vpi_call 2 289 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.925 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_7.926, 6;
    %vpi_call 2 293 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 294 "$finish" {0 0 0};
    %jmp T_7.927;
T_7.926 ;
    %vpi_call 2 296 "$display", "\011%m: imm == 8" {0 0 0};
T_7.927 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 3, 0, 6;
    %jmp/0xz  T_7.928, 6;
    %vpi_call 2 300 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b000011 {0 0 0};
    %vpi_call 2 301 "$finish" {0 0 0};
    %jmp T_7.929;
T_7.928 ;
    %vpi_call 2 303 "$display", "\011%m: alucode == `ALU_BEQ" {0 0 0};
T_7.929 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.930, 6;
    %vpi_call 2 307 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 308 "$finish" {0 0 0};
    %jmp T_7.931;
T_7.930 ;
    %vpi_call 2 310 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.931 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.932, 6;
    %vpi_call 2 314 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 315 "$finish" {0 0 0};
    %jmp T_7.933;
T_7.932 ;
    %vpi_call 2 317 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.933 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.934, 6;
    %vpi_call 2 321 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 322 "$finish" {0 0 0};
    %jmp T_7.935;
T_7.934 ;
    %vpi_call 2 324 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.935 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.936, 6;
    %vpi_call 2 328 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 329 "$finish" {0 0 0};
    %jmp T_7.937;
T_7.936 ;
    %vpi_call 2 331 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.937 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.938, 6;
    %vpi_call 2 335 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 336 "$finish" {0 0 0};
    %jmp T_7.939;
T_7.938 ;
    %vpi_call 2 338 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.939 ;
    %vpi_call 2 340 "$display", "%s test ...ok\012", "BEQ" {0 0 0};
    %pushi/vec4 4241890531, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 272 "$display", "%s:", "BNE" {0 0 0};
    %vpi_call 2 273 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.940, 6;
    %vpi_call 2 276 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 277 "$finish" {0 0 0};
    %jmp T_7.941;
T_7.940 ;
    %vpi_call 2 279 "$display", "\011%m: srcreg1_num == 12" {0 0 0};
T_7.941 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.942, 6;
    %vpi_call 2 283 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 284 "$finish" {0 0 0};
    %jmp T_7.943;
T_7.942 ;
    %vpi_call 2 286 "$display", "\011%m: srcreg2_num == 13" {0 0 0};
T_7.943 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.944, 6;
    %vpi_call 2 290 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 291 "$finish" {0 0 0};
    %jmp T_7.945;
T_7.944 ;
    %vpi_call 2 293 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.945 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 4294967256, 0, 32;
    %jmp/0xz  T_7.946, 6;
    %vpi_call 2 297 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb11111111111111111111111111011000 {0 0 0};
    %vpi_call 2 298 "$finish" {0 0 0};
    %jmp T_7.947;
T_7.946 ;
    %vpi_call 2 300 "$display", "\011%m: imm == -40" {0 0 0};
T_7.947 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 4, 0, 6;
    %jmp/0xz  T_7.948, 6;
    %vpi_call 2 304 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b000100 {0 0 0};
    %vpi_call 2 305 "$finish" {0 0 0};
    %jmp T_7.949;
T_7.948 ;
    %vpi_call 2 307 "$display", "\011%m: alucode == `ALU_BNE" {0 0 0};
T_7.949 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.950, 6;
    %vpi_call 2 311 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 312 "$finish" {0 0 0};
    %jmp T_7.951;
T_7.950 ;
    %vpi_call 2 314 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.951 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.952, 6;
    %vpi_call 2 318 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 319 "$finish" {0 0 0};
    %jmp T_7.953;
T_7.952 ;
    %vpi_call 2 321 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.953 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.954, 6;
    %vpi_call 2 325 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 326 "$finish" {0 0 0};
    %jmp T_7.955;
T_7.954 ;
    %vpi_call 2 328 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.955 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.956, 6;
    %vpi_call 2 332 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 333 "$finish" {0 0 0};
    %jmp T_7.957;
T_7.956 ;
    %vpi_call 2 335 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.957 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.958, 6;
    %vpi_call 2 339 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 340 "$finish" {0 0 0};
    %jmp T_7.959;
T_7.958 ;
    %vpi_call 2 342 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.959 ;
    %vpi_call 2 344 "$display", "%s test ...ok\012", "BNE" {0 0 0};
    %pushi/vec4 12948579, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 276 "$display", "%s:", "BNE" {0 0 0};
    %vpi_call 2 277 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.960, 6;
    %vpi_call 2 280 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 281 "$finish" {0 0 0};
    %jmp T_7.961;
T_7.960 ;
    %vpi_call 2 283 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_7.961 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.962, 6;
    %vpi_call 2 287 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 288 "$finish" {0 0 0};
    %jmp T_7.963;
T_7.962 ;
    %vpi_call 2 290 "$display", "\011%m: srcreg2_num == 12" {0 0 0};
T_7.963 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.964, 6;
    %vpi_call 2 294 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 295 "$finish" {0 0 0};
    %jmp T_7.965;
T_7.964 ;
    %vpi_call 2 297 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.965 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_7.966, 6;
    %vpi_call 2 301 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 302 "$finish" {0 0 0};
    %jmp T_7.967;
T_7.966 ;
    %vpi_call 2 304 "$display", "\011%m: imm == 8" {0 0 0};
T_7.967 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 4, 0, 6;
    %jmp/0xz  T_7.968, 6;
    %vpi_call 2 308 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b000100 {0 0 0};
    %vpi_call 2 309 "$finish" {0 0 0};
    %jmp T_7.969;
T_7.968 ;
    %vpi_call 2 311 "$display", "\011%m: alucode == `ALU_BNE" {0 0 0};
T_7.969 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.970, 6;
    %vpi_call 2 315 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 316 "$finish" {0 0 0};
    %jmp T_7.971;
T_7.970 ;
    %vpi_call 2 318 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.971 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.972, 6;
    %vpi_call 2 322 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 323 "$finish" {0 0 0};
    %jmp T_7.973;
T_7.972 ;
    %vpi_call 2 325 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.973 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.974, 6;
    %vpi_call 2 329 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 330 "$finish" {0 0 0};
    %jmp T_7.975;
T_7.974 ;
    %vpi_call 2 332 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.975 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.976, 6;
    %vpi_call 2 336 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 337 "$finish" {0 0 0};
    %jmp T_7.977;
T_7.976 ;
    %vpi_call 2 339 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.977 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.978, 6;
    %vpi_call 2 343 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 344 "$finish" {0 0 0};
    %jmp T_7.979;
T_7.978 ;
    %vpi_call 2 346 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.979 ;
    %vpi_call 2 348 "$display", "%s test ...ok\012", "BNE" {0 0 0};
    %pushi/vec4 4241900771, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 280 "$display", "%s:", "BLT" {0 0 0};
    %vpi_call 2 281 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.980, 6;
    %vpi_call 2 284 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 285 "$finish" {0 0 0};
    %jmp T_7.981;
T_7.980 ;
    %vpi_call 2 287 "$display", "\011%m: srcreg1_num == 12" {0 0 0};
T_7.981 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.982, 6;
    %vpi_call 2 291 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 292 "$finish" {0 0 0};
    %jmp T_7.983;
T_7.982 ;
    %vpi_call 2 294 "$display", "\011%m: srcreg2_num == 13" {0 0 0};
T_7.983 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.984, 6;
    %vpi_call 2 298 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 299 "$finish" {0 0 0};
    %jmp T_7.985;
T_7.984 ;
    %vpi_call 2 301 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.985 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 4294967240, 0, 32;
    %jmp/0xz  T_7.986, 6;
    %vpi_call 2 305 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb11111111111111111111111111001000 {0 0 0};
    %vpi_call 2 306 "$finish" {0 0 0};
    %jmp T_7.987;
T_7.986 ;
    %vpi_call 2 308 "$display", "\011%m: imm == -56" {0 0 0};
T_7.987 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 5, 0, 6;
    %jmp/0xz  T_7.988, 6;
    %vpi_call 2 312 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b000101 {0 0 0};
    %vpi_call 2 313 "$finish" {0 0 0};
    %jmp T_7.989;
T_7.988 ;
    %vpi_call 2 315 "$display", "\011%m: alucode == `ALU_BLT" {0 0 0};
T_7.989 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.990, 6;
    %vpi_call 2 319 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 320 "$finish" {0 0 0};
    %jmp T_7.991;
T_7.990 ;
    %vpi_call 2 322 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.991 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.992, 6;
    %vpi_call 2 326 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 327 "$finish" {0 0 0};
    %jmp T_7.993;
T_7.992 ;
    %vpi_call 2 329 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.993 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.994, 6;
    %vpi_call 2 333 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 334 "$finish" {0 0 0};
    %jmp T_7.995;
T_7.994 ;
    %vpi_call 2 336 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.995 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.996, 6;
    %vpi_call 2 340 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 341 "$finish" {0 0 0};
    %jmp T_7.997;
T_7.996 ;
    %vpi_call 2 343 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.997 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.998, 6;
    %vpi_call 2 347 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 348 "$finish" {0 0 0};
    %jmp T_7.999;
T_7.998 ;
    %vpi_call 2 350 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.999 ;
    %vpi_call 2 352 "$display", "%s test ...ok\012", "BLT" {0 0 0};
    %pushi/vec4 4242883299, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 284 "$display", "%s:", "BLT" {0 0 0};
    %vpi_call 2 285 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.1000, 6;
    %vpi_call 2 288 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 289 "$finish" {0 0 0};
    %jmp T_7.1001;
T_7.1000 ;
    %vpi_call 2 291 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.1001 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_7.1002, 6;
    %vpi_call 2 295 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 296 "$finish" {0 0 0};
    %jmp T_7.1003;
T_7.1002 ;
    %vpi_call 2 298 "$display", "\011%m: srcreg2_num == 14" {0 0 0};
T_7.1003 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1004, 6;
    %vpi_call 2 302 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 303 "$finish" {0 0 0};
    %jmp T_7.1005;
T_7.1004 ;
    %vpi_call 2 305 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.1005 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 4294967236, 0, 32;
    %jmp/0xz  T_7.1006, 6;
    %vpi_call 2 309 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb11111111111111111111111111000100 {0 0 0};
    %vpi_call 2 310 "$finish" {0 0 0};
    %jmp T_7.1007;
T_7.1006 ;
    %vpi_call 2 312 "$display", "\011%m: imm == -60" {0 0 0};
T_7.1007 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 5, 0, 6;
    %jmp/0xz  T_7.1008, 6;
    %vpi_call 2 316 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b000101 {0 0 0};
    %vpi_call 2 317 "$finish" {0 0 0};
    %jmp T_7.1009;
T_7.1008 ;
    %vpi_call 2 319 "$display", "\011%m: alucode == `ALU_BLT" {0 0 0};
T_7.1009 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1010, 6;
    %vpi_call 2 323 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 324 "$finish" {0 0 0};
    %jmp T_7.1011;
T_7.1010 ;
    %vpi_call 2 326 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.1011 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1012, 6;
    %vpi_call 2 330 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 331 "$finish" {0 0 0};
    %jmp T_7.1013;
T_7.1012 ;
    %vpi_call 2 333 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.1013 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1014, 6;
    %vpi_call 2 337 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 338 "$finish" {0 0 0};
    %jmp T_7.1015;
T_7.1014 ;
    %vpi_call 2 340 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.1015 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1016, 6;
    %vpi_call 2 344 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 345 "$finish" {0 0 0};
    %jmp T_7.1017;
T_7.1016 ;
    %vpi_call 2 347 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.1017 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1018, 6;
    %vpi_call 2 351 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 352 "$finish" {0 0 0};
    %jmp T_7.1019;
T_7.1018 ;
    %vpi_call 2 354 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.1019 ;
    %vpi_call 2 356 "$display", "%s test ...ok\012", "BLT" {0 0 0};
    %pushi/vec4 10962019, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 288 "$display", "%s:", "BLT" {0 0 0};
    %vpi_call 2 289 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_7.1020, 6;
    %vpi_call 2 292 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 293 "$finish" {0 0 0};
    %jmp T_7.1021;
T_7.1020 ;
    %vpi_call 2 295 "$display", "\011%m: srcreg1_num == 14" {0 0 0};
T_7.1021 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.1022, 6;
    %vpi_call 2 299 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 300 "$finish" {0 0 0};
    %jmp T_7.1023;
T_7.1022 ;
    %vpi_call 2 302 "$display", "\011%m: srcreg2_num == 10" {0 0 0};
T_7.1023 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1024, 6;
    %vpi_call 2 306 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 307 "$finish" {0 0 0};
    %jmp T_7.1025;
T_7.1024 ;
    %vpi_call 2 309 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.1025 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_7.1026, 6;
    %vpi_call 2 313 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 314 "$finish" {0 0 0};
    %jmp T_7.1027;
T_7.1026 ;
    %vpi_call 2 316 "$display", "\011%m: imm == 8" {0 0 0};
T_7.1027 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 5, 0, 6;
    %jmp/0xz  T_7.1028, 6;
    %vpi_call 2 320 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b000101 {0 0 0};
    %vpi_call 2 321 "$finish" {0 0 0};
    %jmp T_7.1029;
T_7.1028 ;
    %vpi_call 2 323 "$display", "\011%m: alucode == `ALU_BLT" {0 0 0};
T_7.1029 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1030, 6;
    %vpi_call 2 327 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 328 "$finish" {0 0 0};
    %jmp T_7.1031;
T_7.1030 ;
    %vpi_call 2 330 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.1031 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1032, 6;
    %vpi_call 2 334 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 335 "$finish" {0 0 0};
    %jmp T_7.1033;
T_7.1032 ;
    %vpi_call 2 337 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.1033 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1034, 6;
    %vpi_call 2 341 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 342 "$finish" {0 0 0};
    %jmp T_7.1035;
T_7.1034 ;
    %vpi_call 2 344 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.1035 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1036, 6;
    %vpi_call 2 348 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 349 "$finish" {0 0 0};
    %jmp T_7.1037;
T_7.1036 ;
    %vpi_call 2 351 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.1037 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1038, 6;
    %vpi_call 2 355 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 356 "$finish" {0 0 0};
    %jmp T_7.1039;
T_7.1038 ;
    %vpi_call 2 358 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.1039 ;
    %vpi_call 2 360 "$display", "%s test ...ok\012", "BLT" {0 0 0};
    %pushi/vec4 4205271779, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 292 "$display", "%s:", "BGE" {0 0 0};
    %vpi_call 2 293 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_7.1040, 6;
    %vpi_call 2 296 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 297 "$finish" {0 0 0};
    %jmp T_7.1041;
T_7.1040 ;
    %vpi_call 2 299 "$display", "\011%m: srcreg1_num == 14" {0 0 0};
T_7.1041 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.1042, 6;
    %vpi_call 2 303 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 304 "$finish" {0 0 0};
    %jmp T_7.1043;
T_7.1042 ;
    %vpi_call 2 306 "$display", "\011%m: srcreg2_num == 10" {0 0 0};
T_7.1043 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1044, 6;
    %vpi_call 2 310 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 311 "$finish" {0 0 0};
    %jmp T_7.1045;
T_7.1044 ;
    %vpi_call 2 313 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.1045 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 4294967220, 0, 32;
    %jmp/0xz  T_7.1046, 6;
    %vpi_call 2 317 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb11111111111111111111111110110100 {0 0 0};
    %vpi_call 2 318 "$finish" {0 0 0};
    %jmp T_7.1047;
T_7.1046 ;
    %vpi_call 2 320 "$display", "\011%m: imm == -76" {0 0 0};
T_7.1047 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 6, 0, 6;
    %jmp/0xz  T_7.1048, 6;
    %vpi_call 2 324 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b000110 {0 0 0};
    %vpi_call 2 325 "$finish" {0 0 0};
    %jmp T_7.1049;
T_7.1048 ;
    %vpi_call 2 327 "$display", "\011%m: alucode == `ALU_BGE" {0 0 0};
T_7.1049 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1050, 6;
    %vpi_call 2 331 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 332 "$finish" {0 0 0};
    %jmp T_7.1051;
T_7.1050 ;
    %vpi_call 2 334 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.1051 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1052, 6;
    %vpi_call 2 338 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 339 "$finish" {0 0 0};
    %jmp T_7.1053;
T_7.1052 ;
    %vpi_call 2 341 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.1053 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1054, 6;
    %vpi_call 2 345 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 346 "$finish" {0 0 0};
    %jmp T_7.1055;
T_7.1054 ;
    %vpi_call 2 348 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.1055 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1056, 6;
    %vpi_call 2 352 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 353 "$finish" {0 0 0};
    %jmp T_7.1057;
T_7.1056 ;
    %vpi_call 2 355 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.1057 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1058, 6;
    %vpi_call 2 359 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 360 "$finish" {0 0 0};
    %jmp T_7.1059;
T_7.1058 ;
    %vpi_call 2 362 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.1059 ;
    %vpi_call 2 364 "$display", "%s test ...ok\012", "BGE" {0 0 0};
    %pushi/vec4 15029347, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 296 "$display", "%s:", "BGE" {0 0 0};
    %vpi_call 2 297 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.1060, 6;
    %vpi_call 2 300 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 301 "$finish" {0 0 0};
    %jmp T_7.1061;
T_7.1060 ;
    %vpi_call 2 303 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.1061 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_7.1062, 6;
    %vpi_call 2 307 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 308 "$finish" {0 0 0};
    %jmp T_7.1063;
T_7.1062 ;
    %vpi_call 2 310 "$display", "\011%m: srcreg2_num == 14" {0 0 0};
T_7.1063 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1064, 6;
    %vpi_call 2 314 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 315 "$finish" {0 0 0};
    %jmp T_7.1065;
T_7.1064 ;
    %vpi_call 2 317 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.1065 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_7.1066, 6;
    %vpi_call 2 321 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 322 "$finish" {0 0 0};
    %jmp T_7.1067;
T_7.1066 ;
    %vpi_call 2 324 "$display", "\011%m: imm == 8" {0 0 0};
T_7.1067 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 6, 0, 6;
    %jmp/0xz  T_7.1068, 6;
    %vpi_call 2 328 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b000110 {0 0 0};
    %vpi_call 2 329 "$finish" {0 0 0};
    %jmp T_7.1069;
T_7.1068 ;
    %vpi_call 2 331 "$display", "\011%m: alucode == `ALU_BGE" {0 0 0};
T_7.1069 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1070, 6;
    %vpi_call 2 335 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 336 "$finish" {0 0 0};
    %jmp T_7.1071;
T_7.1070 ;
    %vpi_call 2 338 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.1071 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1072, 6;
    %vpi_call 2 342 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 343 "$finish" {0 0 0};
    %jmp T_7.1073;
T_7.1072 ;
    %vpi_call 2 345 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.1073 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1074, 6;
    %vpi_call 2 349 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 350 "$finish" {0 0 0};
    %jmp T_7.1075;
T_7.1074 ;
    %vpi_call 2 352 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.1075 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1076, 6;
    %vpi_call 2 356 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 357 "$finish" {0 0 0};
    %jmp T_7.1077;
T_7.1076 ;
    %vpi_call 2 359 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.1077 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1078, 6;
    %vpi_call 2 363 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 364 "$finish" {0 0 0};
    %jmp T_7.1079;
T_7.1078 ;
    %vpi_call 2 366 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.1079 ;
    %vpi_call 2 368 "$display", "%s test ...ok\012", "BGE" {0 0 0};
    %pushi/vec4 14046307, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 300 "$display", "%s:", "BGE" {0 0 0};
    %vpi_call 2 301 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.1080, 6;
    %vpi_call 2 304 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 305 "$finish" {0 0 0};
    %jmp T_7.1081;
T_7.1080 ;
    %vpi_call 2 307 "$display", "\011%m: srcreg1_num == 12" {0 0 0};
T_7.1081 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.1082, 6;
    %vpi_call 2 311 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 312 "$finish" {0 0 0};
    %jmp T_7.1083;
T_7.1082 ;
    %vpi_call 2 314 "$display", "\011%m: srcreg2_num == 13" {0 0 0};
T_7.1083 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1084, 6;
    %vpi_call 2 318 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 319 "$finish" {0 0 0};
    %jmp T_7.1085;
T_7.1084 ;
    %vpi_call 2 321 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.1085 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_7.1086, 6;
    %vpi_call 2 325 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 326 "$finish" {0 0 0};
    %jmp T_7.1087;
T_7.1086 ;
    %vpi_call 2 328 "$display", "\011%m: imm == 8" {0 0 0};
T_7.1087 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 6, 0, 6;
    %jmp/0xz  T_7.1088, 6;
    %vpi_call 2 332 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b000110 {0 0 0};
    %vpi_call 2 333 "$finish" {0 0 0};
    %jmp T_7.1089;
T_7.1088 ;
    %vpi_call 2 335 "$display", "\011%m: alucode == `ALU_BGE" {0 0 0};
T_7.1089 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1090, 6;
    %vpi_call 2 339 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 340 "$finish" {0 0 0};
    %jmp T_7.1091;
T_7.1090 ;
    %vpi_call 2 342 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.1091 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1092, 6;
    %vpi_call 2 346 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 347 "$finish" {0 0 0};
    %jmp T_7.1093;
T_7.1092 ;
    %vpi_call 2 349 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.1093 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1094, 6;
    %vpi_call 2 353 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 354 "$finish" {0 0 0};
    %jmp T_7.1095;
T_7.1094 ;
    %vpi_call 2 356 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.1095 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1096, 6;
    %vpi_call 2 360 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 361 "$finish" {0 0 0};
    %jmp T_7.1097;
T_7.1096 ;
    %vpi_call 2 363 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.1097 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1098, 6;
    %vpi_call 2 367 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 368 "$finish" {0 0 0};
    %jmp T_7.1099;
T_7.1098 ;
    %vpi_call 2 370 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.1099 ;
    %vpi_call 2 372 "$display", "%s test ...ok\012", "BGE" {0 0 0};
    %pushi/vec4 4174802147, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 304 "$display", "%s:", "BLTU" {0 0 0};
    %vpi_call 2 305 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.1100, 6;
    %vpi_call 2 308 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 309 "$finish" {0 0 0};
    %jmp T_7.1101;
T_7.1100 ;
    %vpi_call 2 311 "$display", "\011%m: srcreg1_num == 12" {0 0 0};
T_7.1101 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.1102, 6;
    %vpi_call 2 315 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 316 "$finish" {0 0 0};
    %jmp T_7.1103;
T_7.1102 ;
    %vpi_call 2 318 "$display", "\011%m: srcreg2_num == 13" {0 0 0};
T_7.1103 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1104, 6;
    %vpi_call 2 322 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 323 "$finish" {0 0 0};
    %jmp T_7.1105;
T_7.1104 ;
    %vpi_call 2 325 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.1105 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 4294967192, 0, 32;
    %jmp/0xz  T_7.1106, 6;
    %vpi_call 2 329 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb11111111111111111111111110011000 {0 0 0};
    %vpi_call 2 330 "$finish" {0 0 0};
    %jmp T_7.1107;
T_7.1106 ;
    %vpi_call 2 332 "$display", "\011%m: imm == -104" {0 0 0};
T_7.1107 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 7, 0, 6;
    %jmp/0xz  T_7.1108, 6;
    %vpi_call 2 336 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b000111 {0 0 0};
    %vpi_call 2 337 "$finish" {0 0 0};
    %jmp T_7.1109;
T_7.1108 ;
    %vpi_call 2 339 "$display", "\011%m: alucode == `ALU_BLTU" {0 0 0};
T_7.1109 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1110, 6;
    %vpi_call 2 343 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 344 "$finish" {0 0 0};
    %jmp T_7.1111;
T_7.1110 ;
    %vpi_call 2 346 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.1111 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1112, 6;
    %vpi_call 2 350 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 351 "$finish" {0 0 0};
    %jmp T_7.1113;
T_7.1112 ;
    %vpi_call 2 353 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.1113 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1114, 6;
    %vpi_call 2 357 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 358 "$finish" {0 0 0};
    %jmp T_7.1115;
T_7.1114 ;
    %vpi_call 2 360 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.1115 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1116, 6;
    %vpi_call 2 364 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 365 "$finish" {0 0 0};
    %jmp T_7.1117;
T_7.1116 ;
    %vpi_call 2 367 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.1117 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1118, 6;
    %vpi_call 2 371 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 372 "$finish" {0 0 0};
    %jmp T_7.1119;
T_7.1118 ;
    %vpi_call 2 374 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.1119 ;
    %vpi_call 2 376 "$display", "%s test ...ok\012", "BLTU" {0 0 0};
    %pushi/vec4 4171721443, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 308 "$display", "%s:", "BLTU" {0 0 0};
    %vpi_call 2 309 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_7.1120, 6;
    %vpi_call 2 312 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 313 "$finish" {0 0 0};
    %jmp T_7.1121;
T_7.1120 ;
    %vpi_call 2 315 "$display", "\011%m: srcreg1_num == 14" {0 0 0};
T_7.1121 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.1122, 6;
    %vpi_call 2 319 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 320 "$finish" {0 0 0};
    %jmp T_7.1123;
T_7.1122 ;
    %vpi_call 2 322 "$display", "\011%m: srcreg2_num == 10" {0 0 0};
T_7.1123 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1124, 6;
    %vpi_call 2 326 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 327 "$finish" {0 0 0};
    %jmp T_7.1125;
T_7.1124 ;
    %vpi_call 2 329 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.1125 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 4294967188, 0, 32;
    %jmp/0xz  T_7.1126, 6;
    %vpi_call 2 333 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb11111111111111111111111110010100 {0 0 0};
    %vpi_call 2 334 "$finish" {0 0 0};
    %jmp T_7.1127;
T_7.1126 ;
    %vpi_call 2 336 "$display", "\011%m: imm == -108" {0 0 0};
T_7.1127 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 7, 0, 6;
    %jmp/0xz  T_7.1128, 6;
    %vpi_call 2 340 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b000111 {0 0 0};
    %vpi_call 2 341 "$finish" {0 0 0};
    %jmp T_7.1129;
T_7.1128 ;
    %vpi_call 2 343 "$display", "\011%m: alucode == `ALU_BLTU" {0 0 0};
T_7.1129 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1130, 6;
    %vpi_call 2 347 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 348 "$finish" {0 0 0};
    %jmp T_7.1131;
T_7.1130 ;
    %vpi_call 2 350 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.1131 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1132, 6;
    %vpi_call 2 354 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 355 "$finish" {0 0 0};
    %jmp T_7.1133;
T_7.1132 ;
    %vpi_call 2 357 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.1133 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1134, 6;
    %vpi_call 2 361 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 362 "$finish" {0 0 0};
    %jmp T_7.1135;
T_7.1134 ;
    %vpi_call 2 364 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.1135 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1136, 6;
    %vpi_call 2 368 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 369 "$finish" {0 0 0};
    %jmp T_7.1137;
T_7.1136 ;
    %vpi_call 2 371 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.1137 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1138, 6;
    %vpi_call 2 375 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 376 "$finish" {0 0 0};
    %jmp T_7.1139;
T_7.1138 ;
    %vpi_call 2 378 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.1139 ;
    %vpi_call 2 380 "$display", "%s test ...ok\012", "BLTU" {0 0 0};
    %pushi/vec4 15033443, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 312 "$display", "%s:", "BLTU" {0 0 0};
    %vpi_call 2 313 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.1140, 6;
    %vpi_call 2 316 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 317 "$finish" {0 0 0};
    %jmp T_7.1141;
T_7.1140 ;
    %vpi_call 2 319 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.1141 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_7.1142, 6;
    %vpi_call 2 323 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 324 "$finish" {0 0 0};
    %jmp T_7.1143;
T_7.1142 ;
    %vpi_call 2 326 "$display", "\011%m: srcreg2_num == 14" {0 0 0};
T_7.1143 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1144, 6;
    %vpi_call 2 330 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 331 "$finish" {0 0 0};
    %jmp T_7.1145;
T_7.1144 ;
    %vpi_call 2 333 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.1145 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_7.1146, 6;
    %vpi_call 2 337 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 338 "$finish" {0 0 0};
    %jmp T_7.1147;
T_7.1146 ;
    %vpi_call 2 340 "$display", "\011%m: imm == 8" {0 0 0};
T_7.1147 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 7, 0, 6;
    %jmp/0xz  T_7.1148, 6;
    %vpi_call 2 344 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b000111 {0 0 0};
    %vpi_call 2 345 "$finish" {0 0 0};
    %jmp T_7.1149;
T_7.1148 ;
    %vpi_call 2 347 "$display", "\011%m: alucode == `ALU_BLTU" {0 0 0};
T_7.1149 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1150, 6;
    %vpi_call 2 351 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 352 "$finish" {0 0 0};
    %jmp T_7.1151;
T_7.1150 ;
    %vpi_call 2 354 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.1151 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1152, 6;
    %vpi_call 2 358 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 359 "$finish" {0 0 0};
    %jmp T_7.1153;
T_7.1152 ;
    %vpi_call 2 361 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.1153 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1154, 6;
    %vpi_call 2 365 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 366 "$finish" {0 0 0};
    %jmp T_7.1155;
T_7.1154 ;
    %vpi_call 2 368 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.1155 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1156, 6;
    %vpi_call 2 372 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 373 "$finish" {0 0 0};
    %jmp T_7.1157;
T_7.1156 ;
    %vpi_call 2 375 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.1157 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1158, 6;
    %vpi_call 2 379 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 380 "$finish" {0 0 0};
    %jmp T_7.1159;
T_7.1158 ;
    %vpi_call 2 382 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.1159 ;
    %vpi_call 2 384 "$display", "%s test ...ok\012", "BLTU" {0 0 0};
    %pushi/vec4 4175786723, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 316 "$display", "%s:", "BGEU" {0 0 0};
    %vpi_call 2 317 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.1160, 6;
    %vpi_call 2 320 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 321 "$finish" {0 0 0};
    %jmp T_7.1161;
T_7.1160 ;
    %vpi_call 2 323 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_7.1161 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_7.1162, 6;
    %vpi_call 2 327 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 328 "$finish" {0 0 0};
    %jmp T_7.1163;
T_7.1162 ;
    %vpi_call 2 330 "$display", "\011%m: srcreg2_num == 14" {0 0 0};
T_7.1163 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1164, 6;
    %vpi_call 2 334 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 335 "$finish" {0 0 0};
    %jmp T_7.1165;
T_7.1164 ;
    %vpi_call 2 337 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.1165 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 4294967172, 0, 32;
    %jmp/0xz  T_7.1166, 6;
    %vpi_call 2 341 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb11111111111111111111111110000100 {0 0 0};
    %vpi_call 2 342 "$finish" {0 0 0};
    %jmp T_7.1167;
T_7.1166 ;
    %vpi_call 2 344 "$display", "\011%m: imm == -124" {0 0 0};
T_7.1167 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 8, 0, 6;
    %jmp/0xz  T_7.1168, 6;
    %vpi_call 2 348 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b001000 {0 0 0};
    %vpi_call 2 349 "$finish" {0 0 0};
    %jmp T_7.1169;
T_7.1168 ;
    %vpi_call 2 351 "$display", "\011%m: alucode == `ALU_BGEU" {0 0 0};
T_7.1169 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1170, 6;
    %vpi_call 2 355 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 356 "$finish" {0 0 0};
    %jmp T_7.1171;
T_7.1170 ;
    %vpi_call 2 358 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.1171 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1172, 6;
    %vpi_call 2 362 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 363 "$finish" {0 0 0};
    %jmp T_7.1173;
T_7.1172 ;
    %vpi_call 2 365 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.1173 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1174, 6;
    %vpi_call 2 369 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 370 "$finish" {0 0 0};
    %jmp T_7.1175;
T_7.1174 ;
    %vpi_call 2 372 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.1175 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1176, 6;
    %vpi_call 2 376 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 377 "$finish" {0 0 0};
    %jmp T_7.1177;
T_7.1176 ;
    %vpi_call 2 379 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.1177 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1178, 6;
    %vpi_call 2 383 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 384 "$finish" {0 0 0};
    %jmp T_7.1179;
T_7.1178 ;
    %vpi_call 2 386 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.1179 ;
    %vpi_call 2 388 "$display", "%s test ...ok\012", "BGEU" {0 0 0};
    %pushi/vec4 10974307, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 320 "$display", "%s:", "BGEU" {0 0 0};
    %vpi_call 2 321 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_7.1180, 6;
    %vpi_call 2 324 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 325 "$finish" {0 0 0};
    %jmp T_7.1181;
T_7.1180 ;
    %vpi_call 2 327 "$display", "\011%m: srcreg1_num == 14" {0 0 0};
T_7.1181 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.1182, 6;
    %vpi_call 2 331 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 332 "$finish" {0 0 0};
    %jmp T_7.1183;
T_7.1182 ;
    %vpi_call 2 334 "$display", "\011%m: srcreg2_num == 10" {0 0 0};
T_7.1183 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1184, 6;
    %vpi_call 2 338 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 339 "$finish" {0 0 0};
    %jmp T_7.1185;
T_7.1184 ;
    %vpi_call 2 341 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.1185 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_7.1186, 6;
    %vpi_call 2 345 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 346 "$finish" {0 0 0};
    %jmp T_7.1187;
T_7.1186 ;
    %vpi_call 2 348 "$display", "\011%m: imm == 8" {0 0 0};
T_7.1187 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 8, 0, 6;
    %jmp/0xz  T_7.1188, 6;
    %vpi_call 2 352 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b001000 {0 0 0};
    %vpi_call 2 353 "$finish" {0 0 0};
    %jmp T_7.1189;
T_7.1188 ;
    %vpi_call 2 355 "$display", "\011%m: alucode == `ALU_BGEU" {0 0 0};
T_7.1189 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1190, 6;
    %vpi_call 2 359 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 360 "$finish" {0 0 0};
    %jmp T_7.1191;
T_7.1190 ;
    %vpi_call 2 362 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.1191 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1192, 6;
    %vpi_call 2 366 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 367 "$finish" {0 0 0};
    %jmp T_7.1193;
T_7.1192 ;
    %vpi_call 2 369 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.1193 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1194, 6;
    %vpi_call 2 373 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 374 "$finish" {0 0 0};
    %jmp T_7.1195;
T_7.1194 ;
    %vpi_call 2 376 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.1195 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1196, 6;
    %vpi_call 2 380 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 381 "$finish" {0 0 0};
    %jmp T_7.1197;
T_7.1196 ;
    %vpi_call 2 383 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.1197 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1198, 6;
    %vpi_call 2 387 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 388 "$finish" {0 0 0};
    %jmp T_7.1199;
T_7.1198 ;
    %vpi_call 2 390 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.1199 ;
    %vpi_call 2 392 "$display", "%s test ...ok\012", "BGEU" {0 0 0};
    %pushi/vec4 14054499, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 324 "$display", "%s:", "BGEU" {0 0 0};
    %vpi_call 2 325 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.1200, 6;
    %vpi_call 2 328 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 329 "$finish" {0 0 0};
    %jmp T_7.1201;
T_7.1200 ;
    %vpi_call 2 331 "$display", "\011%m: srcreg1_num == 12" {0 0 0};
T_7.1201 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_7.1202, 6;
    %vpi_call 2 335 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 336 "$finish" {0 0 0};
    %jmp T_7.1203;
T_7.1202 ;
    %vpi_call 2 338 "$display", "\011%m: srcreg2_num == 13" {0 0 0};
T_7.1203 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1204, 6;
    %vpi_call 2 342 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 343 "$finish" {0 0 0};
    %jmp T_7.1205;
T_7.1204 ;
    %vpi_call 2 345 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.1205 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_7.1206, 6;
    %vpi_call 2 349 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 350 "$finish" {0 0 0};
    %jmp T_7.1207;
T_7.1206 ;
    %vpi_call 2 352 "$display", "\011%m: imm == 8" {0 0 0};
T_7.1207 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 8, 0, 6;
    %jmp/0xz  T_7.1208, 6;
    %vpi_call 2 356 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b001000 {0 0 0};
    %vpi_call 2 357 "$finish" {0 0 0};
    %jmp T_7.1209;
T_7.1208 ;
    %vpi_call 2 359 "$display", "\011%m: alucode == `ALU_BGEU" {0 0 0};
T_7.1209 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1210, 6;
    %vpi_call 2 363 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 364 "$finish" {0 0 0};
    %jmp T_7.1211;
T_7.1210 ;
    %vpi_call 2 366 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.1211 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1212, 6;
    %vpi_call 2 370 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b01 {0 0 0};
    %vpi_call 2 371 "$finish" {0 0 0};
    %jmp T_7.1213;
T_7.1212 ;
    %vpi_call 2 373 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_7.1213 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1214, 6;
    %vpi_call 2 377 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 378 "$finish" {0 0 0};
    %jmp T_7.1215;
T_7.1214 ;
    %vpi_call 2 380 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.1215 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1216, 6;
    %vpi_call 2 384 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 385 "$finish" {0 0 0};
    %jmp T_7.1217;
T_7.1216 ;
    %vpi_call 2 387 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.1217 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1218, 6;
    %vpi_call 2 391 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 392 "$finish" {0 0 0};
    %jmp T_7.1219;
T_7.1218 ;
    %vpi_call 2 394 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.1219 ;
    %vpi_call 2 396 "$display", "%s test ...ok\012", "BGEU" {0 0 0};
    %pushi/vec4 8388847, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 328 "$display", "%s:", "JAL" {0 0 0};
    %vpi_call 2 329 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1220, 6;
    %vpi_call 2 332 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 333 "$finish" {0 0 0};
    %jmp T_7.1221;
T_7.1220 ;
    %vpi_call 2 335 "$display", "\011%m: srcreg1_num == 0" {0 0 0};
T_7.1221 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1222, 6;
    %vpi_call 2 339 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 340 "$finish" {0 0 0};
    %jmp T_7.1223;
T_7.1222 ;
    %vpi_call 2 342 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.1223 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_7.1224, 6;
    %vpi_call 2 346 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 347 "$finish" {0 0 0};
    %jmp T_7.1225;
T_7.1224 ;
    %vpi_call 2 349 "$display", "\011%m: dstreg_num == 1" {0 0 0};
T_7.1225 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_7.1226, 6;
    %vpi_call 2 353 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 354 "$finish" {0 0 0};
    %jmp T_7.1227;
T_7.1226 ;
    %vpi_call 2 356 "$display", "\011%m: imm == 8" {0 0 0};
T_7.1227 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 1, 0, 6;
    %jmp/0xz  T_7.1228, 6;
    %vpi_call 2 360 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b000001 {0 0 0};
    %vpi_call 2 361 "$finish" {0 0 0};
    %jmp T_7.1229;
T_7.1228 ;
    %vpi_call 2 363 "$display", "\011%m: alucode == `ALU_JAL" {0 0 0};
T_7.1229 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.1230, 6;
    %vpi_call 2 367 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b00 {0 0 0};
    %vpi_call 2 368 "$finish" {0 0 0};
    %jmp T_7.1231;
T_7.1230 ;
    %vpi_call 2 370 "$display", "\011%m: aluop1_type == `OP_TYPE_NONE" {0 0 0};
T_7.1231 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.1232, 6;
    %vpi_call 2 374 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b11 {0 0 0};
    %vpi_call 2 375 "$finish" {0 0 0};
    %jmp T_7.1233;
T_7.1232 ;
    %vpi_call 2 377 "$display", "\011%m: aluop2_type == `OP_TYPE_PC" {0 0 0};
T_7.1233 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.1234, 6;
    %vpi_call 2 381 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 382 "$finish" {0 0 0};
    %jmp T_7.1235;
T_7.1234 ;
    %vpi_call 2 384 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.1235 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1236, 6;
    %vpi_call 2 388 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 389 "$finish" {0 0 0};
    %jmp T_7.1237;
T_7.1236 ;
    %vpi_call 2 391 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.1237 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1238, 6;
    %vpi_call 2 395 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 396 "$finish" {0 0 0};
    %jmp T_7.1239;
T_7.1238 ;
    %vpi_call 2 398 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.1239 ;
    %vpi_call 2 400 "$display", "%s test ...ok\012", "JAL" {0 0 0};
    %pushi/vec4 12583023, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 332 "$display", "%s:", "JAL" {0 0 0};
    %vpi_call 2 333 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1240, 6;
    %vpi_call 2 336 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 337 "$finish" {0 0 0};
    %jmp T_7.1241;
T_7.1240 ;
    %vpi_call 2 339 "$display", "\011%m: srcreg1_num == 0" {0 0 0};
T_7.1241 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1242, 6;
    %vpi_call 2 343 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 344 "$finish" {0 0 0};
    %jmp T_7.1243;
T_7.1242 ;
    %vpi_call 2 346 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.1243 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1244, 6;
    %vpi_call 2 350 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 351 "$finish" {0 0 0};
    %jmp T_7.1245;
T_7.1244 ;
    %vpi_call 2 353 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.1245 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.1246, 6;
    %vpi_call 2 357 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 358 "$finish" {0 0 0};
    %jmp T_7.1247;
T_7.1246 ;
    %vpi_call 2 360 "$display", "\011%m: imm == 12" {0 0 0};
T_7.1247 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 1, 0, 6;
    %jmp/0xz  T_7.1248, 6;
    %vpi_call 2 364 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b000001 {0 0 0};
    %vpi_call 2 365 "$finish" {0 0 0};
    %jmp T_7.1249;
T_7.1248 ;
    %vpi_call 2 367 "$display", "\011%m: alucode == `ALU_JAL" {0 0 0};
T_7.1249 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.1250, 6;
    %vpi_call 2 371 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b00 {0 0 0};
    %vpi_call 2 372 "$finish" {0 0 0};
    %jmp T_7.1251;
T_7.1250 ;
    %vpi_call 2 374 "$display", "\011%m: aluop1_type == `OP_TYPE_NONE" {0 0 0};
T_7.1251 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.1252, 6;
    %vpi_call 2 378 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b11 {0 0 0};
    %vpi_call 2 379 "$finish" {0 0 0};
    %jmp T_7.1253;
T_7.1252 ;
    %vpi_call 2 381 "$display", "\011%m: aluop2_type == `OP_TYPE_PC" {0 0 0};
T_7.1253 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1254, 6;
    %vpi_call 2 385 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 386 "$finish" {0 0 0};
    %jmp T_7.1255;
T_7.1254 ;
    %vpi_call 2 388 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.1255 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1256, 6;
    %vpi_call 2 392 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 393 "$finish" {0 0 0};
    %jmp T_7.1257;
T_7.1256 ;
    %vpi_call 2 395 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.1257 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1258, 6;
    %vpi_call 2 399 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 400 "$finish" {0 0 0};
    %jmp T_7.1259;
T_7.1258 ;
    %vpi_call 2 402 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.1259 ;
    %vpi_call 2 404 "$display", "%s test ...ok\012", "JAL" {0 0 0};
    %pushi/vec4 8390127, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 336 "$display", "%s:", "JAL" {0 0 0};
    %vpi_call 2 337 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1260, 6;
    %vpi_call 2 340 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 341 "$finish" {0 0 0};
    %jmp T_7.1261;
T_7.1260 ;
    %vpi_call 2 343 "$display", "\011%m: srcreg1_num == 0" {0 0 0};
T_7.1261 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1262, 6;
    %vpi_call 2 347 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 348 "$finish" {0 0 0};
    %jmp T_7.1263;
T_7.1262 ;
    %vpi_call 2 350 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.1263 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.1264, 6;
    %vpi_call 2 354 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 355 "$finish" {0 0 0};
    %jmp T_7.1265;
T_7.1264 ;
    %vpi_call 2 357 "$display", "\011%m: dstreg_num == 11" {0 0 0};
T_7.1265 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_7.1266, 6;
    %vpi_call 2 361 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 362 "$finish" {0 0 0};
    %jmp T_7.1267;
T_7.1266 ;
    %vpi_call 2 364 "$display", "\011%m: imm == 8" {0 0 0};
T_7.1267 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 1, 0, 6;
    %jmp/0xz  T_7.1268, 6;
    %vpi_call 2 368 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b000001 {0 0 0};
    %vpi_call 2 369 "$finish" {0 0 0};
    %jmp T_7.1269;
T_7.1268 ;
    %vpi_call 2 371 "$display", "\011%m: alucode == `ALU_JAL" {0 0 0};
T_7.1269 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.1270, 6;
    %vpi_call 2 375 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b00 {0 0 0};
    %vpi_call 2 376 "$finish" {0 0 0};
    %jmp T_7.1271;
T_7.1270 ;
    %vpi_call 2 378 "$display", "\011%m: aluop1_type == `OP_TYPE_NONE" {0 0 0};
T_7.1271 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.1272, 6;
    %vpi_call 2 382 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b11 {0 0 0};
    %vpi_call 2 383 "$finish" {0 0 0};
    %jmp T_7.1273;
T_7.1272 ;
    %vpi_call 2 385 "$display", "\011%m: aluop2_type == `OP_TYPE_PC" {0 0 0};
T_7.1273 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.1274, 6;
    %vpi_call 2 389 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 390 "$finish" {0 0 0};
    %jmp T_7.1275;
T_7.1274 ;
    %vpi_call 2 392 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.1275 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1276, 6;
    %vpi_call 2 396 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 397 "$finish" {0 0 0};
    %jmp T_7.1277;
T_7.1276 ;
    %vpi_call 2 399 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.1277 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1278, 6;
    %vpi_call 2 403 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 404 "$finish" {0 0 0};
    %jmp T_7.1279;
T_7.1278 ;
    %vpi_call 2 406 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.1279 ;
    %vpi_call 2 408 "$display", "%s test ...ok\012", "JAL" {0 0 0};
    %pushi/vec4 8749287, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 340 "$display", "%s:", "JALR" {0 0 0};
    %vpi_call 2 341 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_7.1280, 6;
    %vpi_call 2 344 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 345 "$finish" {0 0 0};
    %jmp T_7.1281;
T_7.1280 ;
    %vpi_call 2 347 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_7.1281 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1282, 6;
    %vpi_call 2 351 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 352 "$finish" {0 0 0};
    %jmp T_7.1283;
T_7.1282 ;
    %vpi_call 2 354 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.1283 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_7.1284, 6;
    %vpi_call 2 358 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 359 "$finish" {0 0 0};
    %jmp T_7.1285;
T_7.1284 ;
    %vpi_call 2 361 "$display", "\011%m: dstreg_num == 1" {0 0 0};
T_7.1285 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_7.1286, 6;
    %vpi_call 2 365 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 366 "$finish" {0 0 0};
    %jmp T_7.1287;
T_7.1286 ;
    %vpi_call 2 368 "$display", "\011%m: imm == 8" {0 0 0};
T_7.1287 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 2, 0, 6;
    %jmp/0xz  T_7.1288, 6;
    %vpi_call 2 372 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b000010 {0 0 0};
    %vpi_call 2 373 "$finish" {0 0 0};
    %jmp T_7.1289;
T_7.1288 ;
    %vpi_call 2 375 "$display", "\011%m: alucode == `ALU_JALR" {0 0 0};
T_7.1289 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1290, 6;
    %vpi_call 2 379 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 380 "$finish" {0 0 0};
    %jmp T_7.1291;
T_7.1290 ;
    %vpi_call 2 382 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.1291 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.1292, 6;
    %vpi_call 2 386 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b11 {0 0 0};
    %vpi_call 2 387 "$finish" {0 0 0};
    %jmp T_7.1293;
T_7.1292 ;
    %vpi_call 2 389 "$display", "\011%m: aluop2_type == `OP_TYPE_PC" {0 0 0};
T_7.1293 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.1294, 6;
    %vpi_call 2 393 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b1 {0 0 0};
    %vpi_call 2 394 "$finish" {0 0 0};
    %jmp T_7.1295;
T_7.1294 ;
    %vpi_call 2 396 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_7.1295 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1296, 6;
    %vpi_call 2 400 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 401 "$finish" {0 0 0};
    %jmp T_7.1297;
T_7.1296 ;
    %vpi_call 2 403 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.1297 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1298, 6;
    %vpi_call 2 407 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 408 "$finish" {0 0 0};
    %jmp T_7.1299;
T_7.1298 ;
    %vpi_call 2 410 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.1299 ;
    %vpi_call 2 412 "$display", "%s test ...ok\012", "JALR" {0 0 0};
    %pushi/vec4 12615783, 0, 32;
    %store/vec4 v0x557354d5b320_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 344 "$display", "%s:", "JALR" {0 0 0};
    %vpi_call 2 345 "$display", "\011codeword: %b", v0x557354d5b320_0 {0 0 0};
    %load/vec4 v0x557354d5b730_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_7.1300, 6;
    %vpi_call 2 348 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x557354d5b730_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 349 "$finish" {0 0 0};
    %jmp T_7.1301;
T_7.1300 ;
    %vpi_call 2 351 "$display", "\011%m: srcreg1_num == 1" {0 0 0};
T_7.1301 ;
    %load/vec4 v0x557354d5b800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1302, 6;
    %vpi_call 2 355 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x557354d5b800_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 356 "$finish" {0 0 0};
    %jmp T_7.1303;
T_7.1302 ;
    %vpi_call 2 358 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_7.1303 ;
    %load/vec4 v0x557354d5b1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.1304, 6;
    %vpi_call 2 362 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x557354d5b1b0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 363 "$finish" {0 0 0};
    %jmp T_7.1305;
T_7.1304 ;
    %vpi_call 2 365 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_7.1305 ;
    %load/vec4 v0x557354d5b280_0;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_7.1306, 6;
    %vpi_call 2 369 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x557354d5b280_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 370 "$finish" {0 0 0};
    %jmp T_7.1307;
T_7.1306 ;
    %vpi_call 2 372 "$display", "\011%m: imm == 12" {0 0 0};
T_7.1307 ;
    %load/vec4 v0x557354d5af30_0;
    %cmpi/ne 2, 0, 6;
    %jmp/0xz  T_7.1308, 6;
    %vpi_call 2 376 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x557354d5af30_0, 6'b000010 {0 0 0};
    %vpi_call 2 377 "$finish" {0 0 0};
    %jmp T_7.1309;
T_7.1308 ;
    %vpi_call 2 379 "$display", "\011%m: alucode == `ALU_JALR" {0 0 0};
T_7.1309 ;
    %load/vec4 v0x557354d5b010_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.1310, 6;
    %vpi_call 2 383 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x557354d5b010_0, 2'b01 {0 0 0};
    %vpi_call 2 384 "$finish" {0 0 0};
    %jmp T_7.1311;
T_7.1310 ;
    %vpi_call 2 386 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_7.1311 ;
    %load/vec4 v0x557354d5b0b0_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.1312, 6;
    %vpi_call 2 390 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x557354d5b0b0_0, 2'b11 {0 0 0};
    %vpi_call 2 391 "$finish" {0 0 0};
    %jmp T_7.1313;
T_7.1312 ;
    %vpi_call 2 393 "$display", "\011%m: aluop2_type == `OP_TYPE_PC" {0 0 0};
T_7.1313 ;
    %load/vec4 v0x557354d5b660_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1314, 6;
    %vpi_call 2 397 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x557354d5b660_0, 1'b0 {0 0 0};
    %vpi_call 2 398 "$finish" {0 0 0};
    %jmp T_7.1315;
T_7.1314 ;
    %vpi_call 2 400 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_7.1315 ;
    %load/vec4 v0x557354d5b4c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1316, 6;
    %vpi_call 2 404 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x557354d5b4c0_0, 1'b0 {0 0 0};
    %vpi_call 2 405 "$finish" {0 0 0};
    %jmp T_7.1317;
T_7.1316 ;
    %vpi_call 2 407 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_7.1317 ;
    %load/vec4 v0x557354d5b590_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_7.1318, 6;
    %vpi_call 2 411 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x557354d5b590_0, 1'b0 {0 0 0};
    %vpi_call 2 412 "$finish" {0 0 0};
    %jmp T_7.1319;
T_7.1318 ;
    %vpi_call 2 414 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_7.1319 ;
    %vpi_call 2 416 "$display", "%s test ...ok\012", "JALR" {0 0 0};
    %vpi_call 2 345 "$display", "all decoder-tests passed!" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "decoder_tb.v";
    "decoder.v";
