
WaterBottle.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007760  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e4  08007900  08007900  00017900  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ce4  08007ce4  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007ce4  08007ce4  00017ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007cec  08007cec  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007cec  08007cec  00017cec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007cf0  08007cf0  00017cf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08007cf4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000021c  200001d4  08007ec8  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003f0  08007ec8  000203f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fd43  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000024c5  00000000  00000000  0002ff8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f58  00000000  00000000  00032450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bf3  00000000  00000000  000333a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017fcf  00000000  00000000  00033f9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011a50  00000000  00000000  0004bf6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009527a  00000000  00000000  0005d9ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005174  00000000  00000000  000f2c34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000f7da8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080078e8 	.word	0x080078e8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	080078e8 	.word	0x080078e8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <hx711_init>:
 */

#include <HX711.h>

//#############################################################################################
void hx711_init(hx711_t *hx711, GPIO_TypeDef *clk_gpio, uint16_t clk_pin, GPIO_TypeDef *dat_gpio, uint16_t dat_pin){
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b08a      	sub	sp, #40	; 0x28
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	60f8      	str	r0, [r7, #12]
 8000f5c:	60b9      	str	r1, [r7, #8]
 8000f5e:	603b      	str	r3, [r7, #0]
 8000f60:	4613      	mov	r3, r2
 8000f62:	80fb      	strh	r3, [r7, #6]
  // Setup the pin connections with the STM Board
  hx711->clk_gpio = clk_gpio;
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	68ba      	ldr	r2, [r7, #8]
 8000f68:	601a      	str	r2, [r3, #0]
  hx711->clk_pin = clk_pin;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	88fa      	ldrh	r2, [r7, #6]
 8000f6e:	811a      	strh	r2, [r3, #8]
  hx711->dat_gpio = dat_gpio;
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	683a      	ldr	r2, [r7, #0]
 8000f74:	605a      	str	r2, [r3, #4]
  hx711->dat_pin = dat_pin;
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8000f7a:	815a      	strh	r2, [r3, #10]

  GPIO_InitTypeDef  gpio = {0};
 8000f7c:	f107 0314 	add.w	r3, r7, #20
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
 8000f84:	605a      	str	r2, [r3, #4]
 8000f86:	609a      	str	r2, [r3, #8]
 8000f88:	60da      	str	r2, [r3, #12]
 8000f8a:	611a      	str	r2, [r3, #16]
  gpio.Mode = GPIO_MODE_OUTPUT_PP;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_NOPULL;
 8000f90:	2300      	movs	r3, #0
 8000f92:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f94:	2302      	movs	r3, #2
 8000f96:	623b      	str	r3, [r7, #32]
  gpio.Pin = clk_pin;
 8000f98:	88fb      	ldrh	r3, [r7, #6]
 8000f9a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(clk_gpio, &gpio);
 8000f9c:	f107 0314 	add.w	r3, r7, #20
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	68b8      	ldr	r0, [r7, #8]
 8000fa4:	f001 faaa 	bl	80024fc <HAL_GPIO_Init>
  gpio.Mode = GPIO_MODE_INPUT;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_PULLUP;
 8000fac:	2301      	movs	r3, #1
 8000fae:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	623b      	str	r3, [r7, #32]
  gpio.Pin = dat_pin;
 8000fb4:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8000fb6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(dat_gpio, &gpio);
 8000fb8:	f107 0314 	add.w	r3, r7, #20
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	6838      	ldr	r0, [r7, #0]
 8000fc0:	f001 fa9c 	bl	80024fc <HAL_GPIO_Init>

}
 8000fc4:	bf00      	nop
 8000fc6:	3728      	adds	r7, #40	; 0x28
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <set_scale>:

//#############################################################################################
void set_scale(hx711_t *hx711, float Ascale, float Bscale){
 8000fcc:	b480      	push	{r7}
 8000fce:	b085      	sub	sp, #20
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	60f8      	str	r0, [r7, #12]
 8000fd4:	ed87 0a02 	vstr	s0, [r7, #8]
 8000fd8:	edc7 0a01 	vstr	s1, [r7, #4]
  // Set the scale. To calibrate the cell, run the program with a scale of 1, call the tare function and then the get_units function. 
  // Divide the obtained weight by the real weight. The result is the parameter to pass to scale
	hx711->Ascale = Ascale;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	68ba      	ldr	r2, [r7, #8]
 8000fe0:	611a      	str	r2, [r3, #16]
	hx711->Bscale = Bscale;
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	687a      	ldr	r2, [r7, #4]
 8000fe6:	61da      	str	r2, [r3, #28]
}
 8000fe8:	bf00      	nop
 8000fea:	3714      	adds	r7, #20
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr

08000ff4 <set_gain>:

//#############################################################################################
void set_gain(hx711_t *hx711, uint8_t Again, uint8_t Bgain){
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	70fb      	strb	r3, [r7, #3]
 8001000:	4613      	mov	r3, r2
 8001002:	70bb      	strb	r3, [r7, #2]
  // Define A channel's gain
	switch (Again) {
 8001004:	78fb      	ldrb	r3, [r7, #3]
 8001006:	2b40      	cmp	r3, #64	; 0x40
 8001008:	d005      	beq.n	8001016 <set_gain+0x22>
 800100a:	2b80      	cmp	r3, #128	; 0x80
 800100c:	d107      	bne.n	800101e <set_gain+0x2a>
			case 128:		// channel A, gain factor 128
				hx711->Again = 1;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2201      	movs	r2, #1
 8001012:	751a      	strb	r2, [r3, #20]
				break;
 8001014:	e003      	b.n	800101e <set_gain+0x2a>
			case 64:		// channel A, gain factor 64
				hx711->Again = 3;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2203      	movs	r2, #3
 800101a:	751a      	strb	r2, [r3, #20]
				break;
 800101c:	bf00      	nop
		}
	hx711->Bgain = 2;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2202      	movs	r2, #2
 8001022:	f883 2020 	strb.w	r2, [r3, #32]
}
 8001026:	bf00      	nop
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr

08001032 <set_offset>:

//#############################################################################################
void set_offset(hx711_t *hx711, long offset, uint8_t channel){
 8001032:	b480      	push	{r7}
 8001034:	b085      	sub	sp, #20
 8001036:	af00      	add	r7, sp, #0
 8001038:	60f8      	str	r0, [r7, #12]
 800103a:	60b9      	str	r1, [r7, #8]
 800103c:	4613      	mov	r3, r2
 800103e:	71fb      	strb	r3, [r7, #7]
	if(channel == CHANNEL_A) hx711->Aoffset = offset;
 8001040:	79fb      	ldrb	r3, [r7, #7]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d103      	bne.n	800104e <set_offset+0x1c>
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	68ba      	ldr	r2, [r7, #8]
 800104a:	60da      	str	r2, [r3, #12]
	else hx711->Boffset = offset;
}
 800104c:	e002      	b.n	8001054 <set_offset+0x22>
	else hx711->Boffset = offset;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	68ba      	ldr	r2, [r7, #8]
 8001052:	619a      	str	r2, [r3, #24]
}
 8001054:	bf00      	nop
 8001056:	3714      	adds	r7, #20
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr

08001060 <shiftIn>:

//############################################################################################
uint8_t shiftIn(hx711_t *hx711, uint8_t bitOrder) {
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	460b      	mov	r3, r1
 800106a:	70fb      	strb	r3, [r7, #3]
    uint8_t value = 0;
 800106c:	2300      	movs	r3, #0
 800106e:	73fb      	strb	r3, [r7, #15]
    uint8_t i;

    for(i = 0; i < 8; ++i) {
 8001070:	2300      	movs	r3, #0
 8001072:	73bb      	strb	r3, [r7, #14]
 8001074:	e03e      	b.n	80010f4 <shiftIn+0x94>
    	HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, SET);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6818      	ldr	r0, [r3, #0]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	891b      	ldrh	r3, [r3, #8]
 800107e:	2201      	movs	r2, #1
 8001080:	4619      	mov	r1, r3
 8001082:	f001 fbd7 	bl	8002834 <HAL_GPIO_WritePin>
        if(bitOrder == 0)
 8001086:	78fb      	ldrb	r3, [r7, #3]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d113      	bne.n	80010b4 <shiftIn+0x54>
            value |= HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) << i;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	685a      	ldr	r2, [r3, #4]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	895b      	ldrh	r3, [r3, #10]
 8001094:	4619      	mov	r1, r3
 8001096:	4610      	mov	r0, r2
 8001098:	f001 fbb4 	bl	8002804 <HAL_GPIO_ReadPin>
 800109c:	4603      	mov	r3, r0
 800109e:	461a      	mov	r2, r3
 80010a0:	7bbb      	ldrb	r3, [r7, #14]
 80010a2:	fa02 f303 	lsl.w	r3, r2, r3
 80010a6:	b25a      	sxtb	r2, r3
 80010a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ac:	4313      	orrs	r3, r2
 80010ae:	b25b      	sxtb	r3, r3
 80010b0:	73fb      	strb	r3, [r7, #15]
 80010b2:	e014      	b.n	80010de <shiftIn+0x7e>
        else
            value |= HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) << (7 - i);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	685a      	ldr	r2, [r3, #4]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	895b      	ldrh	r3, [r3, #10]
 80010bc:	4619      	mov	r1, r3
 80010be:	4610      	mov	r0, r2
 80010c0:	f001 fba0 	bl	8002804 <HAL_GPIO_ReadPin>
 80010c4:	4603      	mov	r3, r0
 80010c6:	461a      	mov	r2, r3
 80010c8:	7bbb      	ldrb	r3, [r7, #14]
 80010ca:	f1c3 0307 	rsb	r3, r3, #7
 80010ce:	fa02 f303 	lsl.w	r3, r2, r3
 80010d2:	b25a      	sxtb	r2, r3
 80010d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010d8:	4313      	orrs	r3, r2
 80010da:	b25b      	sxtb	r3, r3
 80010dc:	73fb      	strb	r3, [r7, #15]
        HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, RESET);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6818      	ldr	r0, [r3, #0]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	891b      	ldrh	r3, [r3, #8]
 80010e6:	2200      	movs	r2, #0
 80010e8:	4619      	mov	r1, r3
 80010ea:	f001 fba3 	bl	8002834 <HAL_GPIO_WritePin>
    for(i = 0; i < 8; ++i) {
 80010ee:	7bbb      	ldrb	r3, [r7, #14]
 80010f0:	3301      	adds	r3, #1
 80010f2:	73bb      	strb	r3, [r7, #14]
 80010f4:	7bbb      	ldrb	r3, [r7, #14]
 80010f6:	2b07      	cmp	r3, #7
 80010f8:	d9bd      	bls.n	8001076 <shiftIn+0x16>
    }
    return value;
 80010fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	3710      	adds	r7, #16
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}

08001104 <is_ready>:

//############################################################################################
bool is_ready(hx711_t *hx711) {
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_RESET){
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	685a      	ldr	r2, [r3, #4]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	895b      	ldrh	r3, [r3, #10]
 8001114:	4619      	mov	r1, r3
 8001116:	4610      	mov	r0, r2
 8001118:	f001 fb74 	bl	8002804 <HAL_GPIO_ReadPin>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d101      	bne.n	8001126 <is_ready+0x22>
		return 1;
 8001122:	2301      	movs	r3, #1
 8001124:	e000      	b.n	8001128 <is_ready+0x24>
	}
	return 0;
 8001126:	2300      	movs	r3, #0
}
 8001128:	4618      	mov	r0, r3
 800112a:	3708      	adds	r7, #8
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}

08001130 <wait_ready>:

//############################################################################################
void wait_ready(hx711_t *hx711) {
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
	// Wait for the chip to become ready.
	while (!is_ready(hx711)) {
 8001138:	e002      	b.n	8001140 <wait_ready+0x10>
		HAL_Delay(0);
 800113a:	2000      	movs	r0, #0
 800113c:	f001 f8a8 	bl	8002290 <HAL_Delay>
	while (!is_ready(hx711)) {
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f7ff ffdf 	bl	8001104 <is_ready>
 8001146:	4603      	mov	r3, r0
 8001148:	f083 0301 	eor.w	r3, r3, #1
 800114c:	b2db      	uxtb	r3, r3
 800114e:	2b00      	cmp	r3, #0
 8001150:	d1f3      	bne.n	800113a <wait_ready+0xa>
	}
}
 8001152:	bf00      	nop
 8001154:	bf00      	nop
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}

0800115c <read>:

//############################################################################################
long read(hx711_t *hx711, uint8_t channel){
 800115c:	b580      	push	{r7, lr}
 800115e:	b086      	sub	sp, #24
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	460b      	mov	r3, r1
 8001166:	70fb      	strb	r3, [r7, #3]
	wait_ready(hx711);
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f7ff ffe1 	bl	8001130 <wait_ready>
	unsigned long value = 0;
 800116e:	2300      	movs	r3, #0
 8001170:	60fb      	str	r3, [r7, #12]
	uint8_t data[3] = { 0 };
 8001172:	4b2e      	ldr	r3, [pc, #184]	; (800122c <read+0xd0>)
 8001174:	881b      	ldrh	r3, [r3, #0]
 8001176:	813b      	strh	r3, [r7, #8]
 8001178:	2300      	movs	r3, #0
 800117a:	72bb      	strb	r3, [r7, #10]
	uint8_t filler = 0x00;
 800117c:	2300      	movs	r3, #0
 800117e:	75fb      	strb	r3, [r7, #23]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001180:	b672      	cpsid	i
}
 8001182:	bf00      	nop

	noInterrupts();

	data[2] = shiftIn(hx711, 1);
 8001184:	2101      	movs	r1, #1
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f7ff ff6a 	bl	8001060 <shiftIn>
 800118c:	4603      	mov	r3, r0
 800118e:	72bb      	strb	r3, [r7, #10]
	data[1] = shiftIn(hx711, 1);
 8001190:	2101      	movs	r1, #1
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff ff64 	bl	8001060 <shiftIn>
 8001198:	4603      	mov	r3, r0
 800119a:	727b      	strb	r3, [r7, #9]
	data[0] = shiftIn(hx711, 1);
 800119c:	2101      	movs	r1, #1
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	f7ff ff5e 	bl	8001060 <shiftIn>
 80011a4:	4603      	mov	r3, r0
 80011a6:	723b      	strb	r3, [r7, #8]

	uint8_t gain = 0;
 80011a8:	2300      	movs	r3, #0
 80011aa:	75bb      	strb	r3, [r7, #22]
	if(channel == 0) gain = hx711->Again;
 80011ac:	78fb      	ldrb	r3, [r7, #3]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d103      	bne.n	80011ba <read+0x5e>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	7d1b      	ldrb	r3, [r3, #20]
 80011b6:	75bb      	strb	r3, [r7, #22]
 80011b8:	e003      	b.n	80011c2 <read+0x66>
	else gain = hx711->Bgain;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011c0:	75bb      	strb	r3, [r7, #22]

	for (unsigned int i = 0; i < gain; i++) {
 80011c2:	2300      	movs	r3, #0
 80011c4:	613b      	str	r3, [r7, #16]
 80011c6:	e012      	b.n	80011ee <read+0x92>
		HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, SET);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6818      	ldr	r0, [r3, #0]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	891b      	ldrh	r3, [r3, #8]
 80011d0:	2201      	movs	r2, #1
 80011d2:	4619      	mov	r1, r3
 80011d4:	f001 fb2e 	bl	8002834 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, RESET);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6818      	ldr	r0, [r3, #0]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	891b      	ldrh	r3, [r3, #8]
 80011e0:	2200      	movs	r2, #0
 80011e2:	4619      	mov	r1, r3
 80011e4:	f001 fb26 	bl	8002834 <HAL_GPIO_WritePin>
	for (unsigned int i = 0; i < gain; i++) {
 80011e8:	693b      	ldr	r3, [r7, #16]
 80011ea:	3301      	adds	r3, #1
 80011ec:	613b      	str	r3, [r7, #16]
 80011ee:	7dbb      	ldrb	r3, [r7, #22]
 80011f0:	693a      	ldr	r2, [r7, #16]
 80011f2:	429a      	cmp	r2, r3
 80011f4:	d3e8      	bcc.n	80011c8 <read+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 80011f6:	b662      	cpsie	i
}
 80011f8:	bf00      	nop
	}

	interrupts();

	// Replicate the most significant bit to pad out a 32-bit signed integer
	if (data[2] & 0x80) {
 80011fa:	7abb      	ldrb	r3, [r7, #10]
 80011fc:	b25b      	sxtb	r3, r3
 80011fe:	2b00      	cmp	r3, #0
 8001200:	da02      	bge.n	8001208 <read+0xac>
		filler = 0xFF;
 8001202:	23ff      	movs	r3, #255	; 0xff
 8001204:	75fb      	strb	r3, [r7, #23]
 8001206:	e001      	b.n	800120c <read+0xb0>
	} else {
		filler = 0x00;
 8001208:	2300      	movs	r3, #0
 800120a:	75fb      	strb	r3, [r7, #23]
	}

	// Construct a 32-bit signed integer
	value = ( (unsigned long)(filler) << 24
 800120c:	7dfb      	ldrb	r3, [r7, #23]
 800120e:	061a      	lsls	r2, r3, #24
			| (unsigned long)(data[2]) << 16
 8001210:	7abb      	ldrb	r3, [r7, #10]
 8001212:	041b      	lsls	r3, r3, #16
 8001214:	431a      	orrs	r2, r3
			| (unsigned long)(data[1]) << 8
 8001216:	7a7b      	ldrb	r3, [r7, #9]
 8001218:	021b      	lsls	r3, r3, #8
 800121a:	4313      	orrs	r3, r2
			| (unsigned long)(data[0]) );
 800121c:	7a3a      	ldrb	r2, [r7, #8]
	value = ( (unsigned long)(filler) << 24
 800121e:	4313      	orrs	r3, r2
 8001220:	60fb      	str	r3, [r7, #12]

	return (long)(value);
 8001222:	68fb      	ldr	r3, [r7, #12]
}
 8001224:	4618      	mov	r0, r3
 8001226:	3718      	adds	r7, #24
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	08007900 	.word	0x08007900

08001230 <read_average>:

//############################################################################################
long read_average(hx711_t *hx711, int8_t times, uint8_t channel) {
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	460b      	mov	r3, r1
 800123a:	70fb      	strb	r3, [r7, #3]
 800123c:	4613      	mov	r3, r2
 800123e:	70bb      	strb	r3, [r7, #2]
	long sum = 0;
 8001240:	2300      	movs	r3, #0
 8001242:	60fb      	str	r3, [r7, #12]
	for (int8_t i = 0; i < times; i++) {
 8001244:	2300      	movs	r3, #0
 8001246:	72fb      	strb	r3, [r7, #11]
 8001248:	e011      	b.n	800126e <read_average+0x3e>
		sum += read(hx711, channel);
 800124a:	78bb      	ldrb	r3, [r7, #2]
 800124c:	4619      	mov	r1, r3
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	f7ff ff84 	bl	800115c <read>
 8001254:	4602      	mov	r2, r0
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	4413      	add	r3, r2
 800125a:	60fb      	str	r3, [r7, #12]
		HAL_Delay(0);
 800125c:	2000      	movs	r0, #0
 800125e:	f001 f817 	bl	8002290 <HAL_Delay>
	for (int8_t i = 0; i < times; i++) {
 8001262:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001266:	b2db      	uxtb	r3, r3
 8001268:	3301      	adds	r3, #1
 800126a:	b2db      	uxtb	r3, r3
 800126c:	72fb      	strb	r3, [r7, #11]
 800126e:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8001272:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001276:	429a      	cmp	r2, r3
 8001278:	dbe7      	blt.n	800124a <read_average+0x1a>
	}
	return sum / times;
 800127a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800127e:	68fa      	ldr	r2, [r7, #12]
 8001280:	fb92 f3f3 	sdiv	r3, r2, r3
}
 8001284:	4618      	mov	r0, r3
 8001286:	3710      	adds	r7, #16
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}

0800128c <get_value>:

//############################################################################################
double get_value(hx711_t *hx711, int8_t times, uint8_t channel) {
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	460b      	mov	r3, r1
 8001296:	70fb      	strb	r3, [r7, #3]
 8001298:	4613      	mov	r3, r2
 800129a:	70bb      	strb	r3, [r7, #2]
	long offset = 0;
 800129c:	2300      	movs	r3, #0
 800129e:	60fb      	str	r3, [r7, #12]
	if(channel == CHANNEL_A) offset = hx711->Aoffset;
 80012a0:	78bb      	ldrb	r3, [r7, #2]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d103      	bne.n	80012ae <get_value+0x22>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	68db      	ldr	r3, [r3, #12]
 80012aa:	60fb      	str	r3, [r7, #12]
 80012ac:	e002      	b.n	80012b4 <get_value+0x28>
	else offset = hx711->Boffset;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	699b      	ldr	r3, [r3, #24]
 80012b2:	60fb      	str	r3, [r7, #12]
	return read_average(hx711, times, channel) - offset;
 80012b4:	78ba      	ldrb	r2, [r7, #2]
 80012b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80012ba:	4619      	mov	r1, r3
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f7ff ffb7 	bl	8001230 <read_average>
 80012c2:	4602      	mov	r2, r0
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	1ad3      	subs	r3, r2, r3
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff f933 	bl	8000534 <__aeabi_i2d>
 80012ce:	4602      	mov	r2, r0
 80012d0:	460b      	mov	r3, r1
 80012d2:	ec43 2b17 	vmov	d7, r2, r3
}
 80012d6:	eeb0 0a47 	vmov.f32	s0, s14
 80012da:	eef0 0a67 	vmov.f32	s1, s15
 80012de:	3710      	adds	r7, #16
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <tare>:

//############################################################################################
void tare(hx711_t *hx711, uint8_t times, uint8_t channel) {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	460b      	mov	r3, r1
 80012ee:	70fb      	strb	r3, [r7, #3]
 80012f0:	4613      	mov	r3, r2
 80012f2:	70bb      	strb	r3, [r7, #2]
	read(hx711, channel); // Change channel
 80012f4:	78bb      	ldrb	r3, [r7, #2]
 80012f6:	4619      	mov	r1, r3
 80012f8:	6878      	ldr	r0, [r7, #4]
 80012fa:	f7ff ff2f 	bl	800115c <read>
	double sum = read_average(hx711, times, channel);
 80012fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001302:	78ba      	ldrb	r2, [r7, #2]
 8001304:	4619      	mov	r1, r3
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f7ff ff92 	bl	8001230 <read_average>
 800130c:	4603      	mov	r3, r0
 800130e:	4618      	mov	r0, r3
 8001310:	f7ff f910 	bl	8000534 <__aeabi_i2d>
 8001314:	4602      	mov	r2, r0
 8001316:	460b      	mov	r3, r1
 8001318:	e9c7 2302 	strd	r2, r3, [r7, #8]
	set_offset(hx711, sum, channel);
 800131c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001320:	f7ff fc22 	bl	8000b68 <__aeabi_d2iz>
 8001324:	4601      	mov	r1, r0
 8001326:	78bb      	ldrb	r3, [r7, #2]
 8001328:	461a      	mov	r2, r3
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f7ff fe81 	bl	8001032 <set_offset>
}
 8001330:	bf00      	nop
 8001332:	3710      	adds	r7, #16
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}

08001338 <tare_all>:

//############################################################################################
void tare_all(hx711_t *hx711, uint8_t times) {
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	460b      	mov	r3, r1
 8001342:	70fb      	strb	r3, [r7, #3]
	tare(hx711, times, CHANNEL_A);
 8001344:	78fb      	ldrb	r3, [r7, #3]
 8001346:	2200      	movs	r2, #0
 8001348:	4619      	mov	r1, r3
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f7ff ffca 	bl	80012e4 <tare>
	tare(hx711, times, CHANNEL_B);
 8001350:	78fb      	ldrb	r3, [r7, #3]
 8001352:	2201      	movs	r2, #1
 8001354:	4619      	mov	r1, r3
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	f7ff ffc4 	bl	80012e4 <tare>
}
 800135c:	bf00      	nop
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}

08001364 <get_weight>:

//############################################################################################
float get_weight(hx711_t *hx711, int8_t times, uint8_t channel) {
 8001364:	b5b0      	push	{r4, r5, r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	460b      	mov	r3, r1
 800136e:	70fb      	strb	r3, [r7, #3]
 8001370:	4613      	mov	r3, r2
 8001372:	70bb      	strb	r3, [r7, #2]
  // Read load cell
	read(hx711, channel);
 8001374:	78bb      	ldrb	r3, [r7, #2]
 8001376:	4619      	mov	r1, r3
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f7ff feef 	bl	800115c <read>
	float scale = 0;
 800137e:	f04f 0300 	mov.w	r3, #0
 8001382:	60fb      	str	r3, [r7, #12]
	if(channel == CHANNEL_A) scale = hx711->Ascale;
 8001384:	78bb      	ldrb	r3, [r7, #2]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d103      	bne.n	8001392 <get_weight+0x2e>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	691b      	ldr	r3, [r3, #16]
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	e002      	b.n	8001398 <get_weight+0x34>
	else scale = hx711->Bscale;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	69db      	ldr	r3, [r3, #28]
 8001396:	60fb      	str	r3, [r7, #12]
	return get_value(hx711, times, channel) / scale;
 8001398:	78ba      	ldrb	r2, [r7, #2]
 800139a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800139e:	4619      	mov	r1, r3
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff ff73 	bl	800128c <get_value>
 80013a6:	ec55 4b10 	vmov	r4, r5, d0
 80013aa:	68f8      	ldr	r0, [r7, #12]
 80013ac:	f7ff f8d4 	bl	8000558 <__aeabi_f2d>
 80013b0:	4602      	mov	r2, r0
 80013b2:	460b      	mov	r3, r1
 80013b4:	4620      	mov	r0, r4
 80013b6:	4629      	mov	r1, r5
 80013b8:	f7ff fa50 	bl	800085c <__aeabi_ddiv>
 80013bc:	4602      	mov	r2, r0
 80013be:	460b      	mov	r3, r1
 80013c0:	4610      	mov	r0, r2
 80013c2:	4619      	mov	r1, r3
 80013c4:	f7ff fbf8 	bl	8000bb8 <__aeabi_d2f>
 80013c8:	4603      	mov	r3, r0
 80013ca:	ee07 3a90 	vmov	s15, r3
}
 80013ce:	eeb0 0a67 	vmov.f32	s0, s15
 80013d2:	3710      	adds	r7, #16
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bdb0      	pop	{r4, r5, r7, pc}

080013d8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80013e0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80013e4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80013e8:	f003 0301 	and.w	r3, r3, #1
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d013      	beq.n	8001418 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80013f0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80013f4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80013f8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d00b      	beq.n	8001418 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001400:	e000      	b.n	8001404 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001402:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001404:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d0f9      	beq.n	8001402 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800140e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	b2d2      	uxtb	r2, r2
 8001416:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001418:	687b      	ldr	r3, [r7, #4]
}
 800141a:	4618      	mov	r0, r3
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
	...

08001428 <buzzer>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void buzzer(){
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 1);
 800142c:	2201      	movs	r2, #1
 800142e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001432:	4809      	ldr	r0, [pc, #36]	; (8001458 <buzzer+0x30>)
 8001434:	f001 f9fe 	bl	8002834 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8001438:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800143c:	f000 ff28 	bl	8002290 <HAL_Delay>
 	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 0);
 8001440:	2200      	movs	r2, #0
 8001442:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001446:	4804      	ldr	r0, [pc, #16]	; (8001458 <buzzer+0x30>)
 8001448:	f001 f9f4 	bl	8002834 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 800144c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001450:	f000 ff1e 	bl	8002290 <HAL_Delay>
}
 8001454:	bf00      	nop
 8001456:	bd80      	pop	{r7, pc}
 8001458:	40020000 	.word	0x40020000

0800145c <init_weight>:

/**
 * @brief  Weight Initialization Function
 * @retval None
 */
void init_weight(hx711_t *hx711){
 800145c:	b580      	push	{r7, lr}
 800145e:	b0a4      	sub	sp, #144	; 0x90
 8001460:	af02      	add	r7, sp, #8
 8001462:	6078      	str	r0, [r7, #4]
	char buffer[128] = {0};
 8001464:	2300      	movs	r3, #0
 8001466:	60bb      	str	r3, [r7, #8]
 8001468:	f107 030c 	add.w	r3, r7, #12
 800146c:	227c      	movs	r2, #124	; 0x7c
 800146e:	2100      	movs	r1, #0
 8001470:	4618      	mov	r0, r3
 8001472:	f004 fb7f 	bl	8005b74 <memset>

	printf(buffer,"HX711 initialization\n\r");
 8001476:	f107 0308 	add.w	r3, r7, #8
 800147a:	491a      	ldr	r1, [pc, #104]	; (80014e4 <init_weight+0x88>)
 800147c:	4618      	mov	r0, r3
 800147e:	f004 fa33 	bl	80058e8 <iprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)(buffer), sizeof(buffer), 100);
 8001482:	f107 0108 	add.w	r1, r7, #8
 8001486:	2364      	movs	r3, #100	; 0x64
 8001488:	2280      	movs	r2, #128	; 0x80
 800148a:	4817      	ldr	r0, [pc, #92]	; (80014e8 <init_weight+0x8c>)
 800148c:	f003 f9a1 	bl	80047d2 <HAL_UART_Transmit>

	/* Initialize the hx711 sensors */
	hx711_init(hx711, GPIOB, GPIO_PIN_4, GPIOB, GPIO_PIN_5);
 8001490:	2320      	movs	r3, #32
 8001492:	9300      	str	r3, [sp, #0]
 8001494:	4b15      	ldr	r3, [pc, #84]	; (80014ec <init_weight+0x90>)
 8001496:	2210      	movs	r2, #16
 8001498:	4914      	ldr	r1, [pc, #80]	; (80014ec <init_weight+0x90>)
 800149a:	6878      	ldr	r0, [r7, #4]
 800149c:	f7ff fd5a 	bl	8000f54 <hx711_init>

	/* Configure gain for each channel (see datasheet for details) */
	set_gain(hx711, 128, 32);
 80014a0:	2220      	movs	r2, #32
 80014a2:	2180      	movs	r1, #128	; 0x80
 80014a4:	6878      	ldr	r0, [r7, #4]
 80014a6:	f7ff fda5 	bl	8000ff4 <set_gain>

	/* Set HX711 scaling factor (see README for procedure) */
	set_scale(hx711, -44.25, -10.98);
 80014aa:	eddf 0a11 	vldr	s1, [pc, #68]	; 80014f0 <init_weight+0x94>
 80014ae:	ed9f 0a11 	vldr	s0, [pc, #68]	; 80014f4 <init_weight+0x98>
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f7ff fd8a 	bl	8000fcc <set_scale>

	/* Tare weight */
	tare_all(hx711, 10);
 80014b8:	210a      	movs	r1, #10
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	f7ff ff3c 	bl	8001338 <tare_all>

	printf(buffer,"HX711 module has been initialized\n\r");
 80014c0:	f107 0308 	add.w	r3, r7, #8
 80014c4:	490c      	ldr	r1, [pc, #48]	; (80014f8 <init_weight+0x9c>)
 80014c6:	4618      	mov	r0, r3
 80014c8:	f004 fa0e 	bl	80058e8 <iprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)(buffer), sizeof(buffer), 100);
 80014cc:	f107 0108 	add.w	r1, r7, #8
 80014d0:	2364      	movs	r3, #100	; 0x64
 80014d2:	2280      	movs	r2, #128	; 0x80
 80014d4:	4804      	ldr	r0, [pc, #16]	; (80014e8 <init_weight+0x8c>)
 80014d6:	f003 f97c 	bl	80047d2 <HAL_UART_Transmit>
}
 80014da:	bf00      	nop
 80014dc:	3788      	adds	r7, #136	; 0x88
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	08007904 	.word	0x08007904
 80014e8:	20000258 	.word	0x20000258
 80014ec:	40020400 	.word	0x40020400
 80014f0:	c12fae14 	.word	0xc12fae14
 80014f4:	c2310000 	.word	0xc2310000
 80014f8:	0800791c 	.word	0x0800791c

080014fc <measure_weight>:
/**
 * @brief  Weight Measuring Function
 * @retval the weight measured for each associated channel
 */

float measure_weight(hx711_t hx711){
 80014fc:	b084      	sub	sp, #16
 80014fe:	b580      	push	{r7, lr}
 8001500:	b082      	sub	sp, #8
 8001502:	af00      	add	r7, sp, #0
 8001504:	f107 0c10 	add.w	ip, r7, #16
 8001508:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	long weightA = 0;
 800150c:	2300      	movs	r3, #0
 800150e:	607b      	str	r3, [r7, #4]

	// Measure the weight for channel A
	weightA = get_weight(&hx711, 10, CHANNEL_A);
 8001510:	2200      	movs	r2, #0
 8001512:	210a      	movs	r1, #10
 8001514:	f107 0010 	add.w	r0, r7, #16
 8001518:	f7ff ff24 	bl	8001364 <get_weight>
 800151c:	eef0 7a40 	vmov.f32	s15, s0
 8001520:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001524:	ee17 3a90 	vmov	r3, s15
 8001528:	607b      	str	r3, [r7, #4]
	// Weight cannot be negative
	weightA = (weightA < 0) ? 0 : weightA;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001530:	607b      	str	r3, [r7, #4]

	return weightA;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	ee07 3a90 	vmov	s15, r3
 8001538:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 800153c:	eeb0 0a67 	vmov.f32	s0, s15
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001548:	b004      	add	sp, #16
 800154a:	4770      	bx	lr

0800154c <_write>:

int _write(int le, char *ptr, int len){
 800154c:	b580      	push	{r7, lr}
 800154e:	b086      	sub	sp, #24
 8001550:	af00      	add	r7, sp, #0
 8001552:	60f8      	str	r0, [r7, #12]
 8001554:	60b9      	str	r1, [r7, #8]
 8001556:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx = 0; DataIdx < len; DataIdx++){
 8001558:	2300      	movs	r3, #0
 800155a:	617b      	str	r3, [r7, #20]
 800155c:	e009      	b.n	8001572 <_write+0x26>
		ITM_SendChar(*ptr++);
 800155e:	68bb      	ldr	r3, [r7, #8]
 8001560:	1c5a      	adds	r2, r3, #1
 8001562:	60ba      	str	r2, [r7, #8]
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	4618      	mov	r0, r3
 8001568:	f7ff ff36 	bl	80013d8 <ITM_SendChar>
	for(DataIdx = 0; DataIdx < len; DataIdx++){
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	3301      	adds	r3, #1
 8001570:	617b      	str	r3, [r7, #20]
 8001572:	697a      	ldr	r2, [r7, #20]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	429a      	cmp	r2, r3
 8001578:	dbf1      	blt.n	800155e <_write+0x12>
	}
	return len;
 800157a:	687b      	ldr	r3, [r7, #4]
}
 800157c:	4618      	mov	r0, r3
 800157e:	3718      	adds	r7, #24
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}

08001584 <calculate>:

float calculate(const float previous_weight, const float current_weight){
 8001584:	b480      	push	{r7}
 8001586:	b085      	sub	sp, #20
 8001588:	af00      	add	r7, sp, #0
 800158a:	ed87 0a01 	vstr	s0, [r7, #4]
 800158e:	edc7 0a00 	vstr	s1, [r7]
	int ans = previous_weight - current_weight;
 8001592:	ed97 7a01 	vldr	s14, [r7, #4]
 8001596:	edd7 7a00 	vldr	s15, [r7]
 800159a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800159e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015a2:	ee17 3a90 	vmov	r3, s15
 80015a6:	60fb      	str	r3, [r7, #12]
	if(ans > 0.0) {
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	dd05      	ble.n	80015ba <calculate+0x36>
		return ans;
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	ee07 3a90 	vmov	s15, r3
 80015b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015b8:	e001      	b.n	80015be <calculate+0x3a>
	} else {
		return 0.0;
 80015ba:	eddf 7a04 	vldr	s15, [pc, #16]	; 80015cc <calculate+0x48>
	}
}
 80015be:	eeb0 0a67 	vmov.f32	s0, s15
 80015c2:	3714      	adds	r7, #20
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr
 80015cc:	00000000 	.word	0x00000000

080015d0 <get_time_in_seconds>:

int get_time_in_seconds(void){
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b088      	sub	sp, #32
 80015d4:	af00      	add	r7, sp, #0
	 RTC_DateTypeDef gDate;
	 RTC_TimeTypeDef gTime;
	/* Get the RTC current Time */
	 HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	2200      	movs	r2, #0
 80015da:	4619      	mov	r1, r3
 80015dc:	480f      	ldr	r0, [pc, #60]	; (800161c <get_time_in_seconds+0x4c>)
 80015de:	f001 ffd9 	bl	8003594 <HAL_RTC_GetTime>
	/* Get the RTC current Date */
	 HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 80015e2:	f107 0318 	add.w	r3, r7, #24
 80015e6:	2200      	movs	r2, #0
 80015e8:	4619      	mov	r1, r3
 80015ea:	480c      	ldr	r0, [pc, #48]	; (800161c <get_time_in_seconds+0x4c>)
 80015ec:	f002 f8b4 	bl	8003758 <HAL_RTC_GetDate>
	 int seconds = gTime.Hours * 3600 + gTime.Minutes * 60 + gTime.Seconds;
 80015f0:	793b      	ldrb	r3, [r7, #4]
 80015f2:	461a      	mov	r2, r3
 80015f4:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80015f8:	fb03 f202 	mul.w	r2, r3, r2
 80015fc:	797b      	ldrb	r3, [r7, #5]
 80015fe:	4619      	mov	r1, r3
 8001600:	460b      	mov	r3, r1
 8001602:	011b      	lsls	r3, r3, #4
 8001604:	1a5b      	subs	r3, r3, r1
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	4413      	add	r3, r2
 800160a:	79ba      	ldrb	r2, [r7, #6]
 800160c:	4413      	add	r3, r2
 800160e:	61fb      	str	r3, [r7, #28]
	 return seconds;
 8001610:	69fb      	ldr	r3, [r7, #28]
}
 8001612:	4618      	mov	r0, r3
 8001614:	3720      	adds	r7, #32
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	200001f0 	.word	0x200001f0

08001620 <moving_average>:

float moving_average(float arr[]) {
 8001620:	b480      	push	{r7}
 8001622:	b091      	sub	sp, #68	; 0x44
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
	int size = 5;
 8001628:	2305      	movs	r3, #5
 800162a:	62fb      	str	r3, [r7, #44]	; 0x2c
	int window_size = 3;
 800162c:	2303      	movs	r3, #3
 800162e:	62bb      	str	r3, [r7, #40]	; 0x28
	int i = 0;
 8001630:	2300      	movs	r3, #0
 8001632:	63fb      	str	r3, [r7, #60]	; 0x3c
	float moving_averages[3];
	while (i < size - window_size + 1) {
 8001634:	e04d      	b.n	80016d2 <moving_average+0xb2>
		int window[3];
		int j;

		for (j = 0; j < window_size; j++) {
 8001636:	2300      	movs	r3, #0
 8001638:	63bb      	str	r3, [r7, #56]	; 0x38
 800163a:	e014      	b.n	8001666 <moving_average+0x46>
			window[j] = arr[i + j];
 800163c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800163e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001640:	4413      	add	r3, r2
 8001642:	009b      	lsls	r3, r3, #2
 8001644:	687a      	ldr	r2, [r7, #4]
 8001646:	4413      	add	r3, r2
 8001648:	edd3 7a00 	vldr	s15, [r3]
 800164c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001650:	ee17 2a90 	vmov	r2, s15
 8001654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	3340      	adds	r3, #64	; 0x40
 800165a:	443b      	add	r3, r7
 800165c:	f843 2c34 	str.w	r2, [r3, #-52]
		for (j = 0; j < window_size; j++) {
 8001660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001662:	3301      	adds	r3, #1
 8001664:	63bb      	str	r3, [r7, #56]	; 0x38
 8001666:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800166a:	429a      	cmp	r2, r3
 800166c:	dbe6      	blt.n	800163c <moving_average+0x1c>
		}

		float window_average = 0;
 800166e:	f04f 0300 	mov.w	r3, #0
 8001672:	637b      	str	r3, [r7, #52]	; 0x34

		for (j = 0; j < window_size; j++) {
 8001674:	2300      	movs	r3, #0
 8001676:	63bb      	str	r3, [r7, #56]	; 0x38
 8001678:	e012      	b.n	80016a0 <moving_average+0x80>
			window_average += window[j];
 800167a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	3340      	adds	r3, #64	; 0x40
 8001680:	443b      	add	r3, r7
 8001682:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8001686:	ee07 3a90 	vmov	s15, r3
 800168a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800168e:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8001692:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001696:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		for (j = 0; j < window_size; j++) {
 800169a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800169c:	3301      	adds	r3, #1
 800169e:	63bb      	str	r3, [r7, #56]	; 0x38
 80016a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80016a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016a4:	429a      	cmp	r2, r3
 80016a6:	dbe8      	blt.n	800167a <moving_average+0x5a>
		}
		window_average /= window_size;
 80016a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016aa:	ee07 3a90 	vmov	s15, r3
 80016ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016b2:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 80016b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016ba:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		moving_averages[i] = window_average;
 80016be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	3340      	adds	r3, #64	; 0x40
 80016c4:	443b      	add	r3, r7
 80016c6:	3b28      	subs	r3, #40	; 0x28
 80016c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80016ca:	601a      	str	r2, [r3, #0]
		i++;
 80016cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016ce:	3301      	adds	r3, #1
 80016d0:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (i < size - window_size + 1) {
 80016d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80016d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016d6:	1ad3      	subs	r3, r2, r3
 80016d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80016da:	429a      	cmp	r2, r3
 80016dc:	ddab      	ble.n	8001636 <moving_average+0x16>
    }
	float sum = 0;
 80016de:	f04f 0300 	mov.w	r3, #0
 80016e2:	633b      	str	r3, [r7, #48]	; 0x30
	for(i = 0; i < 3; i++)
 80016e4:	2300      	movs	r3, #0
 80016e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016e8:	e00f      	b.n	800170a <moving_average+0xea>
        sum += moving_averages[i];
 80016ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	3340      	adds	r3, #64	; 0x40
 80016f0:	443b      	add	r3, r7
 80016f2:	3b28      	subs	r3, #40	; 0x28
 80016f4:	edd3 7a00 	vldr	s15, [r3]
 80016f8:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80016fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001700:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	for(i = 0; i < 3; i++)
 8001704:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001706:	3301      	adds	r3, #1
 8001708:	63fb      	str	r3, [r7, #60]	; 0x3c
 800170a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800170c:	2b02      	cmp	r3, #2
 800170e:	ddec      	ble.n	80016ea <moving_average+0xca>
	float moving_average = sum/3;
 8001710:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8001714:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8001718:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800171c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	return moving_average;
 8001720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001722:	ee07 3a90 	vmov	s15, r3
}
 8001726:	eeb0 0a67 	vmov.f32	s0, s15
 800172a:	3744      	adds	r7, #68	; 0x44
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001734:	b5b0      	push	{r4, r5, r7, lr}
 8001736:	b0a2      	sub	sp, #136	; 0x88
 8001738:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800173a:	f000 fd37 	bl	80021ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800173e:	f000 f8f9 	bl	8001934 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001742:	f000 fa91 	bl	8001c68 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001746:	f000 fa65 	bl	8001c14 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800174a:	f000 f9ed 	bl	8001b28 <MX_TIM2_Init>
  MX_RTC_Init();
 800174e:	f000 f95f 	bl	8001a10 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  hx711_t loadcell;
  float weight;
  init_weight(&loadcell);
 8001752:	f107 0318 	add.w	r3, r7, #24
 8001756:	4618      	mov	r0, r3
 8001758:	f7ff fe80 	bl	800145c <init_weight>


  float previous_weight;
  hx711_init(&loadcell, GPIOB, GPIO_PIN_4, GPIOB, GPIO_PIN_5);
 800175c:	f107 0018 	add.w	r0, r7, #24
 8001760:	2320      	movs	r3, #32
 8001762:	9300      	str	r3, [sp, #0]
 8001764:	4b6e      	ldr	r3, [pc, #440]	; (8001920 <main+0x1ec>)
 8001766:	2210      	movs	r2, #16
 8001768:	496d      	ldr	r1, [pc, #436]	; (8001920 <main+0x1ec>)
 800176a:	f7ff fbf3 	bl	8000f54 <hx711_init>
  int lightOnOff = 0;
 800176e:	2300      	movs	r3, #0
 8001770:	66bb      	str	r3, [r7, #104]	; 0x68
  int maleMode = 1;
 8001772:	2301      	movs	r3, #1
 8001774:	667b      	str	r3, [r7, #100]	; 0x64
  float waterConsumed = 0;
 8001776:	f04f 0300 	mov.w	r3, #0
 800177a:	663b      	str	r3, [r7, #96]	; 0x60
  const int MALE_GOAL = 1000;
 800177c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001780:	64bb      	str	r3, [r7, #72]	; 0x48
  const int FEMALE_GOAL = 800;
 8001782:	f44f 7348 	mov.w	r3, #800	; 0x320
 8001786:	647b      	str	r3, [r7, #68]	; 0x44
  int previous_time = get_time_in_seconds();
 8001788:	f7ff ff22 	bl	80015d0 <get_time_in_seconds>
 800178c:	65f8      	str	r0, [r7, #92]	; 0x5c
  int current_time = 0;
 800178e:	2300      	movs	r3, #0
 8001790:	643b      	str	r3, [r7, #64]	; 0x40
  int FIRST = 1;
 8001792:	2301      	movs	r3, #1
 8001794:	65bb      	str	r3, [r7, #88]	; 0x58
  int water_level_changed = 0;
 8001796:	2300      	movs	r3, #0
 8001798:	657b      	str	r3, [r7, #84]	; 0x54
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("Program running ... \n");
 800179a:	4862      	ldr	r0, [pc, #392]	; (8001924 <main+0x1f0>)
 800179c:	f004 f90a 	bl	80059b4 <puts>
	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET){
 80017a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017a4:	4860      	ldr	r0, [pc, #384]	; (8001928 <main+0x1f4>)
 80017a6:	f001 f82d 	bl	8002804 <HAL_GPIO_ReadPin>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d116      	bne.n	80017de <main+0xaa>
		  if(lightOnOff == 0) lightOnOff = 1;
 80017b0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d102      	bne.n	80017bc <main+0x88>
 80017b6:	2301      	movs	r3, #1
 80017b8:	66bb      	str	r3, [r7, #104]	; 0x68
 80017ba:	e001      	b.n	80017c0 <main+0x8c>
		  else lightOnOff = 0;
 80017bc:	2300      	movs	r3, #0
 80017be:	66bb      	str	r3, [r7, #104]	; 0x68

		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, lightOnOff);
 80017c0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	461a      	mov	r2, r3
 80017c6:	2140      	movs	r1, #64	; 0x40
 80017c8:	4858      	ldr	r0, [pc, #352]	; (800192c <main+0x1f8>)
 80017ca:	f001 f833 	bl	8002834 <HAL_GPIO_WritePin>

		  if(maleMode == 1) maleMode = 0;
 80017ce:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d102      	bne.n	80017da <main+0xa6>
 80017d4:	2300      	movs	r3, #0
 80017d6:	667b      	str	r3, [r7, #100]	; 0x64
 80017d8:	e001      	b.n	80017de <main+0xaa>
		  else maleMode = 1;
 80017da:	2301      	movs	r3, #1
 80017dc:	667b      	str	r3, [r7, #100]	; 0x64
//		  buzzer();
	  }

	  if(FIRST == 1){
 80017de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d10f      	bne.n	8001804 <main+0xd0>
	  	previous_weight = measure_weight(loadcell);
 80017e4:	466d      	mov	r5, sp
 80017e6:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80017ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017ee:	6823      	ldr	r3, [r4, #0]
 80017f0:	602b      	str	r3, [r5, #0]
 80017f2:	f107 0318 	add.w	r3, r7, #24
 80017f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017f8:	f7ff fe80 	bl	80014fc <measure_weight>
 80017fc:	ed87 0a1b 	vstr	s0, [r7, #108]	; 0x6c
	  	FIRST = 0;
 8001800:	2300      	movs	r3, #0
 8001802:	65bb      	str	r3, [r7, #88]	; 0x58
	  }

	  float arr[5];
	  for(int i = 0; i < 5; i++) {
 8001804:	2300      	movs	r3, #0
 8001806:	653b      	str	r3, [r7, #80]	; 0x50
 8001808:	e017      	b.n	800183a <main+0x106>
		  arr[i] = measure_weight(loadcell);
 800180a:	466d      	mov	r5, sp
 800180c:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8001810:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001812:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001814:	6823      	ldr	r3, [r4, #0]
 8001816:	602b      	str	r3, [r5, #0]
 8001818:	f107 0318 	add.w	r3, r7, #24
 800181c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800181e:	f7ff fe6d 	bl	80014fc <measure_weight>
 8001822:	eef0 7a40 	vmov.f32	s15, s0
 8001826:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	3370      	adds	r3, #112	; 0x70
 800182c:	443b      	add	r3, r7
 800182e:	3b6c      	subs	r3, #108	; 0x6c
 8001830:	edc3 7a00 	vstr	s15, [r3]
	  for(int i = 0; i < 5; i++) {
 8001834:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001836:	3301      	adds	r3, #1
 8001838:	653b      	str	r3, [r7, #80]	; 0x50
 800183a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800183c:	2b04      	cmp	r3, #4
 800183e:	dde4      	ble.n	800180a <main+0xd6>
	  }
	  weight = moving_average(arr);
 8001840:	1d3b      	adds	r3, r7, #4
 8001842:	4618      	mov	r0, r3
 8001844:	f7ff feec 	bl	8001620 <moving_average>
 8001848:	ed87 0a0f 	vstr	s0, [r7, #60]	; 0x3c

	  printf("%f",weight);
 800184c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800184e:	f7fe fe83 	bl	8000558 <__aeabi_f2d>
 8001852:	4602      	mov	r2, r0
 8001854:	460b      	mov	r3, r1
 8001856:	4836      	ldr	r0, [pc, #216]	; (8001930 <main+0x1fc>)
 8001858:	f004 f846 	bl	80058e8 <iprintf>
	  int calc = calculate(previous_weight, weight);
 800185c:	edd7 0a0f 	vldr	s1, [r7, #60]	; 0x3c
 8001860:	ed97 0a1b 	vldr	s0, [r7, #108]	; 0x6c
 8001864:	f7ff fe8e 	bl	8001584 <calculate>
 8001868:	eef0 7a40 	vmov.f32	s15, s0
 800186c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001870:	ee17 3a90 	vmov	r3, s15
 8001874:	64fb      	str	r3, [r7, #76]	; 0x4c
	  // ignore change in water level if less than 5
	  if(calc < 5){
 8001876:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001878:	2b04      	cmp	r3, #4
 800187a:	dc04      	bgt.n	8001886 <main+0x152>
		  calc = 0;
 800187c:	2300      	movs	r3, #0
 800187e:	64fb      	str	r3, [r7, #76]	; 0x4c
		  water_level_changed = 0;
 8001880:	2300      	movs	r3, #0
 8001882:	657b      	str	r3, [r7, #84]	; 0x54
 8001884:	e006      	b.n	8001894 <main+0x160>
	  }else {
		  water_level_changed = 1;
 8001886:	2301      	movs	r3, #1
 8001888:	657b      	str	r3, [r7, #84]	; 0x54
		  current_time = get_time_in_seconds();
 800188a:	f7ff fea1 	bl	80015d0 <get_time_in_seconds>
 800188e:	6438      	str	r0, [r7, #64]	; 0x40
		  previous_time = current_time;
 8001890:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001892:	65fb      	str	r3, [r7, #92]	; 0x5c
	  }
	  waterConsumed += calc;
 8001894:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001896:	ee07 3a90 	vmov	s15, r3
 800189a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800189e:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80018a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018a6:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
	  previous_weight = weight;
 80018aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80018ac:	66fb      	str	r3, [r7, #108]	; 0x6c

	  if(maleMode == 1){
 80018ae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80018b0:	2b01      	cmp	r3, #1
 80018b2:	d111      	bne.n	80018d8 <main+0x1a4>
	  	if(waterConsumed >= MALE_GOAL){
 80018b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80018b6:	ee07 3a90 	vmov	s15, r3
 80018ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018be:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80018c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ca:	db16      	blt.n	80018fa <main+0x1c6>
	  		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 1);
 80018cc:	2201      	movs	r2, #1
 80018ce:	2180      	movs	r1, #128	; 0x80
 80018d0:	4816      	ldr	r0, [pc, #88]	; (800192c <main+0x1f8>)
 80018d2:	f000 ffaf 	bl	8002834 <HAL_GPIO_WritePin>
 80018d6:	e010      	b.n	80018fa <main+0x1c6>
	  	}
	  }
	  else{
		if(waterConsumed >= FEMALE_GOAL) {
 80018d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018da:	ee07 3a90 	vmov	s15, r3
 80018de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018e2:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80018e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ee:	db04      	blt.n	80018fa <main+0x1c6>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 1);
 80018f0:	2201      	movs	r2, #1
 80018f2:	2180      	movs	r1, #128	; 0x80
 80018f4:	480d      	ldr	r0, [pc, #52]	; (800192c <main+0x1f8>)
 80018f6:	f000 ff9d 	bl	8002834 <HAL_GPIO_WritePin>
		}
	  }

	  current_time = get_time_in_seconds();
 80018fa:	f7ff fe69 	bl	80015d0 <get_time_in_seconds>
 80018fe:	6438      	str	r0, [r7, #64]	; 0x40
	  if(current_time - previous_time > 10){
 8001900:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001902:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	2b0a      	cmp	r3, #10
 8001908:	f77f af47 	ble.w	800179a <main+0x66>
		  previous_time = current_time;
 800190c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800190e:	65fb      	str	r3, [r7, #92]	; 0x5c
		  if(water_level_changed == 0){
 8001910:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001912:	2b00      	cmp	r3, #0
 8001914:	f47f af41 	bne.w	800179a <main+0x66>
			  buzzer();
 8001918:	f7ff fd86 	bl	8001428 <buzzer>
  {
 800191c:	e73d      	b.n	800179a <main+0x66>
 800191e:	bf00      	nop
 8001920:	40020400 	.word	0x40020400
 8001924:	08007940 	.word	0x08007940
 8001928:	40020800 	.word	0x40020800
 800192c:	40020000 	.word	0x40020000
 8001930:	08007958 	.word	0x08007958

08001934 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b094      	sub	sp, #80	; 0x50
 8001938:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800193a:	f107 0320 	add.w	r3, r7, #32
 800193e:	2230      	movs	r2, #48	; 0x30
 8001940:	2100      	movs	r1, #0
 8001942:	4618      	mov	r0, r3
 8001944:	f004 f916 	bl	8005b74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001948:	f107 030c 	add.w	r3, r7, #12
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	60da      	str	r2, [r3, #12]
 8001956:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001958:	2300      	movs	r3, #0
 800195a:	60bb      	str	r3, [r7, #8]
 800195c:	4b2a      	ldr	r3, [pc, #168]	; (8001a08 <SystemClock_Config+0xd4>)
 800195e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001960:	4a29      	ldr	r2, [pc, #164]	; (8001a08 <SystemClock_Config+0xd4>)
 8001962:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001966:	6413      	str	r3, [r2, #64]	; 0x40
 8001968:	4b27      	ldr	r3, [pc, #156]	; (8001a08 <SystemClock_Config+0xd4>)
 800196a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001970:	60bb      	str	r3, [r7, #8]
 8001972:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001974:	2300      	movs	r3, #0
 8001976:	607b      	str	r3, [r7, #4]
 8001978:	4b24      	ldr	r3, [pc, #144]	; (8001a0c <SystemClock_Config+0xd8>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001980:	4a22      	ldr	r2, [pc, #136]	; (8001a0c <SystemClock_Config+0xd8>)
 8001982:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001986:	6013      	str	r3, [r2, #0]
 8001988:	4b20      	ldr	r3, [pc, #128]	; (8001a0c <SystemClock_Config+0xd8>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001990:	607b      	str	r3, [r7, #4]
 8001992:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8001994:	2306      	movs	r3, #6
 8001996:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001998:	2301      	movs	r3, #1
 800199a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800199c:	2301      	movs	r3, #1
 800199e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019a0:	2310      	movs	r3, #16
 80019a2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019a4:	2302      	movs	r3, #2
 80019a6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019a8:	2300      	movs	r3, #0
 80019aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80019ac:	2310      	movs	r3, #16
 80019ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80019b0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80019b4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80019b6:	2304      	movs	r3, #4
 80019b8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80019ba:	2307      	movs	r3, #7
 80019bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019be:	f107 0320 	add.w	r3, r7, #32
 80019c2:	4618      	mov	r0, r3
 80019c4:	f000 ff50 	bl	8002868 <HAL_RCC_OscConfig>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80019ce:	f000 f9d1 	bl	8001d74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019d2:	230f      	movs	r3, #15
 80019d4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019d6:	2302      	movs	r3, #2
 80019d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019da:	2300      	movs	r3, #0
 80019dc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019e4:	2300      	movs	r3, #0
 80019e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019e8:	f107 030c 	add.w	r3, r7, #12
 80019ec:	2102      	movs	r1, #2
 80019ee:	4618      	mov	r0, r3
 80019f0:	f001 f9b2 	bl	8002d58 <HAL_RCC_ClockConfig>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <SystemClock_Config+0xca>
  {
    Error_Handler();
 80019fa:	f000 f9bb 	bl	8001d74 <Error_Handler>
  }
}
 80019fe:	bf00      	nop
 8001a00:	3750      	adds	r7, #80	; 0x50
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	40007000 	.word	0x40007000

08001a10 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b090      	sub	sp, #64	; 0x40
 8001a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001a16:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	601a      	str	r2, [r3, #0]
 8001a1e:	605a      	str	r2, [r3, #4]
 8001a20:	609a      	str	r2, [r3, #8]
 8001a22:	60da      	str	r2, [r3, #12]
 8001a24:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001a26:	2300      	movs	r3, #0
 8001a28:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8001a2a:	463b      	mov	r3, r7
 8001a2c:	2228      	movs	r2, #40	; 0x28
 8001a2e:	2100      	movs	r1, #0
 8001a30:	4618      	mov	r0, r3
 8001a32:	f004 f89f 	bl	8005b74 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001a36:	4b3a      	ldr	r3, [pc, #232]	; (8001b20 <MX_RTC_Init+0x110>)
 8001a38:	4a3a      	ldr	r2, [pc, #232]	; (8001b24 <MX_RTC_Init+0x114>)
 8001a3a:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001a3c:	4b38      	ldr	r3, [pc, #224]	; (8001b20 <MX_RTC_Init+0x110>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001a42:	4b37      	ldr	r3, [pc, #220]	; (8001b20 <MX_RTC_Init+0x110>)
 8001a44:	227f      	movs	r2, #127	; 0x7f
 8001a46:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001a48:	4b35      	ldr	r3, [pc, #212]	; (8001b20 <MX_RTC_Init+0x110>)
 8001a4a:	22ff      	movs	r2, #255	; 0xff
 8001a4c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001a4e:	4b34      	ldr	r3, [pc, #208]	; (8001b20 <MX_RTC_Init+0x110>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001a54:	4b32      	ldr	r3, [pc, #200]	; (8001b20 <MX_RTC_Init+0x110>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001a5a:	4b31      	ldr	r3, [pc, #196]	; (8001b20 <MX_RTC_Init+0x110>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001a60:	482f      	ldr	r0, [pc, #188]	; (8001b20 <MX_RTC_Init+0x110>)
 8001a62:	f001 fc87 	bl	8003374 <HAL_RTC_Init>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8001a6c:	f000 f982 	bl	8001d74 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001a70:	2300      	movs	r3, #0
 8001a72:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 8001a76:	2300      	movs	r3, #0
 8001a78:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001a82:	2300      	movs	r3, #0
 8001a84:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001a86:	2300      	movs	r3, #0
 8001a88:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001a8a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a8e:	2201      	movs	r2, #1
 8001a90:	4619      	mov	r1, r3
 8001a92:	4823      	ldr	r0, [pc, #140]	; (8001b20 <MX_RTC_Init+0x110>)
 8001a94:	f001 fce4 	bl	8003460 <HAL_RTC_SetTime>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8001a9e:	f000 f969 	bl	8001d74 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_NOVEMBER;
 8001aa8:	2311      	movs	r3, #17
 8001aaa:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x22;
 8001aae:	2322      	movs	r3, #34	; 0x22
 8001ab0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001aba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001abe:	2201      	movs	r2, #1
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	4817      	ldr	r0, [pc, #92]	; (8001b20 <MX_RTC_Init+0x110>)
 8001ac4:	f001 fdc4 	bl	8003650 <HAL_RTC_SetDate>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8001ace:	f000 f951 	bl	8001d74 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001ada:	2300      	movs	r3, #0
 8001adc:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001aea:	2300      	movs	r3, #0
 8001aec:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001aee:	2300      	movs	r3, #0
 8001af0:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001af2:	2300      	movs	r3, #0
 8001af4:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001af6:	2301      	movs	r3, #1
 8001af8:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8001afc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b00:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001b02:	463b      	mov	r3, r7
 8001b04:	2201      	movs	r2, #1
 8001b06:	4619      	mov	r1, r3
 8001b08:	4805      	ldr	r0, [pc, #20]	; (8001b20 <MX_RTC_Init+0x110>)
 8001b0a:	f001 fe75 	bl	80037f8 <HAL_RTC_SetAlarm_IT>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8001b14:	f000 f92e 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001b18:	bf00      	nop
 8001b1a:	3740      	adds	r7, #64	; 0x40
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	200001f0 	.word	0x200001f0
 8001b24:	40002800 	.word	0x40002800

08001b28 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b08e      	sub	sp, #56	; 0x38
 8001b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b2e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b32:	2200      	movs	r2, #0
 8001b34:	601a      	str	r2, [r3, #0]
 8001b36:	605a      	str	r2, [r3, #4]
 8001b38:	609a      	str	r2, [r3, #8]
 8001b3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b3c:	f107 0320 	add.w	r3, r7, #32
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b46:	1d3b      	adds	r3, r7, #4
 8001b48:	2200      	movs	r2, #0
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	605a      	str	r2, [r3, #4]
 8001b4e:	609a      	str	r2, [r3, #8]
 8001b50:	60da      	str	r2, [r3, #12]
 8001b52:	611a      	str	r2, [r3, #16]
 8001b54:	615a      	str	r2, [r3, #20]
 8001b56:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b58:	4b2d      	ldr	r3, [pc, #180]	; (8001c10 <MX_TIM2_Init+0xe8>)
 8001b5a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b5e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001b60:	4b2b      	ldr	r3, [pc, #172]	; (8001c10 <MX_TIM2_Init+0xe8>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b66:	4b2a      	ldr	r3, [pc, #168]	; (8001c10 <MX_TIM2_Init+0xe8>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001b6c:	4b28      	ldr	r3, [pc, #160]	; (8001c10 <MX_TIM2_Init+0xe8>)
 8001b6e:	f04f 32ff 	mov.w	r2, #4294967295
 8001b72:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b74:	4b26      	ldr	r3, [pc, #152]	; (8001c10 <MX_TIM2_Init+0xe8>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b7a:	4b25      	ldr	r3, [pc, #148]	; (8001c10 <MX_TIM2_Init+0xe8>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b80:	4823      	ldr	r0, [pc, #140]	; (8001c10 <MX_TIM2_Init+0xe8>)
 8001b82:	f002 f892 	bl	8003caa <HAL_TIM_Base_Init>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001b8c:	f000 f8f2 	bl	8001d74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b94:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	481c      	ldr	r0, [pc, #112]	; (8001c10 <MX_TIM2_Init+0xe8>)
 8001b9e:	f002 f9ef 	bl	8003f80 <HAL_TIM_ConfigClockSource>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001ba8:	f000 f8e4 	bl	8001d74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001bac:	4818      	ldr	r0, [pc, #96]	; (8001c10 <MX_TIM2_Init+0xe8>)
 8001bae:	f002 f8cb 	bl	8003d48 <HAL_TIM_PWM_Init>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001bb8:	f000 f8dc 	bl	8001d74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bc4:	f107 0320 	add.w	r3, r7, #32
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4811      	ldr	r0, [pc, #68]	; (8001c10 <MX_TIM2_Init+0xe8>)
 8001bcc:	f002 fd46 	bl	800465c <HAL_TIMEx_MasterConfigSynchronization>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001bd6:	f000 f8cd 	bl	8001d74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bda:	2360      	movs	r3, #96	; 0x60
 8001bdc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001bde:	2300      	movs	r3, #0
 8001be0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001be2:	2300      	movs	r3, #0
 8001be4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001be6:	2300      	movs	r3, #0
 8001be8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001bea:	1d3b      	adds	r3, r7, #4
 8001bec:	2204      	movs	r2, #4
 8001bee:	4619      	mov	r1, r3
 8001bf0:	4807      	ldr	r0, [pc, #28]	; (8001c10 <MX_TIM2_Init+0xe8>)
 8001bf2:	f002 f903 	bl	8003dfc <HAL_TIM_PWM_ConfigChannel>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001bfc:	f000 f8ba 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001c00:	4803      	ldr	r0, [pc, #12]	; (8001c10 <MX_TIM2_Init+0xe8>)
 8001c02:	f000 f939 	bl	8001e78 <HAL_TIM_MspPostInit>

}
 8001c06:	bf00      	nop
 8001c08:	3738      	adds	r7, #56	; 0x38
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20000210 	.word	0x20000210

08001c14 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c18:	4b11      	ldr	r3, [pc, #68]	; (8001c60 <MX_USART2_UART_Init+0x4c>)
 8001c1a:	4a12      	ldr	r2, [pc, #72]	; (8001c64 <MX_USART2_UART_Init+0x50>)
 8001c1c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c1e:	4b10      	ldr	r3, [pc, #64]	; (8001c60 <MX_USART2_UART_Init+0x4c>)
 8001c20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c24:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c26:	4b0e      	ldr	r3, [pc, #56]	; (8001c60 <MX_USART2_UART_Init+0x4c>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c2c:	4b0c      	ldr	r3, [pc, #48]	; (8001c60 <MX_USART2_UART_Init+0x4c>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c32:	4b0b      	ldr	r3, [pc, #44]	; (8001c60 <MX_USART2_UART_Init+0x4c>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c38:	4b09      	ldr	r3, [pc, #36]	; (8001c60 <MX_USART2_UART_Init+0x4c>)
 8001c3a:	220c      	movs	r2, #12
 8001c3c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c3e:	4b08      	ldr	r3, [pc, #32]	; (8001c60 <MX_USART2_UART_Init+0x4c>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c44:	4b06      	ldr	r3, [pc, #24]	; (8001c60 <MX_USART2_UART_Init+0x4c>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c4a:	4805      	ldr	r0, [pc, #20]	; (8001c60 <MX_USART2_UART_Init+0x4c>)
 8001c4c:	f002 fd74 	bl	8004738 <HAL_UART_Init>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c56:	f000 f88d 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	20000258 	.word	0x20000258
 8001c64:	40004400 	.word	0x40004400

08001c68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b08a      	sub	sp, #40	; 0x28
 8001c6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6e:	f107 0314 	add.w	r3, r7, #20
 8001c72:	2200      	movs	r2, #0
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	605a      	str	r2, [r3, #4]
 8001c78:	609a      	str	r2, [r3, #8]
 8001c7a:	60da      	str	r2, [r3, #12]
 8001c7c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c7e:	2300      	movs	r3, #0
 8001c80:	613b      	str	r3, [r7, #16]
 8001c82:	4b38      	ldr	r3, [pc, #224]	; (8001d64 <MX_GPIO_Init+0xfc>)
 8001c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c86:	4a37      	ldr	r2, [pc, #220]	; (8001d64 <MX_GPIO_Init+0xfc>)
 8001c88:	f043 0304 	orr.w	r3, r3, #4
 8001c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c8e:	4b35      	ldr	r3, [pc, #212]	; (8001d64 <MX_GPIO_Init+0xfc>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c92:	f003 0304 	and.w	r3, r3, #4
 8001c96:	613b      	str	r3, [r7, #16]
 8001c98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	60fb      	str	r3, [r7, #12]
 8001c9e:	4b31      	ldr	r3, [pc, #196]	; (8001d64 <MX_GPIO_Init+0xfc>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca2:	4a30      	ldr	r2, [pc, #192]	; (8001d64 <MX_GPIO_Init+0xfc>)
 8001ca4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8001caa:	4b2e      	ldr	r3, [pc, #184]	; (8001d64 <MX_GPIO_Init+0xfc>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60bb      	str	r3, [r7, #8]
 8001cba:	4b2a      	ldr	r3, [pc, #168]	; (8001d64 <MX_GPIO_Init+0xfc>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbe:	4a29      	ldr	r2, [pc, #164]	; (8001d64 <MX_GPIO_Init+0xfc>)
 8001cc0:	f043 0301 	orr.w	r3, r3, #1
 8001cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cc6:	4b27      	ldr	r3, [pc, #156]	; (8001d64 <MX_GPIO_Init+0xfc>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cca:	f003 0301 	and.w	r3, r3, #1
 8001cce:	60bb      	str	r3, [r7, #8]
 8001cd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	607b      	str	r3, [r7, #4]
 8001cd6:	4b23      	ldr	r3, [pc, #140]	; (8001d64 <MX_GPIO_Init+0xfc>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cda:	4a22      	ldr	r2, [pc, #136]	; (8001d64 <MX_GPIO_Init+0xfc>)
 8001cdc:	f043 0302 	orr.w	r3, r3, #2
 8001ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ce2:	4b20      	ldr	r3, [pc, #128]	; (8001d64 <MX_GPIO_Init+0xfc>)
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce6:	f003 0302 	and.w	r3, r3, #2
 8001cea:	607b      	str	r3, [r7, #4]
 8001cec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10, GPIO_PIN_RESET);
 8001cee:	2200      	movs	r2, #0
 8001cf0:	f44f 619c 	mov.w	r1, #1248	; 0x4e0
 8001cf4:	481c      	ldr	r0, [pc, #112]	; (8001d68 <MX_GPIO_Init+0x100>)
 8001cf6:	f000 fd9d 	bl	8002834 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	2130      	movs	r1, #48	; 0x30
 8001cfe:	481b      	ldr	r0, [pc, #108]	; (8001d6c <MX_GPIO_Init+0x104>)
 8001d00:	f000 fd98 	bl	8002834 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001d04:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d0a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001d0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d10:	2300      	movs	r3, #0
 8001d12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001d14:	f107 0314 	add.w	r3, r7, #20
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4815      	ldr	r0, [pc, #84]	; (8001d70 <MX_GPIO_Init+0x108>)
 8001d1c:	f000 fbee 	bl	80024fc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 PA7 PA10 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 8001d20:	f44f 639c 	mov.w	r3, #1248	; 0x4e0
 8001d24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d26:	2301      	movs	r3, #1
 8001d28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d32:	f107 0314 	add.w	r3, r7, #20
 8001d36:	4619      	mov	r1, r3
 8001d38:	480b      	ldr	r0, [pc, #44]	; (8001d68 <MX_GPIO_Init+0x100>)
 8001d3a:	f000 fbdf 	bl	80024fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001d3e:	2330      	movs	r3, #48	; 0x30
 8001d40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d42:	2301      	movs	r3, #1
 8001d44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d46:	2300      	movs	r3, #0
 8001d48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d4e:	f107 0314 	add.w	r3, r7, #20
 8001d52:	4619      	mov	r1, r3
 8001d54:	4805      	ldr	r0, [pc, #20]	; (8001d6c <MX_GPIO_Init+0x104>)
 8001d56:	f000 fbd1 	bl	80024fc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001d5a:	bf00      	nop
 8001d5c:	3728      	adds	r7, #40	; 0x28
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	40023800 	.word	0x40023800
 8001d68:	40020000 	.word	0x40020000
 8001d6c:	40020400 	.word	0x40020400
 8001d70:	40020800 	.word	0x40020800

08001d74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001d78:	b672      	cpsid	i
}
 8001d7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d7c:	e7fe      	b.n	8001d7c <Error_Handler+0x8>
	...

08001d80 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	607b      	str	r3, [r7, #4]
 8001d8a:	4b10      	ldr	r3, [pc, #64]	; (8001dcc <HAL_MspInit+0x4c>)
 8001d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d8e:	4a0f      	ldr	r2, [pc, #60]	; (8001dcc <HAL_MspInit+0x4c>)
 8001d90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d94:	6453      	str	r3, [r2, #68]	; 0x44
 8001d96:	4b0d      	ldr	r3, [pc, #52]	; (8001dcc <HAL_MspInit+0x4c>)
 8001d98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d9e:	607b      	str	r3, [r7, #4]
 8001da0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	603b      	str	r3, [r7, #0]
 8001da6:	4b09      	ldr	r3, [pc, #36]	; (8001dcc <HAL_MspInit+0x4c>)
 8001da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001daa:	4a08      	ldr	r2, [pc, #32]	; (8001dcc <HAL_MspInit+0x4c>)
 8001dac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001db0:	6413      	str	r3, [r2, #64]	; 0x40
 8001db2:	4b06      	ldr	r3, [pc, #24]	; (8001dcc <HAL_MspInit+0x4c>)
 8001db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dba:	603b      	str	r3, [r7, #0]
 8001dbc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001dbe:	2007      	movs	r0, #7
 8001dc0:	f000 fb5a 	bl	8002478 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dc4:	bf00      	nop
 8001dc6:	3708      	adds	r7, #8
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	40023800 	.word	0x40023800

08001dd0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b088      	sub	sp, #32
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001dd8:	f107 030c 	add.w	r3, r7, #12
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a10      	ldr	r2, [pc, #64]	; (8001e30 <HAL_RTC_MspInit+0x60>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d119      	bne.n	8001e26 <HAL_RTC_MspInit+0x56>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001df2:	2302      	movs	r3, #2
 8001df4:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001df6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dfa:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001dfc:	f107 030c 	add.w	r3, r7, #12
 8001e00:	4618      	mov	r0, r3
 8001e02:	f001 f9c9 	bl	8003198 <HAL_RCCEx_PeriphCLKConfig>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001e0c:	f7ff ffb2 	bl	8001d74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001e10:	4b08      	ldr	r3, [pc, #32]	; (8001e34 <HAL_RTC_MspInit+0x64>)
 8001e12:	2201      	movs	r2, #1
 8001e14:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001e16:	2200      	movs	r2, #0
 8001e18:	2100      	movs	r1, #0
 8001e1a:	2029      	movs	r0, #41	; 0x29
 8001e1c:	f000 fb37 	bl	800248e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001e20:	2029      	movs	r0, #41	; 0x29
 8001e22:	f000 fb50 	bl	80024c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001e26:	bf00      	nop
 8001e28:	3720      	adds	r7, #32
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	40002800 	.word	0x40002800
 8001e34:	42470e3c 	.word	0x42470e3c

08001e38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e48:	d10d      	bne.n	8001e66 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
 8001e4e:	4b09      	ldr	r3, [pc, #36]	; (8001e74 <HAL_TIM_Base_MspInit+0x3c>)
 8001e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e52:	4a08      	ldr	r2, [pc, #32]	; (8001e74 <HAL_TIM_Base_MspInit+0x3c>)
 8001e54:	f043 0301 	orr.w	r3, r3, #1
 8001e58:	6413      	str	r3, [r2, #64]	; 0x40
 8001e5a:	4b06      	ldr	r3, [pc, #24]	; (8001e74 <HAL_TIM_Base_MspInit+0x3c>)
 8001e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	60fb      	str	r3, [r7, #12]
 8001e64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001e66:	bf00      	nop
 8001e68:	3714      	adds	r7, #20
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	40023800 	.word	0x40023800

08001e78 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b088      	sub	sp, #32
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e80:	f107 030c 	add.w	r3, r7, #12
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
 8001e8c:	60da      	str	r2, [r3, #12]
 8001e8e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e98:	d11d      	bne.n	8001ed6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60bb      	str	r3, [r7, #8]
 8001e9e:	4b10      	ldr	r3, [pc, #64]	; (8001ee0 <HAL_TIM_MspPostInit+0x68>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea2:	4a0f      	ldr	r2, [pc, #60]	; (8001ee0 <HAL_TIM_MspPostInit+0x68>)
 8001ea4:	f043 0301 	orr.w	r3, r3, #1
 8001ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eaa:	4b0d      	ldr	r3, [pc, #52]	; (8001ee0 <HAL_TIM_MspPostInit+0x68>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	60bb      	str	r3, [r7, #8]
 8001eb4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001eb6:	2302      	movs	r3, #2
 8001eb8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eba:	2302      	movs	r3, #2
 8001ebc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eca:	f107 030c 	add.w	r3, r7, #12
 8001ece:	4619      	mov	r1, r3
 8001ed0:	4804      	ldr	r0, [pc, #16]	; (8001ee4 <HAL_TIM_MspPostInit+0x6c>)
 8001ed2:	f000 fb13 	bl	80024fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001ed6:	bf00      	nop
 8001ed8:	3720      	adds	r7, #32
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40023800 	.word	0x40023800
 8001ee4:	40020000 	.word	0x40020000

08001ee8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b08a      	sub	sp, #40	; 0x28
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef0:	f107 0314 	add.w	r3, r7, #20
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	601a      	str	r2, [r3, #0]
 8001ef8:	605a      	str	r2, [r3, #4]
 8001efa:	609a      	str	r2, [r3, #8]
 8001efc:	60da      	str	r2, [r3, #12]
 8001efe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a19      	ldr	r2, [pc, #100]	; (8001f6c <HAL_UART_MspInit+0x84>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d12b      	bne.n	8001f62 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	613b      	str	r3, [r7, #16]
 8001f0e:	4b18      	ldr	r3, [pc, #96]	; (8001f70 <HAL_UART_MspInit+0x88>)
 8001f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f12:	4a17      	ldr	r2, [pc, #92]	; (8001f70 <HAL_UART_MspInit+0x88>)
 8001f14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f18:	6413      	str	r3, [r2, #64]	; 0x40
 8001f1a:	4b15      	ldr	r3, [pc, #84]	; (8001f70 <HAL_UART_MspInit+0x88>)
 8001f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f22:	613b      	str	r3, [r7, #16]
 8001f24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f26:	2300      	movs	r3, #0
 8001f28:	60fb      	str	r3, [r7, #12]
 8001f2a:	4b11      	ldr	r3, [pc, #68]	; (8001f70 <HAL_UART_MspInit+0x88>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2e:	4a10      	ldr	r2, [pc, #64]	; (8001f70 <HAL_UART_MspInit+0x88>)
 8001f30:	f043 0301 	orr.w	r3, r3, #1
 8001f34:	6313      	str	r3, [r2, #48]	; 0x30
 8001f36:	4b0e      	ldr	r3, [pc, #56]	; (8001f70 <HAL_UART_MspInit+0x88>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001f42:	230c      	movs	r3, #12
 8001f44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f46:	2302      	movs	r3, #2
 8001f48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f52:	2307      	movs	r3, #7
 8001f54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f56:	f107 0314 	add.w	r3, r7, #20
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4805      	ldr	r0, [pc, #20]	; (8001f74 <HAL_UART_MspInit+0x8c>)
 8001f5e:	f000 facd 	bl	80024fc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001f62:	bf00      	nop
 8001f64:	3728      	adds	r7, #40	; 0x28
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	40004400 	.word	0x40004400
 8001f70:	40023800 	.word	0x40023800
 8001f74:	40020000 	.word	0x40020000

08001f78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f7c:	e7fe      	b.n	8001f7c <NMI_Handler+0x4>

08001f7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f82:	e7fe      	b.n	8001f82 <HardFault_Handler+0x4>

08001f84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f88:	e7fe      	b.n	8001f88 <MemManage_Handler+0x4>

08001f8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f8a:	b480      	push	{r7}
 8001f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f8e:	e7fe      	b.n	8001f8e <BusFault_Handler+0x4>

08001f90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f94:	e7fe      	b.n	8001f94 <UsageFault_Handler+0x4>

08001f96 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f96:	b480      	push	{r7}
 8001f98:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f9a:	bf00      	nop
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr

08001fa4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fa8:	bf00      	nop
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr

08001fb2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fb6:	bf00      	nop
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr

08001fc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fc4:	f000 f944 	bl	8002250 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fc8:	bf00      	nop
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001fd0:	4802      	ldr	r0, [pc, #8]	; (8001fdc <RTC_Alarm_IRQHandler+0x10>)
 8001fd2:	f001 fd53 	bl	8003a7c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	200001f0 	.word	0x200001f0

08001fe0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  return 1;
 8001fe4:	2301      	movs	r3, #1
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <_kill>:

int _kill(int pid, int sig)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ffa:	f003 fe0d 	bl	8005c18 <__errno>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2216      	movs	r2, #22
 8002002:	601a      	str	r2, [r3, #0]
  return -1;
 8002004:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002008:	4618      	mov	r0, r3
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}

08002010 <_exit>:

void _exit (int status)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002018:	f04f 31ff 	mov.w	r1, #4294967295
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	f7ff ffe7 	bl	8001ff0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002022:	e7fe      	b.n	8002022 <_exit+0x12>

08002024 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b086      	sub	sp, #24
 8002028:	af00      	add	r7, sp, #0
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	60b9      	str	r1, [r7, #8]
 800202e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002030:	2300      	movs	r3, #0
 8002032:	617b      	str	r3, [r7, #20]
 8002034:	e00a      	b.n	800204c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002036:	f3af 8000 	nop.w
 800203a:	4601      	mov	r1, r0
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	1c5a      	adds	r2, r3, #1
 8002040:	60ba      	str	r2, [r7, #8]
 8002042:	b2ca      	uxtb	r2, r1
 8002044:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	3301      	adds	r3, #1
 800204a:	617b      	str	r3, [r7, #20]
 800204c:	697a      	ldr	r2, [r7, #20]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	429a      	cmp	r2, r3
 8002052:	dbf0      	blt.n	8002036 <_read+0x12>
  }

  return len;
 8002054:	687b      	ldr	r3, [r7, #4]
}
 8002056:	4618      	mov	r0, r3
 8002058:	3718      	adds	r7, #24
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}

0800205e <_close>:
  }
  return len;
}

int _close(int file)
{
 800205e:	b480      	push	{r7}
 8002060:	b083      	sub	sp, #12
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002066:	f04f 33ff 	mov.w	r3, #4294967295
}
 800206a:	4618      	mov	r0, r3
 800206c:	370c      	adds	r7, #12
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr

08002076 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002076:	b480      	push	{r7}
 8002078:	b083      	sub	sp, #12
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
 800207e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002086:	605a      	str	r2, [r3, #4]
  return 0;
 8002088:	2300      	movs	r3, #0
}
 800208a:	4618      	mov	r0, r3
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr

08002096 <_isatty>:

int _isatty(int file)
{
 8002096:	b480      	push	{r7}
 8002098:	b083      	sub	sp, #12
 800209a:	af00      	add	r7, sp, #0
 800209c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800209e:	2301      	movs	r3, #1
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b085      	sub	sp, #20
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	60b9      	str	r1, [r7, #8]
 80020b6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020b8:	2300      	movs	r3, #0
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3714      	adds	r7, #20
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
	...

080020c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b086      	sub	sp, #24
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020d0:	4a14      	ldr	r2, [pc, #80]	; (8002124 <_sbrk+0x5c>)
 80020d2:	4b15      	ldr	r3, [pc, #84]	; (8002128 <_sbrk+0x60>)
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020dc:	4b13      	ldr	r3, [pc, #76]	; (800212c <_sbrk+0x64>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d102      	bne.n	80020ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020e4:	4b11      	ldr	r3, [pc, #68]	; (800212c <_sbrk+0x64>)
 80020e6:	4a12      	ldr	r2, [pc, #72]	; (8002130 <_sbrk+0x68>)
 80020e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020ea:	4b10      	ldr	r3, [pc, #64]	; (800212c <_sbrk+0x64>)
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4413      	add	r3, r2
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d207      	bcs.n	8002108 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020f8:	f003 fd8e 	bl	8005c18 <__errno>
 80020fc:	4603      	mov	r3, r0
 80020fe:	220c      	movs	r2, #12
 8002100:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002102:	f04f 33ff 	mov.w	r3, #4294967295
 8002106:	e009      	b.n	800211c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002108:	4b08      	ldr	r3, [pc, #32]	; (800212c <_sbrk+0x64>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800210e:	4b07      	ldr	r3, [pc, #28]	; (800212c <_sbrk+0x64>)
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4413      	add	r3, r2
 8002116:	4a05      	ldr	r2, [pc, #20]	; (800212c <_sbrk+0x64>)
 8002118:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800211a:	68fb      	ldr	r3, [r7, #12]
}
 800211c:	4618      	mov	r0, r3
 800211e:	3718      	adds	r7, #24
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	20018000 	.word	0x20018000
 8002128:	00000400 	.word	0x00000400
 800212c:	2000029c 	.word	0x2000029c
 8002130:	200003f0 	.word	0x200003f0

08002134 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002138:	4b06      	ldr	r3, [pc, #24]	; (8002154 <SystemInit+0x20>)
 800213a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800213e:	4a05      	ldr	r2, [pc, #20]	; (8002154 <SystemInit+0x20>)
 8002140:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002144:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002148:	bf00      	nop
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	e000ed00 	.word	0xe000ed00

08002158 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002158:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002190 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800215c:	480d      	ldr	r0, [pc, #52]	; (8002194 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800215e:	490e      	ldr	r1, [pc, #56]	; (8002198 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002160:	4a0e      	ldr	r2, [pc, #56]	; (800219c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002162:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002164:	e002      	b.n	800216c <LoopCopyDataInit>

08002166 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002166:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002168:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800216a:	3304      	adds	r3, #4

0800216c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800216c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800216e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002170:	d3f9      	bcc.n	8002166 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002172:	4a0b      	ldr	r2, [pc, #44]	; (80021a0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002174:	4c0b      	ldr	r4, [pc, #44]	; (80021a4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002176:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002178:	e001      	b.n	800217e <LoopFillZerobss>

0800217a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800217a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800217c:	3204      	adds	r2, #4

0800217e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800217e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002180:	d3fb      	bcc.n	800217a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002182:	f7ff ffd7 	bl	8002134 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002186:	f003 fd4d 	bl	8005c24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800218a:	f7ff fad3 	bl	8001734 <main>
  bx  lr    
 800218e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002190:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002194:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002198:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800219c:	08007cf4 	.word	0x08007cf4
  ldr r2, =_sbss
 80021a0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80021a4:	200003f0 	.word	0x200003f0

080021a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021a8:	e7fe      	b.n	80021a8 <ADC_IRQHandler>
	...

080021ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021b0:	4b0e      	ldr	r3, [pc, #56]	; (80021ec <HAL_Init+0x40>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a0d      	ldr	r2, [pc, #52]	; (80021ec <HAL_Init+0x40>)
 80021b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021bc:	4b0b      	ldr	r3, [pc, #44]	; (80021ec <HAL_Init+0x40>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a0a      	ldr	r2, [pc, #40]	; (80021ec <HAL_Init+0x40>)
 80021c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021c8:	4b08      	ldr	r3, [pc, #32]	; (80021ec <HAL_Init+0x40>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a07      	ldr	r2, [pc, #28]	; (80021ec <HAL_Init+0x40>)
 80021ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021d4:	2003      	movs	r0, #3
 80021d6:	f000 f94f 	bl	8002478 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021da:	2000      	movs	r0, #0
 80021dc:	f000 f808 	bl	80021f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021e0:	f7ff fdce 	bl	8001d80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	40023c00 	.word	0x40023c00

080021f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021f8:	4b12      	ldr	r3, [pc, #72]	; (8002244 <HAL_InitTick+0x54>)
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	4b12      	ldr	r3, [pc, #72]	; (8002248 <HAL_InitTick+0x58>)
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	4619      	mov	r1, r3
 8002202:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002206:	fbb3 f3f1 	udiv	r3, r3, r1
 800220a:	fbb2 f3f3 	udiv	r3, r2, r3
 800220e:	4618      	mov	r0, r3
 8002210:	f000 f967 	bl	80024e2 <HAL_SYSTICK_Config>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e00e      	b.n	800223c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2b0f      	cmp	r3, #15
 8002222:	d80a      	bhi.n	800223a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002224:	2200      	movs	r2, #0
 8002226:	6879      	ldr	r1, [r7, #4]
 8002228:	f04f 30ff 	mov.w	r0, #4294967295
 800222c:	f000 f92f 	bl	800248e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002230:	4a06      	ldr	r2, [pc, #24]	; (800224c <HAL_InitTick+0x5c>)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002236:	2300      	movs	r3, #0
 8002238:	e000      	b.n	800223c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
}
 800223c:	4618      	mov	r0, r3
 800223e:	3708      	adds	r7, #8
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	20000000 	.word	0x20000000
 8002248:	20000008 	.word	0x20000008
 800224c:	20000004 	.word	0x20000004

08002250 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002254:	4b06      	ldr	r3, [pc, #24]	; (8002270 <HAL_IncTick+0x20>)
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	461a      	mov	r2, r3
 800225a:	4b06      	ldr	r3, [pc, #24]	; (8002274 <HAL_IncTick+0x24>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4413      	add	r3, r2
 8002260:	4a04      	ldr	r2, [pc, #16]	; (8002274 <HAL_IncTick+0x24>)
 8002262:	6013      	str	r3, [r2, #0]
}
 8002264:	bf00      	nop
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	20000008 	.word	0x20000008
 8002274:	200002a0 	.word	0x200002a0

08002278 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  return uwTick;
 800227c:	4b03      	ldr	r3, [pc, #12]	; (800228c <HAL_GetTick+0x14>)
 800227e:	681b      	ldr	r3, [r3, #0]
}
 8002280:	4618      	mov	r0, r3
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	200002a0 	.word	0x200002a0

08002290 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002298:	f7ff ffee 	bl	8002278 <HAL_GetTick>
 800229c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022a8:	d005      	beq.n	80022b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022aa:	4b0a      	ldr	r3, [pc, #40]	; (80022d4 <HAL_Delay+0x44>)
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	461a      	mov	r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	4413      	add	r3, r2
 80022b4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022b6:	bf00      	nop
 80022b8:	f7ff ffde 	bl	8002278 <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	68fa      	ldr	r2, [r7, #12]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d8f7      	bhi.n	80022b8 <HAL_Delay+0x28>
  {
  }
}
 80022c8:	bf00      	nop
 80022ca:	bf00      	nop
 80022cc:	3710      	adds	r7, #16
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	20000008 	.word	0x20000008

080022d8 <__NVIC_SetPriorityGrouping>:
{
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f003 0307 	and.w	r3, r3, #7
 80022e6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022e8:	4b0c      	ldr	r3, [pc, #48]	; (800231c <__NVIC_SetPriorityGrouping+0x44>)
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022ee:	68ba      	ldr	r2, [r7, #8]
 80022f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022f4:	4013      	ands	r3, r2
 80022f6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002300:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002304:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002308:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800230a:	4a04      	ldr	r2, [pc, #16]	; (800231c <__NVIC_SetPriorityGrouping+0x44>)
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	60d3      	str	r3, [r2, #12]
}
 8002310:	bf00      	nop
 8002312:	3714      	adds	r7, #20
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr
 800231c:	e000ed00 	.word	0xe000ed00

08002320 <__NVIC_GetPriorityGrouping>:
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002324:	4b04      	ldr	r3, [pc, #16]	; (8002338 <__NVIC_GetPriorityGrouping+0x18>)
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	0a1b      	lsrs	r3, r3, #8
 800232a:	f003 0307 	and.w	r3, r3, #7
}
 800232e:	4618      	mov	r0, r3
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr
 8002338:	e000ed00 	.word	0xe000ed00

0800233c <__NVIC_EnableIRQ>:
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	4603      	mov	r3, r0
 8002344:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800234a:	2b00      	cmp	r3, #0
 800234c:	db0b      	blt.n	8002366 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800234e:	79fb      	ldrb	r3, [r7, #7]
 8002350:	f003 021f 	and.w	r2, r3, #31
 8002354:	4907      	ldr	r1, [pc, #28]	; (8002374 <__NVIC_EnableIRQ+0x38>)
 8002356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235a:	095b      	lsrs	r3, r3, #5
 800235c:	2001      	movs	r0, #1
 800235e:	fa00 f202 	lsl.w	r2, r0, r2
 8002362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002366:	bf00      	nop
 8002368:	370c      	adds	r7, #12
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	e000e100 	.word	0xe000e100

08002378 <__NVIC_SetPriority>:
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	4603      	mov	r3, r0
 8002380:	6039      	str	r1, [r7, #0]
 8002382:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002384:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002388:	2b00      	cmp	r3, #0
 800238a:	db0a      	blt.n	80023a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	b2da      	uxtb	r2, r3
 8002390:	490c      	ldr	r1, [pc, #48]	; (80023c4 <__NVIC_SetPriority+0x4c>)
 8002392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002396:	0112      	lsls	r2, r2, #4
 8002398:	b2d2      	uxtb	r2, r2
 800239a:	440b      	add	r3, r1
 800239c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80023a0:	e00a      	b.n	80023b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	b2da      	uxtb	r2, r3
 80023a6:	4908      	ldr	r1, [pc, #32]	; (80023c8 <__NVIC_SetPriority+0x50>)
 80023a8:	79fb      	ldrb	r3, [r7, #7]
 80023aa:	f003 030f 	and.w	r3, r3, #15
 80023ae:	3b04      	subs	r3, #4
 80023b0:	0112      	lsls	r2, r2, #4
 80023b2:	b2d2      	uxtb	r2, r2
 80023b4:	440b      	add	r3, r1
 80023b6:	761a      	strb	r2, [r3, #24]
}
 80023b8:	bf00      	nop
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr
 80023c4:	e000e100 	.word	0xe000e100
 80023c8:	e000ed00 	.word	0xe000ed00

080023cc <NVIC_EncodePriority>:
{
 80023cc:	b480      	push	{r7}
 80023ce:	b089      	sub	sp, #36	; 0x24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	f003 0307 	and.w	r3, r3, #7
 80023de:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	f1c3 0307 	rsb	r3, r3, #7
 80023e6:	2b04      	cmp	r3, #4
 80023e8:	bf28      	it	cs
 80023ea:	2304      	movcs	r3, #4
 80023ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	3304      	adds	r3, #4
 80023f2:	2b06      	cmp	r3, #6
 80023f4:	d902      	bls.n	80023fc <NVIC_EncodePriority+0x30>
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	3b03      	subs	r3, #3
 80023fa:	e000      	b.n	80023fe <NVIC_EncodePriority+0x32>
 80023fc:	2300      	movs	r3, #0
 80023fe:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002400:	f04f 32ff 	mov.w	r2, #4294967295
 8002404:	69bb      	ldr	r3, [r7, #24]
 8002406:	fa02 f303 	lsl.w	r3, r2, r3
 800240a:	43da      	mvns	r2, r3
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	401a      	ands	r2, r3
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002414:	f04f 31ff 	mov.w	r1, #4294967295
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	fa01 f303 	lsl.w	r3, r1, r3
 800241e:	43d9      	mvns	r1, r3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002424:	4313      	orrs	r3, r2
}
 8002426:	4618      	mov	r0, r3
 8002428:	3724      	adds	r7, #36	; 0x24
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr
	...

08002434 <SysTick_Config>:
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	3b01      	subs	r3, #1
 8002440:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002444:	d301      	bcc.n	800244a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002446:	2301      	movs	r3, #1
 8002448:	e00f      	b.n	800246a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800244a:	4a0a      	ldr	r2, [pc, #40]	; (8002474 <SysTick_Config+0x40>)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	3b01      	subs	r3, #1
 8002450:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002452:	210f      	movs	r1, #15
 8002454:	f04f 30ff 	mov.w	r0, #4294967295
 8002458:	f7ff ff8e 	bl	8002378 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800245c:	4b05      	ldr	r3, [pc, #20]	; (8002474 <SysTick_Config+0x40>)
 800245e:	2200      	movs	r2, #0
 8002460:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002462:	4b04      	ldr	r3, [pc, #16]	; (8002474 <SysTick_Config+0x40>)
 8002464:	2207      	movs	r2, #7
 8002466:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	e000e010 	.word	0xe000e010

08002478 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	f7ff ff29 	bl	80022d8 <__NVIC_SetPriorityGrouping>
}
 8002486:	bf00      	nop
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}

0800248e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800248e:	b580      	push	{r7, lr}
 8002490:	b086      	sub	sp, #24
 8002492:	af00      	add	r7, sp, #0
 8002494:	4603      	mov	r3, r0
 8002496:	60b9      	str	r1, [r7, #8]
 8002498:	607a      	str	r2, [r7, #4]
 800249a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800249c:	2300      	movs	r3, #0
 800249e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024a0:	f7ff ff3e 	bl	8002320 <__NVIC_GetPriorityGrouping>
 80024a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	68b9      	ldr	r1, [r7, #8]
 80024aa:	6978      	ldr	r0, [r7, #20]
 80024ac:	f7ff ff8e 	bl	80023cc <NVIC_EncodePriority>
 80024b0:	4602      	mov	r2, r0
 80024b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024b6:	4611      	mov	r1, r2
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff ff5d 	bl	8002378 <__NVIC_SetPriority>
}
 80024be:	bf00      	nop
 80024c0:	3718      	adds	r7, #24
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b082      	sub	sp, #8
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	4603      	mov	r3, r0
 80024ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff ff31 	bl	800233c <__NVIC_EnableIRQ>
}
 80024da:	bf00      	nop
 80024dc:	3708      	adds	r7, #8
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b082      	sub	sp, #8
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f7ff ffa2 	bl	8002434 <SysTick_Config>
 80024f0:	4603      	mov	r3, r0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
	...

080024fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b089      	sub	sp, #36	; 0x24
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002506:	2300      	movs	r3, #0
 8002508:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800250a:	2300      	movs	r3, #0
 800250c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800250e:	2300      	movs	r3, #0
 8002510:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002512:	2300      	movs	r3, #0
 8002514:	61fb      	str	r3, [r7, #28]
 8002516:	e159      	b.n	80027cc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002518:	2201      	movs	r2, #1
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	fa02 f303 	lsl.w	r3, r2, r3
 8002520:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	697a      	ldr	r2, [r7, #20]
 8002528:	4013      	ands	r3, r2
 800252a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800252c:	693a      	ldr	r2, [r7, #16]
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	429a      	cmp	r2, r3
 8002532:	f040 8148 	bne.w	80027c6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f003 0303 	and.w	r3, r3, #3
 800253e:	2b01      	cmp	r3, #1
 8002540:	d005      	beq.n	800254e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800254a:	2b02      	cmp	r3, #2
 800254c:	d130      	bne.n	80025b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	2203      	movs	r2, #3
 800255a:	fa02 f303 	lsl.w	r3, r2, r3
 800255e:	43db      	mvns	r3, r3
 8002560:	69ba      	ldr	r2, [r7, #24]
 8002562:	4013      	ands	r3, r2
 8002564:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	68da      	ldr	r2, [r3, #12]
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	fa02 f303 	lsl.w	r3, r2, r3
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	4313      	orrs	r3, r2
 8002576:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	69ba      	ldr	r2, [r7, #24]
 800257c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002584:	2201      	movs	r2, #1
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	fa02 f303 	lsl.w	r3, r2, r3
 800258c:	43db      	mvns	r3, r3
 800258e:	69ba      	ldr	r2, [r7, #24]
 8002590:	4013      	ands	r3, r2
 8002592:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	091b      	lsrs	r3, r3, #4
 800259a:	f003 0201 	and.w	r2, r3, #1
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	69ba      	ldr	r2, [r7, #24]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	f003 0303 	and.w	r3, r3, #3
 80025b8:	2b03      	cmp	r3, #3
 80025ba:	d017      	beq.n	80025ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	2203      	movs	r2, #3
 80025c8:	fa02 f303 	lsl.w	r3, r2, r3
 80025cc:	43db      	mvns	r3, r3
 80025ce:	69ba      	ldr	r2, [r7, #24]
 80025d0:	4013      	ands	r3, r2
 80025d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	689a      	ldr	r2, [r3, #8]
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	005b      	lsls	r3, r3, #1
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	69ba      	ldr	r2, [r7, #24]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	69ba      	ldr	r2, [r7, #24]
 80025ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f003 0303 	and.w	r3, r3, #3
 80025f4:	2b02      	cmp	r3, #2
 80025f6:	d123      	bne.n	8002640 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	08da      	lsrs	r2, r3, #3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	3208      	adds	r2, #8
 8002600:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002604:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	f003 0307 	and.w	r3, r3, #7
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	220f      	movs	r2, #15
 8002610:	fa02 f303 	lsl.w	r3, r2, r3
 8002614:	43db      	mvns	r3, r3
 8002616:	69ba      	ldr	r2, [r7, #24]
 8002618:	4013      	ands	r3, r2
 800261a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	691a      	ldr	r2, [r3, #16]
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	f003 0307 	and.w	r3, r3, #7
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	69ba      	ldr	r2, [r7, #24]
 800262e:	4313      	orrs	r3, r2
 8002630:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	08da      	lsrs	r2, r3, #3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	3208      	adds	r2, #8
 800263a:	69b9      	ldr	r1, [r7, #24]
 800263c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	2203      	movs	r2, #3
 800264c:	fa02 f303 	lsl.w	r3, r2, r3
 8002650:	43db      	mvns	r3, r3
 8002652:	69ba      	ldr	r2, [r7, #24]
 8002654:	4013      	ands	r3, r2
 8002656:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f003 0203 	and.w	r2, r3, #3
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	fa02 f303 	lsl.w	r3, r2, r3
 8002668:	69ba      	ldr	r2, [r7, #24]
 800266a:	4313      	orrs	r3, r2
 800266c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	69ba      	ldr	r2, [r7, #24]
 8002672:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800267c:	2b00      	cmp	r3, #0
 800267e:	f000 80a2 	beq.w	80027c6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002682:	2300      	movs	r3, #0
 8002684:	60fb      	str	r3, [r7, #12]
 8002686:	4b57      	ldr	r3, [pc, #348]	; (80027e4 <HAL_GPIO_Init+0x2e8>)
 8002688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800268a:	4a56      	ldr	r2, [pc, #344]	; (80027e4 <HAL_GPIO_Init+0x2e8>)
 800268c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002690:	6453      	str	r3, [r2, #68]	; 0x44
 8002692:	4b54      	ldr	r3, [pc, #336]	; (80027e4 <HAL_GPIO_Init+0x2e8>)
 8002694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002696:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800269a:	60fb      	str	r3, [r7, #12]
 800269c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800269e:	4a52      	ldr	r2, [pc, #328]	; (80027e8 <HAL_GPIO_Init+0x2ec>)
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	089b      	lsrs	r3, r3, #2
 80026a4:	3302      	adds	r3, #2
 80026a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	f003 0303 	and.w	r3, r3, #3
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	220f      	movs	r2, #15
 80026b6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ba:	43db      	mvns	r3, r3
 80026bc:	69ba      	ldr	r2, [r7, #24]
 80026be:	4013      	ands	r3, r2
 80026c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a49      	ldr	r2, [pc, #292]	; (80027ec <HAL_GPIO_Init+0x2f0>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d019      	beq.n	80026fe <HAL_GPIO_Init+0x202>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a48      	ldr	r2, [pc, #288]	; (80027f0 <HAL_GPIO_Init+0x2f4>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d013      	beq.n	80026fa <HAL_GPIO_Init+0x1fe>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a47      	ldr	r2, [pc, #284]	; (80027f4 <HAL_GPIO_Init+0x2f8>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d00d      	beq.n	80026f6 <HAL_GPIO_Init+0x1fa>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a46      	ldr	r2, [pc, #280]	; (80027f8 <HAL_GPIO_Init+0x2fc>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d007      	beq.n	80026f2 <HAL_GPIO_Init+0x1f6>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a45      	ldr	r2, [pc, #276]	; (80027fc <HAL_GPIO_Init+0x300>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d101      	bne.n	80026ee <HAL_GPIO_Init+0x1f2>
 80026ea:	2304      	movs	r3, #4
 80026ec:	e008      	b.n	8002700 <HAL_GPIO_Init+0x204>
 80026ee:	2307      	movs	r3, #7
 80026f0:	e006      	b.n	8002700 <HAL_GPIO_Init+0x204>
 80026f2:	2303      	movs	r3, #3
 80026f4:	e004      	b.n	8002700 <HAL_GPIO_Init+0x204>
 80026f6:	2302      	movs	r3, #2
 80026f8:	e002      	b.n	8002700 <HAL_GPIO_Init+0x204>
 80026fa:	2301      	movs	r3, #1
 80026fc:	e000      	b.n	8002700 <HAL_GPIO_Init+0x204>
 80026fe:	2300      	movs	r3, #0
 8002700:	69fa      	ldr	r2, [r7, #28]
 8002702:	f002 0203 	and.w	r2, r2, #3
 8002706:	0092      	lsls	r2, r2, #2
 8002708:	4093      	lsls	r3, r2
 800270a:	69ba      	ldr	r2, [r7, #24]
 800270c:	4313      	orrs	r3, r2
 800270e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002710:	4935      	ldr	r1, [pc, #212]	; (80027e8 <HAL_GPIO_Init+0x2ec>)
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	089b      	lsrs	r3, r3, #2
 8002716:	3302      	adds	r3, #2
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800271e:	4b38      	ldr	r3, [pc, #224]	; (8002800 <HAL_GPIO_Init+0x304>)
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	43db      	mvns	r3, r3
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	4013      	ands	r3, r2
 800272c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d003      	beq.n	8002742 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	4313      	orrs	r3, r2
 8002740:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002742:	4a2f      	ldr	r2, [pc, #188]	; (8002800 <HAL_GPIO_Init+0x304>)
 8002744:	69bb      	ldr	r3, [r7, #24]
 8002746:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002748:	4b2d      	ldr	r3, [pc, #180]	; (8002800 <HAL_GPIO_Init+0x304>)
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	43db      	mvns	r3, r3
 8002752:	69ba      	ldr	r2, [r7, #24]
 8002754:	4013      	ands	r3, r2
 8002756:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002760:	2b00      	cmp	r3, #0
 8002762:	d003      	beq.n	800276c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002764:	69ba      	ldr	r2, [r7, #24]
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	4313      	orrs	r3, r2
 800276a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800276c:	4a24      	ldr	r2, [pc, #144]	; (8002800 <HAL_GPIO_Init+0x304>)
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002772:	4b23      	ldr	r3, [pc, #140]	; (8002800 <HAL_GPIO_Init+0x304>)
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	43db      	mvns	r3, r3
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	4013      	ands	r3, r2
 8002780:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d003      	beq.n	8002796 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800278e:	69ba      	ldr	r2, [r7, #24]
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	4313      	orrs	r3, r2
 8002794:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002796:	4a1a      	ldr	r2, [pc, #104]	; (8002800 <HAL_GPIO_Init+0x304>)
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800279c:	4b18      	ldr	r3, [pc, #96]	; (8002800 <HAL_GPIO_Init+0x304>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	43db      	mvns	r3, r3
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	4013      	ands	r3, r2
 80027aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d003      	beq.n	80027c0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	4313      	orrs	r3, r2
 80027be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027c0:	4a0f      	ldr	r2, [pc, #60]	; (8002800 <HAL_GPIO_Init+0x304>)
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	3301      	adds	r3, #1
 80027ca:	61fb      	str	r3, [r7, #28]
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	2b0f      	cmp	r3, #15
 80027d0:	f67f aea2 	bls.w	8002518 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80027d4:	bf00      	nop
 80027d6:	bf00      	nop
 80027d8:	3724      	adds	r7, #36	; 0x24
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	40023800 	.word	0x40023800
 80027e8:	40013800 	.word	0x40013800
 80027ec:	40020000 	.word	0x40020000
 80027f0:	40020400 	.word	0x40020400
 80027f4:	40020800 	.word	0x40020800
 80027f8:	40020c00 	.word	0x40020c00
 80027fc:	40021000 	.word	0x40021000
 8002800:	40013c00 	.word	0x40013c00

08002804 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002804:	b480      	push	{r7}
 8002806:	b085      	sub	sp, #20
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	460b      	mov	r3, r1
 800280e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	691a      	ldr	r2, [r3, #16]
 8002814:	887b      	ldrh	r3, [r7, #2]
 8002816:	4013      	ands	r3, r2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d002      	beq.n	8002822 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800281c:	2301      	movs	r3, #1
 800281e:	73fb      	strb	r3, [r7, #15]
 8002820:	e001      	b.n	8002826 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002822:	2300      	movs	r3, #0
 8002824:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002826:	7bfb      	ldrb	r3, [r7, #15]
}
 8002828:	4618      	mov	r0, r3
 800282a:	3714      	adds	r7, #20
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	460b      	mov	r3, r1
 800283e:	807b      	strh	r3, [r7, #2]
 8002840:	4613      	mov	r3, r2
 8002842:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002844:	787b      	ldrb	r3, [r7, #1]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d003      	beq.n	8002852 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800284a:	887a      	ldrh	r2, [r7, #2]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002850:	e003      	b.n	800285a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002852:	887b      	ldrh	r3, [r7, #2]
 8002854:	041a      	lsls	r2, r3, #16
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	619a      	str	r2, [r3, #24]
}
 800285a:	bf00      	nop
 800285c:	370c      	adds	r7, #12
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
	...

08002868 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d101      	bne.n	800287a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e267      	b.n	8002d4a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 0301 	and.w	r3, r3, #1
 8002882:	2b00      	cmp	r3, #0
 8002884:	d075      	beq.n	8002972 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002886:	4b88      	ldr	r3, [pc, #544]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	f003 030c 	and.w	r3, r3, #12
 800288e:	2b04      	cmp	r3, #4
 8002890:	d00c      	beq.n	80028ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002892:	4b85      	ldr	r3, [pc, #532]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800289a:	2b08      	cmp	r3, #8
 800289c:	d112      	bne.n	80028c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800289e:	4b82      	ldr	r3, [pc, #520]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028aa:	d10b      	bne.n	80028c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028ac:	4b7e      	ldr	r3, [pc, #504]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d05b      	beq.n	8002970 <HAL_RCC_OscConfig+0x108>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d157      	bne.n	8002970 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e242      	b.n	8002d4a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028cc:	d106      	bne.n	80028dc <HAL_RCC_OscConfig+0x74>
 80028ce:	4b76      	ldr	r3, [pc, #472]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a75      	ldr	r2, [pc, #468]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 80028d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028d8:	6013      	str	r3, [r2, #0]
 80028da:	e01d      	b.n	8002918 <HAL_RCC_OscConfig+0xb0>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028e4:	d10c      	bne.n	8002900 <HAL_RCC_OscConfig+0x98>
 80028e6:	4b70      	ldr	r3, [pc, #448]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a6f      	ldr	r2, [pc, #444]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 80028ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028f0:	6013      	str	r3, [r2, #0]
 80028f2:	4b6d      	ldr	r3, [pc, #436]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a6c      	ldr	r2, [pc, #432]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 80028f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028fc:	6013      	str	r3, [r2, #0]
 80028fe:	e00b      	b.n	8002918 <HAL_RCC_OscConfig+0xb0>
 8002900:	4b69      	ldr	r3, [pc, #420]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a68      	ldr	r2, [pc, #416]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 8002906:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800290a:	6013      	str	r3, [r2, #0]
 800290c:	4b66      	ldr	r3, [pc, #408]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a65      	ldr	r2, [pc, #404]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 8002912:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002916:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d013      	beq.n	8002948 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002920:	f7ff fcaa 	bl	8002278 <HAL_GetTick>
 8002924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002926:	e008      	b.n	800293a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002928:	f7ff fca6 	bl	8002278 <HAL_GetTick>
 800292c:	4602      	mov	r2, r0
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	2b64      	cmp	r3, #100	; 0x64
 8002934:	d901      	bls.n	800293a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e207      	b.n	8002d4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800293a:	4b5b      	ldr	r3, [pc, #364]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d0f0      	beq.n	8002928 <HAL_RCC_OscConfig+0xc0>
 8002946:	e014      	b.n	8002972 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002948:	f7ff fc96 	bl	8002278 <HAL_GetTick>
 800294c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800294e:	e008      	b.n	8002962 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002950:	f7ff fc92 	bl	8002278 <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b64      	cmp	r3, #100	; 0x64
 800295c:	d901      	bls.n	8002962 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e1f3      	b.n	8002d4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002962:	4b51      	ldr	r3, [pc, #324]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d1f0      	bne.n	8002950 <HAL_RCC_OscConfig+0xe8>
 800296e:	e000      	b.n	8002972 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002970:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0302 	and.w	r3, r3, #2
 800297a:	2b00      	cmp	r3, #0
 800297c:	d063      	beq.n	8002a46 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800297e:	4b4a      	ldr	r3, [pc, #296]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	f003 030c 	and.w	r3, r3, #12
 8002986:	2b00      	cmp	r3, #0
 8002988:	d00b      	beq.n	80029a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800298a:	4b47      	ldr	r3, [pc, #284]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002992:	2b08      	cmp	r3, #8
 8002994:	d11c      	bne.n	80029d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002996:	4b44      	ldr	r3, [pc, #272]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d116      	bne.n	80029d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029a2:	4b41      	ldr	r3, [pc, #260]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d005      	beq.n	80029ba <HAL_RCC_OscConfig+0x152>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d001      	beq.n	80029ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e1c7      	b.n	8002d4a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ba:	4b3b      	ldr	r3, [pc, #236]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	691b      	ldr	r3, [r3, #16]
 80029c6:	00db      	lsls	r3, r3, #3
 80029c8:	4937      	ldr	r1, [pc, #220]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 80029ca:	4313      	orrs	r3, r2
 80029cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029ce:	e03a      	b.n	8002a46 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d020      	beq.n	8002a1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029d8:	4b34      	ldr	r3, [pc, #208]	; (8002aac <HAL_RCC_OscConfig+0x244>)
 80029da:	2201      	movs	r2, #1
 80029dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029de:	f7ff fc4b 	bl	8002278 <HAL_GetTick>
 80029e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029e4:	e008      	b.n	80029f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029e6:	f7ff fc47 	bl	8002278 <HAL_GetTick>
 80029ea:	4602      	mov	r2, r0
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	2b02      	cmp	r3, #2
 80029f2:	d901      	bls.n	80029f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80029f4:	2303      	movs	r3, #3
 80029f6:	e1a8      	b.n	8002d4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029f8:	4b2b      	ldr	r3, [pc, #172]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0302 	and.w	r3, r3, #2
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d0f0      	beq.n	80029e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a04:	4b28      	ldr	r3, [pc, #160]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	691b      	ldr	r3, [r3, #16]
 8002a10:	00db      	lsls	r3, r3, #3
 8002a12:	4925      	ldr	r1, [pc, #148]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 8002a14:	4313      	orrs	r3, r2
 8002a16:	600b      	str	r3, [r1, #0]
 8002a18:	e015      	b.n	8002a46 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a1a:	4b24      	ldr	r3, [pc, #144]	; (8002aac <HAL_RCC_OscConfig+0x244>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a20:	f7ff fc2a 	bl	8002278 <HAL_GetTick>
 8002a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a26:	e008      	b.n	8002a3a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a28:	f7ff fc26 	bl	8002278 <HAL_GetTick>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d901      	bls.n	8002a3a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e187      	b.n	8002d4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a3a:	4b1b      	ldr	r3, [pc, #108]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0302 	and.w	r3, r3, #2
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1f0      	bne.n	8002a28 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0308 	and.w	r3, r3, #8
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d036      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	695b      	ldr	r3, [r3, #20]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d016      	beq.n	8002a88 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a5a:	4b15      	ldr	r3, [pc, #84]	; (8002ab0 <HAL_RCC_OscConfig+0x248>)
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a60:	f7ff fc0a 	bl	8002278 <HAL_GetTick>
 8002a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a68:	f7ff fc06 	bl	8002278 <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e167      	b.n	8002d4a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a7a:	4b0b      	ldr	r3, [pc, #44]	; (8002aa8 <HAL_RCC_OscConfig+0x240>)
 8002a7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a7e:	f003 0302 	and.w	r3, r3, #2
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d0f0      	beq.n	8002a68 <HAL_RCC_OscConfig+0x200>
 8002a86:	e01b      	b.n	8002ac0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a88:	4b09      	ldr	r3, [pc, #36]	; (8002ab0 <HAL_RCC_OscConfig+0x248>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a8e:	f7ff fbf3 	bl	8002278 <HAL_GetTick>
 8002a92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a94:	e00e      	b.n	8002ab4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a96:	f7ff fbef 	bl	8002278 <HAL_GetTick>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	1ad3      	subs	r3, r2, r3
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d907      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	e150      	b.n	8002d4a <HAL_RCC_OscConfig+0x4e2>
 8002aa8:	40023800 	.word	0x40023800
 8002aac:	42470000 	.word	0x42470000
 8002ab0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ab4:	4b88      	ldr	r3, [pc, #544]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002ab6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ab8:	f003 0302 	and.w	r3, r3, #2
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d1ea      	bne.n	8002a96 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0304 	and.w	r3, r3, #4
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	f000 8097 	beq.w	8002bfc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ad2:	4b81      	ldr	r3, [pc, #516]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d10f      	bne.n	8002afe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ade:	2300      	movs	r3, #0
 8002ae0:	60bb      	str	r3, [r7, #8]
 8002ae2:	4b7d      	ldr	r3, [pc, #500]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae6:	4a7c      	ldr	r2, [pc, #496]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002ae8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002aec:	6413      	str	r3, [r2, #64]	; 0x40
 8002aee:	4b7a      	ldr	r3, [pc, #488]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002af6:	60bb      	str	r3, [r7, #8]
 8002af8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002afa:	2301      	movs	r3, #1
 8002afc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002afe:	4b77      	ldr	r3, [pc, #476]	; (8002cdc <HAL_RCC_OscConfig+0x474>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d118      	bne.n	8002b3c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b0a:	4b74      	ldr	r3, [pc, #464]	; (8002cdc <HAL_RCC_OscConfig+0x474>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a73      	ldr	r2, [pc, #460]	; (8002cdc <HAL_RCC_OscConfig+0x474>)
 8002b10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b16:	f7ff fbaf 	bl	8002278 <HAL_GetTick>
 8002b1a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b1c:	e008      	b.n	8002b30 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b1e:	f7ff fbab 	bl	8002278 <HAL_GetTick>
 8002b22:	4602      	mov	r2, r0
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d901      	bls.n	8002b30 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	e10c      	b.n	8002d4a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b30:	4b6a      	ldr	r3, [pc, #424]	; (8002cdc <HAL_RCC_OscConfig+0x474>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d0f0      	beq.n	8002b1e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d106      	bne.n	8002b52 <HAL_RCC_OscConfig+0x2ea>
 8002b44:	4b64      	ldr	r3, [pc, #400]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002b46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b48:	4a63      	ldr	r2, [pc, #396]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002b4a:	f043 0301 	orr.w	r3, r3, #1
 8002b4e:	6713      	str	r3, [r2, #112]	; 0x70
 8002b50:	e01c      	b.n	8002b8c <HAL_RCC_OscConfig+0x324>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	2b05      	cmp	r3, #5
 8002b58:	d10c      	bne.n	8002b74 <HAL_RCC_OscConfig+0x30c>
 8002b5a:	4b5f      	ldr	r3, [pc, #380]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002b5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b5e:	4a5e      	ldr	r2, [pc, #376]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002b60:	f043 0304 	orr.w	r3, r3, #4
 8002b64:	6713      	str	r3, [r2, #112]	; 0x70
 8002b66:	4b5c      	ldr	r3, [pc, #368]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b6a:	4a5b      	ldr	r2, [pc, #364]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002b6c:	f043 0301 	orr.w	r3, r3, #1
 8002b70:	6713      	str	r3, [r2, #112]	; 0x70
 8002b72:	e00b      	b.n	8002b8c <HAL_RCC_OscConfig+0x324>
 8002b74:	4b58      	ldr	r3, [pc, #352]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002b76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b78:	4a57      	ldr	r2, [pc, #348]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002b7a:	f023 0301 	bic.w	r3, r3, #1
 8002b7e:	6713      	str	r3, [r2, #112]	; 0x70
 8002b80:	4b55      	ldr	r3, [pc, #340]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002b82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b84:	4a54      	ldr	r2, [pc, #336]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002b86:	f023 0304 	bic.w	r3, r3, #4
 8002b8a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d015      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b94:	f7ff fb70 	bl	8002278 <HAL_GetTick>
 8002b98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b9a:	e00a      	b.n	8002bb2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b9c:	f7ff fb6c 	bl	8002278 <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e0cb      	b.n	8002d4a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bb2:	4b49      	ldr	r3, [pc, #292]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002bb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bb6:	f003 0302 	and.w	r3, r3, #2
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d0ee      	beq.n	8002b9c <HAL_RCC_OscConfig+0x334>
 8002bbe:	e014      	b.n	8002bea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bc0:	f7ff fb5a 	bl	8002278 <HAL_GetTick>
 8002bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bc6:	e00a      	b.n	8002bde <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bc8:	f7ff fb56 	bl	8002278 <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e0b5      	b.n	8002d4a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bde:	4b3e      	ldr	r3, [pc, #248]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002be0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002be2:	f003 0302 	and.w	r3, r3, #2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d1ee      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bea:	7dfb      	ldrb	r3, [r7, #23]
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d105      	bne.n	8002bfc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bf0:	4b39      	ldr	r3, [pc, #228]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf4:	4a38      	ldr	r2, [pc, #224]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002bf6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bfa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	699b      	ldr	r3, [r3, #24]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	f000 80a1 	beq.w	8002d48 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c06:	4b34      	ldr	r3, [pc, #208]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	f003 030c 	and.w	r3, r3, #12
 8002c0e:	2b08      	cmp	r3, #8
 8002c10:	d05c      	beq.n	8002ccc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d141      	bne.n	8002c9e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c1a:	4b31      	ldr	r3, [pc, #196]	; (8002ce0 <HAL_RCC_OscConfig+0x478>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c20:	f7ff fb2a 	bl	8002278 <HAL_GetTick>
 8002c24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c26:	e008      	b.n	8002c3a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c28:	f7ff fb26 	bl	8002278 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d901      	bls.n	8002c3a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e087      	b.n	8002d4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c3a:	4b27      	ldr	r3, [pc, #156]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d1f0      	bne.n	8002c28 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	69da      	ldr	r2, [r3, #28]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a1b      	ldr	r3, [r3, #32]
 8002c4e:	431a      	orrs	r2, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c54:	019b      	lsls	r3, r3, #6
 8002c56:	431a      	orrs	r2, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c5c:	085b      	lsrs	r3, r3, #1
 8002c5e:	3b01      	subs	r3, #1
 8002c60:	041b      	lsls	r3, r3, #16
 8002c62:	431a      	orrs	r2, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c68:	061b      	lsls	r3, r3, #24
 8002c6a:	491b      	ldr	r1, [pc, #108]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c70:	4b1b      	ldr	r3, [pc, #108]	; (8002ce0 <HAL_RCC_OscConfig+0x478>)
 8002c72:	2201      	movs	r2, #1
 8002c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c76:	f7ff faff 	bl	8002278 <HAL_GetTick>
 8002c7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c7c:	e008      	b.n	8002c90 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c7e:	f7ff fafb 	bl	8002278 <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d901      	bls.n	8002c90 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e05c      	b.n	8002d4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c90:	4b11      	ldr	r3, [pc, #68]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d0f0      	beq.n	8002c7e <HAL_RCC_OscConfig+0x416>
 8002c9c:	e054      	b.n	8002d48 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c9e:	4b10      	ldr	r3, [pc, #64]	; (8002ce0 <HAL_RCC_OscConfig+0x478>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ca4:	f7ff fae8 	bl	8002278 <HAL_GetTick>
 8002ca8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002caa:	e008      	b.n	8002cbe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cac:	f7ff fae4 	bl	8002278 <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e045      	b.n	8002d4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cbe:	4b06      	ldr	r3, [pc, #24]	; (8002cd8 <HAL_RCC_OscConfig+0x470>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d1f0      	bne.n	8002cac <HAL_RCC_OscConfig+0x444>
 8002cca:	e03d      	b.n	8002d48 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	699b      	ldr	r3, [r3, #24]
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d107      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e038      	b.n	8002d4a <HAL_RCC_OscConfig+0x4e2>
 8002cd8:	40023800 	.word	0x40023800
 8002cdc:	40007000 	.word	0x40007000
 8002ce0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ce4:	4b1b      	ldr	r3, [pc, #108]	; (8002d54 <HAL_RCC_OscConfig+0x4ec>)
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	699b      	ldr	r3, [r3, #24]
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d028      	beq.n	8002d44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d121      	bne.n	8002d44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d11a      	bne.n	8002d44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002d14:	4013      	ands	r3, r2
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d1a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d111      	bne.n	8002d44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d2a:	085b      	lsrs	r3, r3, #1
 8002d2c:	3b01      	subs	r3, #1
 8002d2e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d107      	bne.n	8002d44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d3e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d001      	beq.n	8002d48 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e000      	b.n	8002d4a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002d48:	2300      	movs	r3, #0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3718      	adds	r7, #24
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	40023800 	.word	0x40023800

08002d58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d101      	bne.n	8002d6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e0cc      	b.n	8002f06 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d6c:	4b68      	ldr	r3, [pc, #416]	; (8002f10 <HAL_RCC_ClockConfig+0x1b8>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0307 	and.w	r3, r3, #7
 8002d74:	683a      	ldr	r2, [r7, #0]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d90c      	bls.n	8002d94 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d7a:	4b65      	ldr	r3, [pc, #404]	; (8002f10 <HAL_RCC_ClockConfig+0x1b8>)
 8002d7c:	683a      	ldr	r2, [r7, #0]
 8002d7e:	b2d2      	uxtb	r2, r2
 8002d80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d82:	4b63      	ldr	r3, [pc, #396]	; (8002f10 <HAL_RCC_ClockConfig+0x1b8>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0307 	and.w	r3, r3, #7
 8002d8a:	683a      	ldr	r2, [r7, #0]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d001      	beq.n	8002d94 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e0b8      	b.n	8002f06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0302 	and.w	r3, r3, #2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d020      	beq.n	8002de2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 0304 	and.w	r3, r3, #4
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d005      	beq.n	8002db8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002dac:	4b59      	ldr	r3, [pc, #356]	; (8002f14 <HAL_RCC_ClockConfig+0x1bc>)
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	4a58      	ldr	r2, [pc, #352]	; (8002f14 <HAL_RCC_ClockConfig+0x1bc>)
 8002db2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002db6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f003 0308 	and.w	r3, r3, #8
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d005      	beq.n	8002dd0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002dc4:	4b53      	ldr	r3, [pc, #332]	; (8002f14 <HAL_RCC_ClockConfig+0x1bc>)
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	4a52      	ldr	r2, [pc, #328]	; (8002f14 <HAL_RCC_ClockConfig+0x1bc>)
 8002dca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002dce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dd0:	4b50      	ldr	r3, [pc, #320]	; (8002f14 <HAL_RCC_ClockConfig+0x1bc>)
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	494d      	ldr	r1, [pc, #308]	; (8002f14 <HAL_RCC_ClockConfig+0x1bc>)
 8002dde:	4313      	orrs	r3, r2
 8002de0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0301 	and.w	r3, r3, #1
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d044      	beq.n	8002e78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d107      	bne.n	8002e06 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002df6:	4b47      	ldr	r3, [pc, #284]	; (8002f14 <HAL_RCC_ClockConfig+0x1bc>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d119      	bne.n	8002e36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e07f      	b.n	8002f06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d003      	beq.n	8002e16 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e12:	2b03      	cmp	r3, #3
 8002e14:	d107      	bne.n	8002e26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e16:	4b3f      	ldr	r3, [pc, #252]	; (8002f14 <HAL_RCC_ClockConfig+0x1bc>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d109      	bne.n	8002e36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e06f      	b.n	8002f06 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e26:	4b3b      	ldr	r3, [pc, #236]	; (8002f14 <HAL_RCC_ClockConfig+0x1bc>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 0302 	and.w	r3, r3, #2
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d101      	bne.n	8002e36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e067      	b.n	8002f06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e36:	4b37      	ldr	r3, [pc, #220]	; (8002f14 <HAL_RCC_ClockConfig+0x1bc>)
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	f023 0203 	bic.w	r2, r3, #3
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	4934      	ldr	r1, [pc, #208]	; (8002f14 <HAL_RCC_ClockConfig+0x1bc>)
 8002e44:	4313      	orrs	r3, r2
 8002e46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e48:	f7ff fa16 	bl	8002278 <HAL_GetTick>
 8002e4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e4e:	e00a      	b.n	8002e66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e50:	f7ff fa12 	bl	8002278 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d901      	bls.n	8002e66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	e04f      	b.n	8002f06 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e66:	4b2b      	ldr	r3, [pc, #172]	; (8002f14 <HAL_RCC_ClockConfig+0x1bc>)
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	f003 020c 	and.w	r2, r3, #12
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d1eb      	bne.n	8002e50 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e78:	4b25      	ldr	r3, [pc, #148]	; (8002f10 <HAL_RCC_ClockConfig+0x1b8>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 0307 	and.w	r3, r3, #7
 8002e80:	683a      	ldr	r2, [r7, #0]
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d20c      	bcs.n	8002ea0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e86:	4b22      	ldr	r3, [pc, #136]	; (8002f10 <HAL_RCC_ClockConfig+0x1b8>)
 8002e88:	683a      	ldr	r2, [r7, #0]
 8002e8a:	b2d2      	uxtb	r2, r2
 8002e8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e8e:	4b20      	ldr	r3, [pc, #128]	; (8002f10 <HAL_RCC_ClockConfig+0x1b8>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0307 	and.w	r3, r3, #7
 8002e96:	683a      	ldr	r2, [r7, #0]
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d001      	beq.n	8002ea0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e032      	b.n	8002f06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0304 	and.w	r3, r3, #4
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d008      	beq.n	8002ebe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002eac:	4b19      	ldr	r3, [pc, #100]	; (8002f14 <HAL_RCC_ClockConfig+0x1bc>)
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	4916      	ldr	r1, [pc, #88]	; (8002f14 <HAL_RCC_ClockConfig+0x1bc>)
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 0308 	and.w	r3, r3, #8
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d009      	beq.n	8002ede <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002eca:	4b12      	ldr	r3, [pc, #72]	; (8002f14 <HAL_RCC_ClockConfig+0x1bc>)
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	691b      	ldr	r3, [r3, #16]
 8002ed6:	00db      	lsls	r3, r3, #3
 8002ed8:	490e      	ldr	r1, [pc, #56]	; (8002f14 <HAL_RCC_ClockConfig+0x1bc>)
 8002eda:	4313      	orrs	r3, r2
 8002edc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ede:	f000 f821 	bl	8002f24 <HAL_RCC_GetSysClockFreq>
 8002ee2:	4602      	mov	r2, r0
 8002ee4:	4b0b      	ldr	r3, [pc, #44]	; (8002f14 <HAL_RCC_ClockConfig+0x1bc>)
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	091b      	lsrs	r3, r3, #4
 8002eea:	f003 030f 	and.w	r3, r3, #15
 8002eee:	490a      	ldr	r1, [pc, #40]	; (8002f18 <HAL_RCC_ClockConfig+0x1c0>)
 8002ef0:	5ccb      	ldrb	r3, [r1, r3]
 8002ef2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ef6:	4a09      	ldr	r2, [pc, #36]	; (8002f1c <HAL_RCC_ClockConfig+0x1c4>)
 8002ef8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002efa:	4b09      	ldr	r3, [pc, #36]	; (8002f20 <HAL_RCC_ClockConfig+0x1c8>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f7ff f976 	bl	80021f0 <HAL_InitTick>

  return HAL_OK;
 8002f04:	2300      	movs	r3, #0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	40023c00 	.word	0x40023c00
 8002f14:	40023800 	.word	0x40023800
 8002f18:	0800795c 	.word	0x0800795c
 8002f1c:	20000000 	.word	0x20000000
 8002f20:	20000004 	.word	0x20000004

08002f24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f28:	b094      	sub	sp, #80	; 0x50
 8002f2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	647b      	str	r3, [r7, #68]	; 0x44
 8002f30:	2300      	movs	r3, #0
 8002f32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f34:	2300      	movs	r3, #0
 8002f36:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f3c:	4b79      	ldr	r3, [pc, #484]	; (8003124 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	f003 030c 	and.w	r3, r3, #12
 8002f44:	2b08      	cmp	r3, #8
 8002f46:	d00d      	beq.n	8002f64 <HAL_RCC_GetSysClockFreq+0x40>
 8002f48:	2b08      	cmp	r3, #8
 8002f4a:	f200 80e1 	bhi.w	8003110 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d002      	beq.n	8002f58 <HAL_RCC_GetSysClockFreq+0x34>
 8002f52:	2b04      	cmp	r3, #4
 8002f54:	d003      	beq.n	8002f5e <HAL_RCC_GetSysClockFreq+0x3a>
 8002f56:	e0db      	b.n	8003110 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f58:	4b73      	ldr	r3, [pc, #460]	; (8003128 <HAL_RCC_GetSysClockFreq+0x204>)
 8002f5a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002f5c:	e0db      	b.n	8003116 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f5e:	4b73      	ldr	r3, [pc, #460]	; (800312c <HAL_RCC_GetSysClockFreq+0x208>)
 8002f60:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002f62:	e0d8      	b.n	8003116 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f64:	4b6f      	ldr	r3, [pc, #444]	; (8003124 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f6c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f6e:	4b6d      	ldr	r3, [pc, #436]	; (8003124 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d063      	beq.n	8003042 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f7a:	4b6a      	ldr	r3, [pc, #424]	; (8003124 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	099b      	lsrs	r3, r3, #6
 8002f80:	2200      	movs	r2, #0
 8002f82:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f84:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002f86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f8c:	633b      	str	r3, [r7, #48]	; 0x30
 8002f8e:	2300      	movs	r3, #0
 8002f90:	637b      	str	r3, [r7, #52]	; 0x34
 8002f92:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002f96:	4622      	mov	r2, r4
 8002f98:	462b      	mov	r3, r5
 8002f9a:	f04f 0000 	mov.w	r0, #0
 8002f9e:	f04f 0100 	mov.w	r1, #0
 8002fa2:	0159      	lsls	r1, r3, #5
 8002fa4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fa8:	0150      	lsls	r0, r2, #5
 8002faa:	4602      	mov	r2, r0
 8002fac:	460b      	mov	r3, r1
 8002fae:	4621      	mov	r1, r4
 8002fb0:	1a51      	subs	r1, r2, r1
 8002fb2:	6139      	str	r1, [r7, #16]
 8002fb4:	4629      	mov	r1, r5
 8002fb6:	eb63 0301 	sbc.w	r3, r3, r1
 8002fba:	617b      	str	r3, [r7, #20]
 8002fbc:	f04f 0200 	mov.w	r2, #0
 8002fc0:	f04f 0300 	mov.w	r3, #0
 8002fc4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002fc8:	4659      	mov	r1, fp
 8002fca:	018b      	lsls	r3, r1, #6
 8002fcc:	4651      	mov	r1, sl
 8002fce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002fd2:	4651      	mov	r1, sl
 8002fd4:	018a      	lsls	r2, r1, #6
 8002fd6:	4651      	mov	r1, sl
 8002fd8:	ebb2 0801 	subs.w	r8, r2, r1
 8002fdc:	4659      	mov	r1, fp
 8002fde:	eb63 0901 	sbc.w	r9, r3, r1
 8002fe2:	f04f 0200 	mov.w	r2, #0
 8002fe6:	f04f 0300 	mov.w	r3, #0
 8002fea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002fee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ff2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ff6:	4690      	mov	r8, r2
 8002ff8:	4699      	mov	r9, r3
 8002ffa:	4623      	mov	r3, r4
 8002ffc:	eb18 0303 	adds.w	r3, r8, r3
 8003000:	60bb      	str	r3, [r7, #8]
 8003002:	462b      	mov	r3, r5
 8003004:	eb49 0303 	adc.w	r3, r9, r3
 8003008:	60fb      	str	r3, [r7, #12]
 800300a:	f04f 0200 	mov.w	r2, #0
 800300e:	f04f 0300 	mov.w	r3, #0
 8003012:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003016:	4629      	mov	r1, r5
 8003018:	024b      	lsls	r3, r1, #9
 800301a:	4621      	mov	r1, r4
 800301c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003020:	4621      	mov	r1, r4
 8003022:	024a      	lsls	r2, r1, #9
 8003024:	4610      	mov	r0, r2
 8003026:	4619      	mov	r1, r3
 8003028:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800302a:	2200      	movs	r2, #0
 800302c:	62bb      	str	r3, [r7, #40]	; 0x28
 800302e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003030:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003034:	f7fd fe10 	bl	8000c58 <__aeabi_uldivmod>
 8003038:	4602      	mov	r2, r0
 800303a:	460b      	mov	r3, r1
 800303c:	4613      	mov	r3, r2
 800303e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003040:	e058      	b.n	80030f4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003042:	4b38      	ldr	r3, [pc, #224]	; (8003124 <HAL_RCC_GetSysClockFreq+0x200>)
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	099b      	lsrs	r3, r3, #6
 8003048:	2200      	movs	r2, #0
 800304a:	4618      	mov	r0, r3
 800304c:	4611      	mov	r1, r2
 800304e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003052:	623b      	str	r3, [r7, #32]
 8003054:	2300      	movs	r3, #0
 8003056:	627b      	str	r3, [r7, #36]	; 0x24
 8003058:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800305c:	4642      	mov	r2, r8
 800305e:	464b      	mov	r3, r9
 8003060:	f04f 0000 	mov.w	r0, #0
 8003064:	f04f 0100 	mov.w	r1, #0
 8003068:	0159      	lsls	r1, r3, #5
 800306a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800306e:	0150      	lsls	r0, r2, #5
 8003070:	4602      	mov	r2, r0
 8003072:	460b      	mov	r3, r1
 8003074:	4641      	mov	r1, r8
 8003076:	ebb2 0a01 	subs.w	sl, r2, r1
 800307a:	4649      	mov	r1, r9
 800307c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003080:	f04f 0200 	mov.w	r2, #0
 8003084:	f04f 0300 	mov.w	r3, #0
 8003088:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800308c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003090:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003094:	ebb2 040a 	subs.w	r4, r2, sl
 8003098:	eb63 050b 	sbc.w	r5, r3, fp
 800309c:	f04f 0200 	mov.w	r2, #0
 80030a0:	f04f 0300 	mov.w	r3, #0
 80030a4:	00eb      	lsls	r3, r5, #3
 80030a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80030aa:	00e2      	lsls	r2, r4, #3
 80030ac:	4614      	mov	r4, r2
 80030ae:	461d      	mov	r5, r3
 80030b0:	4643      	mov	r3, r8
 80030b2:	18e3      	adds	r3, r4, r3
 80030b4:	603b      	str	r3, [r7, #0]
 80030b6:	464b      	mov	r3, r9
 80030b8:	eb45 0303 	adc.w	r3, r5, r3
 80030bc:	607b      	str	r3, [r7, #4]
 80030be:	f04f 0200 	mov.w	r2, #0
 80030c2:	f04f 0300 	mov.w	r3, #0
 80030c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80030ca:	4629      	mov	r1, r5
 80030cc:	028b      	lsls	r3, r1, #10
 80030ce:	4621      	mov	r1, r4
 80030d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80030d4:	4621      	mov	r1, r4
 80030d6:	028a      	lsls	r2, r1, #10
 80030d8:	4610      	mov	r0, r2
 80030da:	4619      	mov	r1, r3
 80030dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030de:	2200      	movs	r2, #0
 80030e0:	61bb      	str	r3, [r7, #24]
 80030e2:	61fa      	str	r2, [r7, #28]
 80030e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030e8:	f7fd fdb6 	bl	8000c58 <__aeabi_uldivmod>
 80030ec:	4602      	mov	r2, r0
 80030ee:	460b      	mov	r3, r1
 80030f0:	4613      	mov	r3, r2
 80030f2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80030f4:	4b0b      	ldr	r3, [pc, #44]	; (8003124 <HAL_RCC_GetSysClockFreq+0x200>)
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	0c1b      	lsrs	r3, r3, #16
 80030fa:	f003 0303 	and.w	r3, r3, #3
 80030fe:	3301      	adds	r3, #1
 8003100:	005b      	lsls	r3, r3, #1
 8003102:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003104:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003106:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003108:	fbb2 f3f3 	udiv	r3, r2, r3
 800310c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800310e:	e002      	b.n	8003116 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003110:	4b05      	ldr	r3, [pc, #20]	; (8003128 <HAL_RCC_GetSysClockFreq+0x204>)
 8003112:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003114:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003116:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003118:	4618      	mov	r0, r3
 800311a:	3750      	adds	r7, #80	; 0x50
 800311c:	46bd      	mov	sp, r7
 800311e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003122:	bf00      	nop
 8003124:	40023800 	.word	0x40023800
 8003128:	00f42400 	.word	0x00f42400
 800312c:	007a1200 	.word	0x007a1200

08003130 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003130:	b480      	push	{r7}
 8003132:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003134:	4b03      	ldr	r3, [pc, #12]	; (8003144 <HAL_RCC_GetHCLKFreq+0x14>)
 8003136:	681b      	ldr	r3, [r3, #0]
}
 8003138:	4618      	mov	r0, r3
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	20000000 	.word	0x20000000

08003148 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800314c:	f7ff fff0 	bl	8003130 <HAL_RCC_GetHCLKFreq>
 8003150:	4602      	mov	r2, r0
 8003152:	4b05      	ldr	r3, [pc, #20]	; (8003168 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	0a9b      	lsrs	r3, r3, #10
 8003158:	f003 0307 	and.w	r3, r3, #7
 800315c:	4903      	ldr	r1, [pc, #12]	; (800316c <HAL_RCC_GetPCLK1Freq+0x24>)
 800315e:	5ccb      	ldrb	r3, [r1, r3]
 8003160:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003164:	4618      	mov	r0, r3
 8003166:	bd80      	pop	{r7, pc}
 8003168:	40023800 	.word	0x40023800
 800316c:	0800796c 	.word	0x0800796c

08003170 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003174:	f7ff ffdc 	bl	8003130 <HAL_RCC_GetHCLKFreq>
 8003178:	4602      	mov	r2, r0
 800317a:	4b05      	ldr	r3, [pc, #20]	; (8003190 <HAL_RCC_GetPCLK2Freq+0x20>)
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	0b5b      	lsrs	r3, r3, #13
 8003180:	f003 0307 	and.w	r3, r3, #7
 8003184:	4903      	ldr	r1, [pc, #12]	; (8003194 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003186:	5ccb      	ldrb	r3, [r1, r3]
 8003188:	fa22 f303 	lsr.w	r3, r2, r3
}
 800318c:	4618      	mov	r0, r3
 800318e:	bd80      	pop	{r7, pc}
 8003190:	40023800 	.word	0x40023800
 8003194:	0800796c 	.word	0x0800796c

08003198 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b086      	sub	sp, #24
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031a0:	2300      	movs	r3, #0
 80031a2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80031a4:	2300      	movs	r3, #0
 80031a6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0301 	and.w	r3, r3, #1
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d105      	bne.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d035      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80031c0:	4b67      	ldr	r3, [pc, #412]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80031c2:	2200      	movs	r2, #0
 80031c4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80031c6:	f7ff f857 	bl	8002278 <HAL_GetTick>
 80031ca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80031cc:	e008      	b.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80031ce:	f7ff f853 	bl	8002278 <HAL_GetTick>
 80031d2:	4602      	mov	r2, r0
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	2b02      	cmp	r3, #2
 80031da:	d901      	bls.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80031dc:	2303      	movs	r3, #3
 80031de:	e0ba      	b.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80031e0:	4b60      	ldr	r3, [pc, #384]	; (8003364 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d1f0      	bne.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	019a      	lsls	r2, r3, #6
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	071b      	lsls	r3, r3, #28
 80031f8:	495a      	ldr	r1, [pc, #360]	; (8003364 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003200:	4b57      	ldr	r3, [pc, #348]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003202:	2201      	movs	r2, #1
 8003204:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003206:	f7ff f837 	bl	8002278 <HAL_GetTick>
 800320a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800320c:	e008      	b.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800320e:	f7ff f833 	bl	8002278 <HAL_GetTick>
 8003212:	4602      	mov	r2, r0
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	2b02      	cmp	r3, #2
 800321a:	d901      	bls.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e09a      	b.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003220:	4b50      	ldr	r3, [pc, #320]	; (8003364 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003228:	2b00      	cmp	r3, #0
 800322a:	d0f0      	beq.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0302 	and.w	r3, r3, #2
 8003234:	2b00      	cmp	r3, #0
 8003236:	f000 8083 	beq.w	8003340 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800323a:	2300      	movs	r3, #0
 800323c:	60fb      	str	r3, [r7, #12]
 800323e:	4b49      	ldr	r3, [pc, #292]	; (8003364 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003242:	4a48      	ldr	r2, [pc, #288]	; (8003364 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003244:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003248:	6413      	str	r3, [r2, #64]	; 0x40
 800324a:	4b46      	ldr	r3, [pc, #280]	; (8003364 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800324c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003252:	60fb      	str	r3, [r7, #12]
 8003254:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003256:	4b44      	ldr	r3, [pc, #272]	; (8003368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a43      	ldr	r2, [pc, #268]	; (8003368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800325c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003260:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003262:	f7ff f809 	bl	8002278 <HAL_GetTick>
 8003266:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003268:	e008      	b.n	800327c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800326a:	f7ff f805 	bl	8002278 <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	2b02      	cmp	r3, #2
 8003276:	d901      	bls.n	800327c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e06c      	b.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800327c:	4b3a      	ldr	r3, [pc, #232]	; (8003368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003284:	2b00      	cmp	r3, #0
 8003286:	d0f0      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003288:	4b36      	ldr	r3, [pc, #216]	; (8003364 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800328a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800328c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003290:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d02f      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032a0:	693a      	ldr	r2, [r7, #16]
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d028      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80032a6:	4b2f      	ldr	r3, [pc, #188]	; (8003364 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80032a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032ae:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80032b0:	4b2e      	ldr	r3, [pc, #184]	; (800336c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80032b2:	2201      	movs	r2, #1
 80032b4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80032b6:	4b2d      	ldr	r3, [pc, #180]	; (800336c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80032bc:	4a29      	ldr	r2, [pc, #164]	; (8003364 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80032c2:	4b28      	ldr	r3, [pc, #160]	; (8003364 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80032c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032c6:	f003 0301 	and.w	r3, r3, #1
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d114      	bne.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80032ce:	f7fe ffd3 	bl	8002278 <HAL_GetTick>
 80032d2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032d4:	e00a      	b.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032d6:	f7fe ffcf 	bl	8002278 <HAL_GetTick>
 80032da:	4602      	mov	r2, r0
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d901      	bls.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e034      	b.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ec:	4b1d      	ldr	r3, [pc, #116]	; (8003364 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80032ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032f0:	f003 0302 	and.w	r3, r3, #2
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d0ee      	beq.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003300:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003304:	d10d      	bne.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003306:	4b17      	ldr	r3, [pc, #92]	; (8003364 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003316:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800331a:	4912      	ldr	r1, [pc, #72]	; (8003364 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800331c:	4313      	orrs	r3, r2
 800331e:	608b      	str	r3, [r1, #8]
 8003320:	e005      	b.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003322:	4b10      	ldr	r3, [pc, #64]	; (8003364 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	4a0f      	ldr	r2, [pc, #60]	; (8003364 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003328:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800332c:	6093      	str	r3, [r2, #8]
 800332e:	4b0d      	ldr	r3, [pc, #52]	; (8003364 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003330:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800333a:	490a      	ldr	r1, [pc, #40]	; (8003364 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800333c:	4313      	orrs	r3, r2
 800333e:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 0308 	and.w	r3, r3, #8
 8003348:	2b00      	cmp	r3, #0
 800334a:	d003      	beq.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	7c1a      	ldrb	r2, [r3, #16]
 8003350:	4b07      	ldr	r3, [pc, #28]	; (8003370 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003352:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3718      	adds	r7, #24
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	42470068 	.word	0x42470068
 8003364:	40023800 	.word	0x40023800
 8003368:	40007000 	.word	0x40007000
 800336c:	42470e40 	.word	0x42470e40
 8003370:	424711e0 	.word	0x424711e0

08003374 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d101      	bne.n	800338a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e066      	b.n	8003458 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	7f5b      	ldrb	r3, [r3, #29]
 800338e:	b2db      	uxtb	r3, r3
 8003390:	2b00      	cmp	r3, #0
 8003392:	d105      	bne.n	80033a0 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f7fe fd18 	bl	8001dd0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2202      	movs	r2, #2
 80033a4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	22ca      	movs	r2, #202	; 0xca
 80033ac:	625a      	str	r2, [r3, #36]	; 0x24
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2253      	movs	r2, #83	; 0x53
 80033b4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f000 fbd8 	bl	8003b6c <RTC_EnterInitMode>
 80033bc:	4603      	mov	r3, r0
 80033be:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80033c0:	7bfb      	ldrb	r3, [r7, #15]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d12c      	bne.n	8003420 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	687a      	ldr	r2, [r7, #4]
 80033ce:	6812      	ldr	r2, [r2, #0]
 80033d0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80033d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80033d8:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	6899      	ldr	r1, [r3, #8]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	685a      	ldr	r2, [r3, #4]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	691b      	ldr	r3, [r3, #16]
 80033e8:	431a      	orrs	r2, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	695b      	ldr	r3, [r3, #20]
 80033ee:	431a      	orrs	r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	430a      	orrs	r2, r1
 80033f6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	68d2      	ldr	r2, [r2, #12]
 8003400:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	6919      	ldr	r1, [r3, #16]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	041a      	lsls	r2, r3, #16
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	430a      	orrs	r2, r1
 8003414:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003416:	6878      	ldr	r0, [r7, #4]
 8003418:	f000 fbdf 	bl	8003bda <RTC_ExitInitMode>
 800341c:	4603      	mov	r3, r0
 800341e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8003420:	7bfb      	ldrb	r3, [r7, #15]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d113      	bne.n	800344e <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003434:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	699a      	ldr	r2, [r3, #24]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	430a      	orrs	r2, r1
 8003446:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2201      	movs	r2, #1
 800344c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	22ff      	movs	r2, #255	; 0xff
 8003454:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8003456:	7bfb      	ldrb	r3, [r7, #15]
}
 8003458:	4618      	mov	r0, r3
 800345a:	3710      	adds	r7, #16
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}

08003460 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003460:	b590      	push	{r4, r7, lr}
 8003462:	b087      	sub	sp, #28
 8003464:	af00      	add	r7, sp, #0
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	60b9      	str	r1, [r7, #8]
 800346a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800346c:	2300      	movs	r3, #0
 800346e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	7f1b      	ldrb	r3, [r3, #28]
 8003474:	2b01      	cmp	r3, #1
 8003476:	d101      	bne.n	800347c <HAL_RTC_SetTime+0x1c>
 8003478:	2302      	movs	r3, #2
 800347a:	e087      	b.n	800358c <HAL_RTC_SetTime+0x12c>
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2201      	movs	r2, #1
 8003480:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2202      	movs	r2, #2
 8003486:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d126      	bne.n	80034dc <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003498:	2b00      	cmp	r3, #0
 800349a:	d102      	bne.n	80034a2 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	2200      	movs	r2, #0
 80034a0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f000 fbbc 	bl	8003c24 <RTC_ByteToBcd2>
 80034ac:	4603      	mov	r3, r0
 80034ae:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	785b      	ldrb	r3, [r3, #1]
 80034b4:	4618      	mov	r0, r3
 80034b6:	f000 fbb5 	bl	8003c24 <RTC_ByteToBcd2>
 80034ba:	4603      	mov	r3, r0
 80034bc:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80034be:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	789b      	ldrb	r3, [r3, #2]
 80034c4:	4618      	mov	r0, r3
 80034c6:	f000 fbad 	bl	8003c24 <RTC_ByteToBcd2>
 80034ca:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80034cc:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	78db      	ldrb	r3, [r3, #3]
 80034d4:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80034d6:	4313      	orrs	r3, r2
 80034d8:	617b      	str	r3, [r7, #20]
 80034da:	e018      	b.n	800350e <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d102      	bne.n	80034f0 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	2200      	movs	r2, #0
 80034ee:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	781b      	ldrb	r3, [r3, #0]
 80034f4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	785b      	ldrb	r3, [r3, #1]
 80034fa:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80034fc:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80034fe:	68ba      	ldr	r2, [r7, #8]
 8003500:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003502:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	78db      	ldrb	r3, [r3, #3]
 8003508:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800350a:	4313      	orrs	r3, r2
 800350c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	22ca      	movs	r2, #202	; 0xca
 8003514:	625a      	str	r2, [r3, #36]	; 0x24
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2253      	movs	r2, #83	; 0x53
 800351c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800351e:	68f8      	ldr	r0, [r7, #12]
 8003520:	f000 fb24 	bl	8003b6c <RTC_EnterInitMode>
 8003524:	4603      	mov	r3, r0
 8003526:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003528:	7cfb      	ldrb	r3, [r7, #19]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d120      	bne.n	8003570 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003538:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800353c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	689a      	ldr	r2, [r3, #8]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800354c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	6899      	ldr	r1, [r3, #8]
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	68da      	ldr	r2, [r3, #12]
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	691b      	ldr	r3, [r3, #16]
 800355c:	431a      	orrs	r2, r3
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	430a      	orrs	r2, r1
 8003564:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003566:	68f8      	ldr	r0, [r7, #12]
 8003568:	f000 fb37 	bl	8003bda <RTC_ExitInitMode>
 800356c:	4603      	mov	r3, r0
 800356e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003570:	7cfb      	ldrb	r3, [r7, #19]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d102      	bne.n	800357c <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2201      	movs	r2, #1
 800357a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	22ff      	movs	r2, #255	; 0xff
 8003582:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	771a      	strb	r2, [r3, #28]

  return status;
 800358a:	7cfb      	ldrb	r3, [r7, #19]
}
 800358c:	4618      	mov	r0, r3
 800358e:	371c      	adds	r7, #28
 8003590:	46bd      	mov	sp, r7
 8003592:	bd90      	pop	{r4, r7, pc}

08003594 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b086      	sub	sp, #24
 8003598:	af00      	add	r7, sp, #0
 800359a:	60f8      	str	r0, [r7, #12]
 800359c:	60b9      	str	r1, [r7, #8]
 800359e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80035a0:	2300      	movs	r3, #0
 80035a2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	691b      	ldr	r3, [r3, #16]
 80035b4:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80035c6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80035ca:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	0c1b      	lsrs	r3, r3, #16
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80035d6:	b2da      	uxtb	r2, r3
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	0a1b      	lsrs	r3, r3, #8
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80035e6:	b2da      	uxtb	r2, r3
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80035f4:	b2da      	uxtb	r2, r3
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	0d9b      	lsrs	r3, r3, #22
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	f003 0301 	and.w	r3, r3, #1
 8003604:	b2da      	uxtb	r2, r3
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d11a      	bne.n	8003646 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	4618      	mov	r0, r3
 8003616:	f000 fb22 	bl	8003c5e <RTC_Bcd2ToByte>
 800361a:	4603      	mov	r3, r0
 800361c:	461a      	mov	r2, r3
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	785b      	ldrb	r3, [r3, #1]
 8003626:	4618      	mov	r0, r3
 8003628:	f000 fb19 	bl	8003c5e <RTC_Bcd2ToByte>
 800362c:	4603      	mov	r3, r0
 800362e:	461a      	mov	r2, r3
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	789b      	ldrb	r3, [r3, #2]
 8003638:	4618      	mov	r0, r3
 800363a:	f000 fb10 	bl	8003c5e <RTC_Bcd2ToByte>
 800363e:	4603      	mov	r3, r0
 8003640:	461a      	mov	r2, r3
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003646:	2300      	movs	r3, #0
}
 8003648:	4618      	mov	r0, r3
 800364a:	3718      	adds	r7, #24
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}

08003650 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003650:	b590      	push	{r4, r7, lr}
 8003652:	b087      	sub	sp, #28
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800365c:	2300      	movs	r3, #0
 800365e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	7f1b      	ldrb	r3, [r3, #28]
 8003664:	2b01      	cmp	r3, #1
 8003666:	d101      	bne.n	800366c <HAL_RTC_SetDate+0x1c>
 8003668:	2302      	movs	r3, #2
 800366a:	e071      	b.n	8003750 <HAL_RTC_SetDate+0x100>
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2201      	movs	r2, #1
 8003670:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2202      	movs	r2, #2
 8003676:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d10e      	bne.n	800369c <HAL_RTC_SetDate+0x4c>
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	785b      	ldrb	r3, [r3, #1]
 8003682:	f003 0310 	and.w	r3, r3, #16
 8003686:	2b00      	cmp	r3, #0
 8003688:	d008      	beq.n	800369c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	785b      	ldrb	r3, [r3, #1]
 800368e:	f023 0310 	bic.w	r3, r3, #16
 8003692:	b2db      	uxtb	r3, r3
 8003694:	330a      	adds	r3, #10
 8003696:	b2da      	uxtb	r2, r3
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d11c      	bne.n	80036dc <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	78db      	ldrb	r3, [r3, #3]
 80036a6:	4618      	mov	r0, r3
 80036a8:	f000 fabc 	bl	8003c24 <RTC_ByteToBcd2>
 80036ac:	4603      	mov	r3, r0
 80036ae:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	785b      	ldrb	r3, [r3, #1]
 80036b4:	4618      	mov	r0, r3
 80036b6:	f000 fab5 	bl	8003c24 <RTC_ByteToBcd2>
 80036ba:	4603      	mov	r3, r0
 80036bc:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80036be:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	789b      	ldrb	r3, [r3, #2]
 80036c4:	4618      	mov	r0, r3
 80036c6:	f000 faad 	bl	8003c24 <RTC_ByteToBcd2>
 80036ca:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80036cc:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	781b      	ldrb	r3, [r3, #0]
 80036d4:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80036d6:	4313      	orrs	r3, r2
 80036d8:	617b      	str	r3, [r7, #20]
 80036da:	e00e      	b.n	80036fa <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	78db      	ldrb	r3, [r3, #3]
 80036e0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	785b      	ldrb	r3, [r3, #1]
 80036e6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80036e8:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80036ea:	68ba      	ldr	r2, [r7, #8]
 80036ec:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80036ee:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80036f6:	4313      	orrs	r3, r2
 80036f8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	22ca      	movs	r2, #202	; 0xca
 8003700:	625a      	str	r2, [r3, #36]	; 0x24
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	2253      	movs	r2, #83	; 0x53
 8003708:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800370a:	68f8      	ldr	r0, [r7, #12]
 800370c:	f000 fa2e 	bl	8003b6c <RTC_EnterInitMode>
 8003710:	4603      	mov	r3, r0
 8003712:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003714:	7cfb      	ldrb	r3, [r7, #19]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d10c      	bne.n	8003734 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003724:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003728:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f000 fa55 	bl	8003bda <RTC_ExitInitMode>
 8003730:	4603      	mov	r3, r0
 8003732:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003734:	7cfb      	ldrb	r3, [r7, #19]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d102      	bne.n	8003740 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2201      	movs	r2, #1
 800373e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	22ff      	movs	r2, #255	; 0xff
 8003746:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2200      	movs	r2, #0
 800374c:	771a      	strb	r2, [r3, #28]

  return status;
 800374e:	7cfb      	ldrb	r3, [r7, #19]
}
 8003750:	4618      	mov	r0, r3
 8003752:	371c      	adds	r7, #28
 8003754:	46bd      	mov	sp, r7
 8003756:	bd90      	pop	{r4, r7, pc}

08003758 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b086      	sub	sp, #24
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003764:	2300      	movs	r3, #0
 8003766:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003772:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003776:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	0c1b      	lsrs	r3, r3, #16
 800377c:	b2da      	uxtb	r2, r3
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	0a1b      	lsrs	r3, r3, #8
 8003786:	b2db      	uxtb	r3, r3
 8003788:	f003 031f 	and.w	r3, r3, #31
 800378c:	b2da      	uxtb	r2, r3
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	b2db      	uxtb	r3, r3
 8003796:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800379a:	b2da      	uxtb	r2, r3
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	0b5b      	lsrs	r3, r3, #13
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	f003 0307 	and.w	r3, r3, #7
 80037aa:	b2da      	uxtb	r2, r3
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d11a      	bne.n	80037ec <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	78db      	ldrb	r3, [r3, #3]
 80037ba:	4618      	mov	r0, r3
 80037bc:	f000 fa4f 	bl	8003c5e <RTC_Bcd2ToByte>
 80037c0:	4603      	mov	r3, r0
 80037c2:	461a      	mov	r2, r3
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	785b      	ldrb	r3, [r3, #1]
 80037cc:	4618      	mov	r0, r3
 80037ce:	f000 fa46 	bl	8003c5e <RTC_Bcd2ToByte>
 80037d2:	4603      	mov	r3, r0
 80037d4:	461a      	mov	r2, r3
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	789b      	ldrb	r3, [r3, #2]
 80037de:	4618      	mov	r0, r3
 80037e0:	f000 fa3d 	bl	8003c5e <RTC_Bcd2ToByte>
 80037e4:	4603      	mov	r3, r0
 80037e6:	461a      	mov	r2, r3
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80037ec:	2300      	movs	r3, #0
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3718      	adds	r7, #24
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
	...

080037f8 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80037f8:	b590      	push	{r4, r7, lr}
 80037fa:	b089      	sub	sp, #36	; 0x24
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	60b9      	str	r1, [r7, #8]
 8003802:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8003804:	4b9a      	ldr	r3, [pc, #616]	; (8003a70 <HAL_RTC_SetAlarm_IT+0x278>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a9a      	ldr	r2, [pc, #616]	; (8003a74 <HAL_RTC_SetAlarm_IT+0x27c>)
 800380a:	fba2 2303 	umull	r2, r3, r2, r3
 800380e:	0adb      	lsrs	r3, r3, #11
 8003810:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003814:	fb02 f303 	mul.w	r3, r2, r3
 8003818:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 800381a:	2300      	movs	r3, #0
 800381c:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 800381e:	2300      	movs	r3, #0
 8003820:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	7f1b      	ldrb	r3, [r3, #28]
 8003826:	2b01      	cmp	r3, #1
 8003828:	d101      	bne.n	800382e <HAL_RTC_SetAlarm_IT+0x36>
 800382a:	2302      	movs	r3, #2
 800382c:	e11c      	b.n	8003a68 <HAL_RTC_SetAlarm_IT+0x270>
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2201      	movs	r2, #1
 8003832:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2202      	movs	r2, #2
 8003838:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d137      	bne.n	80038b0 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800384a:	2b00      	cmp	r3, #0
 800384c:	d102      	bne.n	8003854 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	2200      	movs	r2, #0
 8003852:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	781b      	ldrb	r3, [r3, #0]
 8003858:	4618      	mov	r0, r3
 800385a:	f000 f9e3 	bl	8003c24 <RTC_ByteToBcd2>
 800385e:	4603      	mov	r3, r0
 8003860:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	785b      	ldrb	r3, [r3, #1]
 8003866:	4618      	mov	r0, r3
 8003868:	f000 f9dc 	bl	8003c24 <RTC_ByteToBcd2>
 800386c:	4603      	mov	r3, r0
 800386e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8003870:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	789b      	ldrb	r3, [r3, #2]
 8003876:	4618      	mov	r0, r3
 8003878:	f000 f9d4 	bl	8003c24 <RTC_ByteToBcd2>
 800387c:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800387e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	78db      	ldrb	r3, [r3, #3]
 8003886:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8003888:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003892:	4618      	mov	r0, r3
 8003894:	f000 f9c6 	bl	8003c24 <RTC_ByteToBcd2>
 8003898:	4603      	mov	r3, r0
 800389a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 800389c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80038a4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80038aa:	4313      	orrs	r3, r2
 80038ac:	61fb      	str	r3, [r7, #28]
 80038ae:	e023      	b.n	80038f8 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d102      	bne.n	80038c4 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	2200      	movs	r2, #0
 80038c2:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	785b      	ldrb	r3, [r3, #1]
 80038ce:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80038d0:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80038d2:	68ba      	ldr	r2, [r7, #8]
 80038d4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80038d6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	78db      	ldrb	r3, [r3, #3]
 80038dc:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80038de:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038e6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 80038e8:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80038ee:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80038f4:	4313      	orrs	r3, r2
 80038f6:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8003900:	4313      	orrs	r3, r2
 8003902:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	22ca      	movs	r2, #202	; 0xca
 800390a:	625a      	str	r2, [r3, #36]	; 0x24
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2253      	movs	r2, #83	; 0x53
 8003912:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003918:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800391c:	d141      	bne.n	80039a2 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	689a      	ldr	r2, [r3, #8]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800392c:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	b2da      	uxtb	r2, r3
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800393e:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	1e5a      	subs	r2, r3, #1
 8003944:	617a      	str	r2, [r7, #20]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d10b      	bne.n	8003962 <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	22ff      	movs	r2, #255	; 0xff
 8003950:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2203      	movs	r2, #3
 8003956:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2200      	movs	r2, #0
 800395c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e082      	b.n	8003a68 <HAL_RTC_SetAlarm_IT+0x270>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	f003 0301 	and.w	r3, r3, #1
 800396c:	2b00      	cmp	r3, #0
 800396e:	d0e7      	beq.n	8003940 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	69fa      	ldr	r2, [r7, #28]
 8003976:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	69ba      	ldr	r2, [r7, #24]
 800397e:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	689a      	ldr	r2, [r3, #8]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800398e:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	689a      	ldr	r2, [r3, #8]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800399e:	609a      	str	r2, [r3, #8]
 80039a0:	e04b      	b.n	8003a3a <HAL_RTC_SetAlarm_IT+0x242>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	689a      	ldr	r2, [r3, #8]
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80039b0:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	b2da      	uxtb	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f462 7220 	orn	r2, r2, #640	; 0x280
 80039c2:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80039c4:	4b2a      	ldr	r3, [pc, #168]	; (8003a70 <HAL_RTC_SetAlarm_IT+0x278>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a2a      	ldr	r2, [pc, #168]	; (8003a74 <HAL_RTC_SetAlarm_IT+0x27c>)
 80039ca:	fba2 2303 	umull	r2, r3, r2, r3
 80039ce:	0adb      	lsrs	r3, r3, #11
 80039d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80039d4:	fb02 f303 	mul.w	r3, r2, r3
 80039d8:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	1e5a      	subs	r2, r3, #1
 80039de:	617a      	str	r2, [r7, #20]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d10b      	bne.n	80039fc <HAL_RTC_SetAlarm_IT+0x204>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	22ff      	movs	r2, #255	; 0xff
 80039ea:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2203      	movs	r2, #3
 80039f0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2200      	movs	r2, #0
 80039f6:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80039f8:	2303      	movs	r3, #3
 80039fa:	e035      	b.n	8003a68 <HAL_RTC_SetAlarm_IT+0x270>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	68db      	ldr	r3, [r3, #12]
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d0e7      	beq.n	80039da <HAL_RTC_SetAlarm_IT+0x1e2>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	69fa      	ldr	r2, [r7, #28]
 8003a10:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	69ba      	ldr	r2, [r7, #24]
 8003a18:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	689a      	ldr	r2, [r3, #8]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a28:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	689a      	ldr	r2, [r3, #8]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a38:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8003a3a:	4b0f      	ldr	r3, [pc, #60]	; (8003a78 <HAL_RTC_SetAlarm_IT+0x280>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a0e      	ldr	r2, [pc, #56]	; (8003a78 <HAL_RTC_SetAlarm_IT+0x280>)
 8003a40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a44:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8003a46:	4b0c      	ldr	r3, [pc, #48]	; (8003a78 <HAL_RTC_SetAlarm_IT+0x280>)
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	4a0b      	ldr	r2, [pc, #44]	; (8003a78 <HAL_RTC_SetAlarm_IT+0x280>)
 8003a4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a50:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	22ff      	movs	r2, #255	; 0xff
 8003a58:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8003a66:	2300      	movs	r3, #0
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3724      	adds	r7, #36	; 0x24
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd90      	pop	{r4, r7, pc}
 8003a70:	20000000 	.word	0x20000000
 8003a74:	10624dd3 	.word	0x10624dd3
 8003a78:	40013c00 	.word	0x40013c00

08003a7c <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d012      	beq.n	8003ab8 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d00b      	beq.n	8003ab8 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	f000 f831 	bl	8003b08 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	b2da      	uxtb	r2, r3
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8003ab6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d012      	beq.n	8003aec <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d00b      	beq.n	8003aec <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f000 f8de 	bl	8003c96 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	b2da      	uxtb	r2, r3
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f462 7220 	orn	r2, r2, #640	; 0x280
 8003aea:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8003aec:	4b05      	ldr	r3, [pc, #20]	; (8003b04 <HAL_RTC_AlarmIRQHandler+0x88>)
 8003aee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003af2:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2201      	movs	r2, #1
 8003af8:	775a      	strb	r2, [r3, #29]
}
 8003afa:	bf00      	nop
 8003afc:	3708      	adds	r7, #8
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	40013c00 	.word	0x40013c00

08003b08 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8003b10:	bf00      	nop
 8003b12:	370c      	adds	r7, #12
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr

08003b1c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b24:	2300      	movs	r3, #0
 8003b26:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	68da      	ldr	r2, [r3, #12]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003b36:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b38:	f7fe fb9e 	bl	8002278 <HAL_GetTick>
 8003b3c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003b3e:	e009      	b.n	8003b54 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003b40:	f7fe fb9a 	bl	8002278 <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b4e:	d901      	bls.n	8003b54 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003b50:	2303      	movs	r3, #3
 8003b52:	e007      	b.n	8003b64 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	f003 0320 	and.w	r3, r3, #32
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d0ee      	beq.n	8003b40 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003b62:	2300      	movs	r3, #0
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3710      	adds	r7, #16
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b74:	2300      	movs	r3, #0
 8003b76:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d122      	bne.n	8003bd0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	68da      	ldr	r2, [r3, #12]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003b98:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003b9a:	f7fe fb6d 	bl	8002278 <HAL_GetTick>
 8003b9e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003ba0:	e00c      	b.n	8003bbc <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003ba2:	f7fe fb69 	bl	8002278 <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003bb0:	d904      	bls.n	8003bbc <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2204      	movs	r2, #4
 8003bb6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	68db      	ldr	r3, [r3, #12]
 8003bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d102      	bne.n	8003bd0 <RTC_EnterInitMode+0x64>
 8003bca:	7bfb      	ldrb	r3, [r7, #15]
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d1e8      	bne.n	8003ba2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3710      	adds	r7, #16
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}

08003bda <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003bda:	b580      	push	{r7, lr}
 8003bdc:	b084      	sub	sp, #16
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003be2:	2300      	movs	r3, #0
 8003be4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	68da      	ldr	r2, [r3, #12]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003bf4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f003 0320 	and.w	r3, r3, #32
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d10a      	bne.n	8003c1a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f7ff ff89 	bl	8003b1c <HAL_RTC_WaitForSynchro>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d004      	beq.n	8003c1a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2204      	movs	r2, #4
 8003c14:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3710      	adds	r7, #16
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b085      	sub	sp, #20
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8003c32:	e005      	b.n	8003c40 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003c34:	7bfb      	ldrb	r3, [r7, #15]
 8003c36:	3301      	adds	r3, #1
 8003c38:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8003c3a:	79fb      	ldrb	r3, [r7, #7]
 8003c3c:	3b0a      	subs	r3, #10
 8003c3e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8003c40:	79fb      	ldrb	r3, [r7, #7]
 8003c42:	2b09      	cmp	r3, #9
 8003c44:	d8f6      	bhi.n	8003c34 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8003c46:	7bfb      	ldrb	r3, [r7, #15]
 8003c48:	011b      	lsls	r3, r3, #4
 8003c4a:	b2da      	uxtb	r2, r3
 8003c4c:	79fb      	ldrb	r3, [r7, #7]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	b2db      	uxtb	r3, r3
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3714      	adds	r7, #20
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr

08003c5e <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8003c5e:	b480      	push	{r7}
 8003c60:	b085      	sub	sp, #20
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	4603      	mov	r3, r0
 8003c66:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003c6c:	79fb      	ldrb	r3, [r7, #7]
 8003c6e:	091b      	lsrs	r3, r3, #4
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	461a      	mov	r2, r3
 8003c74:	0092      	lsls	r2, r2, #2
 8003c76:	4413      	add	r3, r2
 8003c78:	005b      	lsls	r3, r3, #1
 8003c7a:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8003c7c:	79fb      	ldrb	r3, [r7, #7]
 8003c7e:	f003 030f 	and.w	r3, r3, #15
 8003c82:	b2da      	uxtb	r2, r3
 8003c84:	7bfb      	ldrb	r3, [r7, #15]
 8003c86:	4413      	add	r3, r2
 8003c88:	b2db      	uxtb	r3, r3
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	3714      	adds	r7, #20
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr

08003c96 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003c96:	b480      	push	{r7}
 8003c98:	b083      	sub	sp, #12
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8003c9e:	bf00      	nop
 8003ca0:	370c      	adds	r7, #12
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr

08003caa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b082      	sub	sp, #8
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d101      	bne.n	8003cbc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e041      	b.n	8003d40 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d106      	bne.n	8003cd6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f7fe f8b1 	bl	8001e38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2202      	movs	r2, #2
 8003cda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	3304      	adds	r3, #4
 8003ce6:	4619      	mov	r1, r3
 8003ce8:	4610      	mov	r0, r2
 8003cea:	f000 fa11 	bl	8004110 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2201      	movs	r2, #1
 8003d02:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2201      	movs	r2, #1
 8003d12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2201      	movs	r2, #1
 8003d2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3708      	adds	r7, #8
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b082      	sub	sp, #8
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d101      	bne.n	8003d5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e041      	b.n	8003dde <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d106      	bne.n	8003d74 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f000 f839 	bl	8003de6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2202      	movs	r2, #2
 8003d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	3304      	adds	r3, #4
 8003d84:	4619      	mov	r1, r3
 8003d86:	4610      	mov	r0, r2
 8003d88:	f000 f9c2 	bl	8004110 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2201      	movs	r2, #1
 8003da8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ddc:	2300      	movs	r3, #0
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3708      	adds	r7, #8
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}

08003de6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003de6:	b480      	push	{r7}
 8003de8:	b083      	sub	sp, #12
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003dee:	bf00      	nop
 8003df0:	370c      	adds	r7, #12
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr
	...

08003dfc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b086      	sub	sp, #24
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	60f8      	str	r0, [r7, #12]
 8003e04:	60b9      	str	r1, [r7, #8]
 8003e06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d101      	bne.n	8003e1a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003e16:	2302      	movs	r3, #2
 8003e18:	e0ae      	b.n	8003f78 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2b0c      	cmp	r3, #12
 8003e26:	f200 809f 	bhi.w	8003f68 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003e2a:	a201      	add	r2, pc, #4	; (adr r2, 8003e30 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e30:	08003e65 	.word	0x08003e65
 8003e34:	08003f69 	.word	0x08003f69
 8003e38:	08003f69 	.word	0x08003f69
 8003e3c:	08003f69 	.word	0x08003f69
 8003e40:	08003ea5 	.word	0x08003ea5
 8003e44:	08003f69 	.word	0x08003f69
 8003e48:	08003f69 	.word	0x08003f69
 8003e4c:	08003f69 	.word	0x08003f69
 8003e50:	08003ee7 	.word	0x08003ee7
 8003e54:	08003f69 	.word	0x08003f69
 8003e58:	08003f69 	.word	0x08003f69
 8003e5c:	08003f69 	.word	0x08003f69
 8003e60:	08003f27 	.word	0x08003f27
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	68b9      	ldr	r1, [r7, #8]
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f000 f9d0 	bl	8004210 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	699a      	ldr	r2, [r3, #24]
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f042 0208 	orr.w	r2, r2, #8
 8003e7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	699a      	ldr	r2, [r3, #24]
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f022 0204 	bic.w	r2, r2, #4
 8003e8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	6999      	ldr	r1, [r3, #24]
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	691a      	ldr	r2, [r3, #16]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	430a      	orrs	r2, r1
 8003ea0:	619a      	str	r2, [r3, #24]
      break;
 8003ea2:	e064      	b.n	8003f6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	68b9      	ldr	r1, [r7, #8]
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f000 fa16 	bl	80042dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	699a      	ldr	r2, [r3, #24]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ebe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	699a      	ldr	r2, [r3, #24]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ece:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	6999      	ldr	r1, [r3, #24]
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	691b      	ldr	r3, [r3, #16]
 8003eda:	021a      	lsls	r2, r3, #8
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	430a      	orrs	r2, r1
 8003ee2:	619a      	str	r2, [r3, #24]
      break;
 8003ee4:	e043      	b.n	8003f6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	68b9      	ldr	r1, [r7, #8]
 8003eec:	4618      	mov	r0, r3
 8003eee:	f000 fa61 	bl	80043b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	69da      	ldr	r2, [r3, #28]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f042 0208 	orr.w	r2, r2, #8
 8003f00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	69da      	ldr	r2, [r3, #28]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f022 0204 	bic.w	r2, r2, #4
 8003f10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	69d9      	ldr	r1, [r3, #28]
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	691a      	ldr	r2, [r3, #16]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	430a      	orrs	r2, r1
 8003f22:	61da      	str	r2, [r3, #28]
      break;
 8003f24:	e023      	b.n	8003f6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	68b9      	ldr	r1, [r7, #8]
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f000 faab 	bl	8004488 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	69da      	ldr	r2, [r3, #28]
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	69da      	ldr	r2, [r3, #28]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	69d9      	ldr	r1, [r3, #28]
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	691b      	ldr	r3, [r3, #16]
 8003f5c:	021a      	lsls	r2, r3, #8
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	430a      	orrs	r2, r1
 8003f64:	61da      	str	r2, [r3, #28]
      break;
 8003f66:	e002      	b.n	8003f6e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	75fb      	strb	r3, [r7, #23]
      break;
 8003f6c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2200      	movs	r2, #0
 8003f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003f76:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3718      	adds	r7, #24
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}

08003f80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d101      	bne.n	8003f9c <HAL_TIM_ConfigClockSource+0x1c>
 8003f98:	2302      	movs	r3, #2
 8003f9a:	e0b4      	b.n	8004106 <HAL_TIM_ConfigClockSource+0x186>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2202      	movs	r2, #2
 8003fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003fba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003fc2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	68ba      	ldr	r2, [r7, #8]
 8003fca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fd4:	d03e      	beq.n	8004054 <HAL_TIM_ConfigClockSource+0xd4>
 8003fd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fda:	f200 8087 	bhi.w	80040ec <HAL_TIM_ConfigClockSource+0x16c>
 8003fde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fe2:	f000 8086 	beq.w	80040f2 <HAL_TIM_ConfigClockSource+0x172>
 8003fe6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fea:	d87f      	bhi.n	80040ec <HAL_TIM_ConfigClockSource+0x16c>
 8003fec:	2b70      	cmp	r3, #112	; 0x70
 8003fee:	d01a      	beq.n	8004026 <HAL_TIM_ConfigClockSource+0xa6>
 8003ff0:	2b70      	cmp	r3, #112	; 0x70
 8003ff2:	d87b      	bhi.n	80040ec <HAL_TIM_ConfigClockSource+0x16c>
 8003ff4:	2b60      	cmp	r3, #96	; 0x60
 8003ff6:	d050      	beq.n	800409a <HAL_TIM_ConfigClockSource+0x11a>
 8003ff8:	2b60      	cmp	r3, #96	; 0x60
 8003ffa:	d877      	bhi.n	80040ec <HAL_TIM_ConfigClockSource+0x16c>
 8003ffc:	2b50      	cmp	r3, #80	; 0x50
 8003ffe:	d03c      	beq.n	800407a <HAL_TIM_ConfigClockSource+0xfa>
 8004000:	2b50      	cmp	r3, #80	; 0x50
 8004002:	d873      	bhi.n	80040ec <HAL_TIM_ConfigClockSource+0x16c>
 8004004:	2b40      	cmp	r3, #64	; 0x40
 8004006:	d058      	beq.n	80040ba <HAL_TIM_ConfigClockSource+0x13a>
 8004008:	2b40      	cmp	r3, #64	; 0x40
 800400a:	d86f      	bhi.n	80040ec <HAL_TIM_ConfigClockSource+0x16c>
 800400c:	2b30      	cmp	r3, #48	; 0x30
 800400e:	d064      	beq.n	80040da <HAL_TIM_ConfigClockSource+0x15a>
 8004010:	2b30      	cmp	r3, #48	; 0x30
 8004012:	d86b      	bhi.n	80040ec <HAL_TIM_ConfigClockSource+0x16c>
 8004014:	2b20      	cmp	r3, #32
 8004016:	d060      	beq.n	80040da <HAL_TIM_ConfigClockSource+0x15a>
 8004018:	2b20      	cmp	r3, #32
 800401a:	d867      	bhi.n	80040ec <HAL_TIM_ConfigClockSource+0x16c>
 800401c:	2b00      	cmp	r3, #0
 800401e:	d05c      	beq.n	80040da <HAL_TIM_ConfigClockSource+0x15a>
 8004020:	2b10      	cmp	r3, #16
 8004022:	d05a      	beq.n	80040da <HAL_TIM_ConfigClockSource+0x15a>
 8004024:	e062      	b.n	80040ec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6818      	ldr	r0, [r3, #0]
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	6899      	ldr	r1, [r3, #8]
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	685a      	ldr	r2, [r3, #4]
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	68db      	ldr	r3, [r3, #12]
 8004036:	f000 faf1 	bl	800461c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004048:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	68ba      	ldr	r2, [r7, #8]
 8004050:	609a      	str	r2, [r3, #8]
      break;
 8004052:	e04f      	b.n	80040f4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6818      	ldr	r0, [r3, #0]
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	6899      	ldr	r1, [r3, #8]
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	685a      	ldr	r2, [r3, #4]
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	f000 fada 	bl	800461c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	689a      	ldr	r2, [r3, #8]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004076:	609a      	str	r2, [r3, #8]
      break;
 8004078:	e03c      	b.n	80040f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6818      	ldr	r0, [r3, #0]
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	6859      	ldr	r1, [r3, #4]
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	461a      	mov	r2, r3
 8004088:	f000 fa4e 	bl	8004528 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	2150      	movs	r1, #80	; 0x50
 8004092:	4618      	mov	r0, r3
 8004094:	f000 faa7 	bl	80045e6 <TIM_ITRx_SetConfig>
      break;
 8004098:	e02c      	b.n	80040f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6818      	ldr	r0, [r3, #0]
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	6859      	ldr	r1, [r3, #4]
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	461a      	mov	r2, r3
 80040a8:	f000 fa6d 	bl	8004586 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	2160      	movs	r1, #96	; 0x60
 80040b2:	4618      	mov	r0, r3
 80040b4:	f000 fa97 	bl	80045e6 <TIM_ITRx_SetConfig>
      break;
 80040b8:	e01c      	b.n	80040f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6818      	ldr	r0, [r3, #0]
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	6859      	ldr	r1, [r3, #4]
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	461a      	mov	r2, r3
 80040c8:	f000 fa2e 	bl	8004528 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2140      	movs	r1, #64	; 0x40
 80040d2:	4618      	mov	r0, r3
 80040d4:	f000 fa87 	bl	80045e6 <TIM_ITRx_SetConfig>
      break;
 80040d8:	e00c      	b.n	80040f4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4619      	mov	r1, r3
 80040e4:	4610      	mov	r0, r2
 80040e6:	f000 fa7e 	bl	80045e6 <TIM_ITRx_SetConfig>
      break;
 80040ea:	e003      	b.n	80040f4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	73fb      	strb	r3, [r7, #15]
      break;
 80040f0:	e000      	b.n	80040f4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80040f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004104:	7bfb      	ldrb	r3, [r7, #15]
}
 8004106:	4618      	mov	r0, r3
 8004108:	3710      	adds	r7, #16
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}
	...

08004110 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004110:	b480      	push	{r7}
 8004112:	b085      	sub	sp, #20
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	4a34      	ldr	r2, [pc, #208]	; (80041f4 <TIM_Base_SetConfig+0xe4>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d00f      	beq.n	8004148 <TIM_Base_SetConfig+0x38>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800412e:	d00b      	beq.n	8004148 <TIM_Base_SetConfig+0x38>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	4a31      	ldr	r2, [pc, #196]	; (80041f8 <TIM_Base_SetConfig+0xe8>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d007      	beq.n	8004148 <TIM_Base_SetConfig+0x38>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	4a30      	ldr	r2, [pc, #192]	; (80041fc <TIM_Base_SetConfig+0xec>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d003      	beq.n	8004148 <TIM_Base_SetConfig+0x38>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	4a2f      	ldr	r2, [pc, #188]	; (8004200 <TIM_Base_SetConfig+0xf0>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d108      	bne.n	800415a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800414e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	68fa      	ldr	r2, [r7, #12]
 8004156:	4313      	orrs	r3, r2
 8004158:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4a25      	ldr	r2, [pc, #148]	; (80041f4 <TIM_Base_SetConfig+0xe4>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d01b      	beq.n	800419a <TIM_Base_SetConfig+0x8a>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004168:	d017      	beq.n	800419a <TIM_Base_SetConfig+0x8a>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	4a22      	ldr	r2, [pc, #136]	; (80041f8 <TIM_Base_SetConfig+0xe8>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d013      	beq.n	800419a <TIM_Base_SetConfig+0x8a>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a21      	ldr	r2, [pc, #132]	; (80041fc <TIM_Base_SetConfig+0xec>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d00f      	beq.n	800419a <TIM_Base_SetConfig+0x8a>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4a20      	ldr	r2, [pc, #128]	; (8004200 <TIM_Base_SetConfig+0xf0>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d00b      	beq.n	800419a <TIM_Base_SetConfig+0x8a>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a1f      	ldr	r2, [pc, #124]	; (8004204 <TIM_Base_SetConfig+0xf4>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d007      	beq.n	800419a <TIM_Base_SetConfig+0x8a>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a1e      	ldr	r2, [pc, #120]	; (8004208 <TIM_Base_SetConfig+0xf8>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d003      	beq.n	800419a <TIM_Base_SetConfig+0x8a>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a1d      	ldr	r2, [pc, #116]	; (800420c <TIM_Base_SetConfig+0xfc>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d108      	bne.n	80041ac <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	68fa      	ldr	r2, [r7, #12]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	695b      	ldr	r3, [r3, #20]
 80041b6:	4313      	orrs	r3, r2
 80041b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	68fa      	ldr	r2, [r7, #12]
 80041be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	689a      	ldr	r2, [r3, #8]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	4a08      	ldr	r2, [pc, #32]	; (80041f4 <TIM_Base_SetConfig+0xe4>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d103      	bne.n	80041e0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	691a      	ldr	r2, [r3, #16]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	615a      	str	r2, [r3, #20]
}
 80041e6:	bf00      	nop
 80041e8:	3714      	adds	r7, #20
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop
 80041f4:	40010000 	.word	0x40010000
 80041f8:	40000400 	.word	0x40000400
 80041fc:	40000800 	.word	0x40000800
 8004200:	40000c00 	.word	0x40000c00
 8004204:	40014000 	.word	0x40014000
 8004208:	40014400 	.word	0x40014400
 800420c:	40014800 	.word	0x40014800

08004210 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004210:	b480      	push	{r7}
 8004212:	b087      	sub	sp, #28
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
 8004218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a1b      	ldr	r3, [r3, #32]
 800421e:	f023 0201 	bic.w	r2, r3, #1
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6a1b      	ldr	r3, [r3, #32]
 800422a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800423e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f023 0303 	bic.w	r3, r3, #3
 8004246:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	68fa      	ldr	r2, [r7, #12]
 800424e:	4313      	orrs	r3, r2
 8004250:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	f023 0302 	bic.w	r3, r3, #2
 8004258:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	4313      	orrs	r3, r2
 8004262:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4a1c      	ldr	r2, [pc, #112]	; (80042d8 <TIM_OC1_SetConfig+0xc8>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d10c      	bne.n	8004286 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	f023 0308 	bic.w	r3, r3, #8
 8004272:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	697a      	ldr	r2, [r7, #20]
 800427a:	4313      	orrs	r3, r2
 800427c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	f023 0304 	bic.w	r3, r3, #4
 8004284:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a13      	ldr	r2, [pc, #76]	; (80042d8 <TIM_OC1_SetConfig+0xc8>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d111      	bne.n	80042b2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004294:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800429c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	693a      	ldr	r2, [r7, #16]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	693a      	ldr	r2, [r7, #16]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	693a      	ldr	r2, [r7, #16]
 80042b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	68fa      	ldr	r2, [r7, #12]
 80042bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	685a      	ldr	r2, [r3, #4]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	697a      	ldr	r2, [r7, #20]
 80042ca:	621a      	str	r2, [r3, #32]
}
 80042cc:	bf00      	nop
 80042ce:	371c      	adds	r7, #28
 80042d0:	46bd      	mov	sp, r7
 80042d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d6:	4770      	bx	lr
 80042d8:	40010000 	.word	0x40010000

080042dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042dc:	b480      	push	{r7}
 80042de:	b087      	sub	sp, #28
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	f023 0210 	bic.w	r2, r3, #16
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6a1b      	ldr	r3, [r3, #32]
 80042f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	699b      	ldr	r3, [r3, #24]
 8004302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800430a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004312:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	021b      	lsls	r3, r3, #8
 800431a:	68fa      	ldr	r2, [r7, #12]
 800431c:	4313      	orrs	r3, r2
 800431e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	f023 0320 	bic.w	r3, r3, #32
 8004326:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	011b      	lsls	r3, r3, #4
 800432e:	697a      	ldr	r2, [r7, #20]
 8004330:	4313      	orrs	r3, r2
 8004332:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	4a1e      	ldr	r2, [pc, #120]	; (80043b0 <TIM_OC2_SetConfig+0xd4>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d10d      	bne.n	8004358 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004342:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	011b      	lsls	r3, r3, #4
 800434a:	697a      	ldr	r2, [r7, #20]
 800434c:	4313      	orrs	r3, r2
 800434e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004356:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	4a15      	ldr	r2, [pc, #84]	; (80043b0 <TIM_OC2_SetConfig+0xd4>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d113      	bne.n	8004388 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004366:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800436e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	695b      	ldr	r3, [r3, #20]
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	693a      	ldr	r2, [r7, #16]
 8004378:	4313      	orrs	r3, r2
 800437a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	699b      	ldr	r3, [r3, #24]
 8004380:	009b      	lsls	r3, r3, #2
 8004382:	693a      	ldr	r2, [r7, #16]
 8004384:	4313      	orrs	r3, r2
 8004386:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	693a      	ldr	r2, [r7, #16]
 800438c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	68fa      	ldr	r2, [r7, #12]
 8004392:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	685a      	ldr	r2, [r3, #4]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	697a      	ldr	r2, [r7, #20]
 80043a0:	621a      	str	r2, [r3, #32]
}
 80043a2:	bf00      	nop
 80043a4:	371c      	adds	r7, #28
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr
 80043ae:	bf00      	nop
 80043b0:	40010000 	.word	0x40010000

080043b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b087      	sub	sp, #28
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6a1b      	ldr	r3, [r3, #32]
 80043ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	69db      	ldr	r3, [r3, #28]
 80043da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f023 0303 	bic.w	r3, r3, #3
 80043ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	68fa      	ldr	r2, [r7, #12]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80043fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	021b      	lsls	r3, r3, #8
 8004404:	697a      	ldr	r2, [r7, #20]
 8004406:	4313      	orrs	r3, r2
 8004408:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	4a1d      	ldr	r2, [pc, #116]	; (8004484 <TIM_OC3_SetConfig+0xd0>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d10d      	bne.n	800442e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004418:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	021b      	lsls	r3, r3, #8
 8004420:	697a      	ldr	r2, [r7, #20]
 8004422:	4313      	orrs	r3, r2
 8004424:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800442c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	4a14      	ldr	r2, [pc, #80]	; (8004484 <TIM_OC3_SetConfig+0xd0>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d113      	bne.n	800445e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800443c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004444:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	695b      	ldr	r3, [r3, #20]
 800444a:	011b      	lsls	r3, r3, #4
 800444c:	693a      	ldr	r2, [r7, #16]
 800444e:	4313      	orrs	r3, r2
 8004450:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	699b      	ldr	r3, [r3, #24]
 8004456:	011b      	lsls	r3, r3, #4
 8004458:	693a      	ldr	r2, [r7, #16]
 800445a:	4313      	orrs	r3, r2
 800445c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	68fa      	ldr	r2, [r7, #12]
 8004468:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	685a      	ldr	r2, [r3, #4]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	697a      	ldr	r2, [r7, #20]
 8004476:	621a      	str	r2, [r3, #32]
}
 8004478:	bf00      	nop
 800447a:	371c      	adds	r7, #28
 800447c:	46bd      	mov	sp, r7
 800447e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004482:	4770      	bx	lr
 8004484:	40010000 	.word	0x40010000

08004488 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004488:	b480      	push	{r7}
 800448a:	b087      	sub	sp, #28
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a1b      	ldr	r3, [r3, #32]
 8004496:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a1b      	ldr	r3, [r3, #32]
 80044a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	69db      	ldr	r3, [r3, #28]
 80044ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	021b      	lsls	r3, r3, #8
 80044c6:	68fa      	ldr	r2, [r7, #12]
 80044c8:	4313      	orrs	r3, r2
 80044ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80044d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	031b      	lsls	r3, r3, #12
 80044da:	693a      	ldr	r2, [r7, #16]
 80044dc:	4313      	orrs	r3, r2
 80044de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	4a10      	ldr	r2, [pc, #64]	; (8004524 <TIM_OC4_SetConfig+0x9c>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d109      	bne.n	80044fc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	695b      	ldr	r3, [r3, #20]
 80044f4:	019b      	lsls	r3, r3, #6
 80044f6:	697a      	ldr	r2, [r7, #20]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	697a      	ldr	r2, [r7, #20]
 8004500:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	68fa      	ldr	r2, [r7, #12]
 8004506:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	685a      	ldr	r2, [r3, #4]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	693a      	ldr	r2, [r7, #16]
 8004514:	621a      	str	r2, [r3, #32]
}
 8004516:	bf00      	nop
 8004518:	371c      	adds	r7, #28
 800451a:	46bd      	mov	sp, r7
 800451c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004520:	4770      	bx	lr
 8004522:	bf00      	nop
 8004524:	40010000 	.word	0x40010000

08004528 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004528:	b480      	push	{r7}
 800452a:	b087      	sub	sp, #28
 800452c:	af00      	add	r7, sp, #0
 800452e:	60f8      	str	r0, [r7, #12]
 8004530:	60b9      	str	r1, [r7, #8]
 8004532:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	6a1b      	ldr	r3, [r3, #32]
 8004538:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	6a1b      	ldr	r3, [r3, #32]
 800453e:	f023 0201 	bic.w	r2, r3, #1
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	699b      	ldr	r3, [r3, #24]
 800454a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004552:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	011b      	lsls	r3, r3, #4
 8004558:	693a      	ldr	r2, [r7, #16]
 800455a:	4313      	orrs	r3, r2
 800455c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	f023 030a 	bic.w	r3, r3, #10
 8004564:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004566:	697a      	ldr	r2, [r7, #20]
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	4313      	orrs	r3, r2
 800456c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	693a      	ldr	r2, [r7, #16]
 8004572:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	697a      	ldr	r2, [r7, #20]
 8004578:	621a      	str	r2, [r3, #32]
}
 800457a:	bf00      	nop
 800457c:	371c      	adds	r7, #28
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr

08004586 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004586:	b480      	push	{r7}
 8004588:	b087      	sub	sp, #28
 800458a:	af00      	add	r7, sp, #0
 800458c:	60f8      	str	r0, [r7, #12]
 800458e:	60b9      	str	r1, [r7, #8]
 8004590:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	6a1b      	ldr	r3, [r3, #32]
 8004596:	f023 0210 	bic.w	r2, r3, #16
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	699b      	ldr	r3, [r3, #24]
 80045a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6a1b      	ldr	r3, [r3, #32]
 80045a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80045b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	031b      	lsls	r3, r3, #12
 80045b6:	697a      	ldr	r2, [r7, #20]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80045c2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	011b      	lsls	r3, r3, #4
 80045c8:	693a      	ldr	r2, [r7, #16]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	697a      	ldr	r2, [r7, #20]
 80045d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	693a      	ldr	r2, [r7, #16]
 80045d8:	621a      	str	r2, [r3, #32]
}
 80045da:	bf00      	nop
 80045dc:	371c      	adds	r7, #28
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr

080045e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80045e6:	b480      	push	{r7}
 80045e8:	b085      	sub	sp, #20
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	6078      	str	r0, [r7, #4]
 80045ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80045fe:	683a      	ldr	r2, [r7, #0]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	4313      	orrs	r3, r2
 8004604:	f043 0307 	orr.w	r3, r3, #7
 8004608:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	68fa      	ldr	r2, [r7, #12]
 800460e:	609a      	str	r2, [r3, #8]
}
 8004610:	bf00      	nop
 8004612:	3714      	adds	r7, #20
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800461c:	b480      	push	{r7}
 800461e:	b087      	sub	sp, #28
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	607a      	str	r2, [r7, #4]
 8004628:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004636:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	021a      	lsls	r2, r3, #8
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	431a      	orrs	r2, r3
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	4313      	orrs	r3, r2
 8004644:	697a      	ldr	r2, [r7, #20]
 8004646:	4313      	orrs	r3, r2
 8004648:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	697a      	ldr	r2, [r7, #20]
 800464e:	609a      	str	r2, [r3, #8]
}
 8004650:	bf00      	nop
 8004652:	371c      	adds	r7, #28
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr

0800465c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800465c:	b480      	push	{r7}
 800465e:	b085      	sub	sp, #20
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800466c:	2b01      	cmp	r3, #1
 800466e:	d101      	bne.n	8004674 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004670:	2302      	movs	r3, #2
 8004672:	e050      	b.n	8004716 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2202      	movs	r2, #2
 8004680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800469a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	68fa      	ldr	r2, [r7, #12]
 80046a2:	4313      	orrs	r3, r2
 80046a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	68fa      	ldr	r2, [r7, #12]
 80046ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a1c      	ldr	r2, [pc, #112]	; (8004724 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d018      	beq.n	80046ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046c0:	d013      	beq.n	80046ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a18      	ldr	r2, [pc, #96]	; (8004728 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d00e      	beq.n	80046ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a16      	ldr	r2, [pc, #88]	; (800472c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d009      	beq.n	80046ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a15      	ldr	r2, [pc, #84]	; (8004730 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d004      	beq.n	80046ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a13      	ldr	r2, [pc, #76]	; (8004734 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d10c      	bne.n	8004704 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	68ba      	ldr	r2, [r7, #8]
 80046f8:	4313      	orrs	r3, r2
 80046fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68ba      	ldr	r2, [r7, #8]
 8004702:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	3714      	adds	r7, #20
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop
 8004724:	40010000 	.word	0x40010000
 8004728:	40000400 	.word	0x40000400
 800472c:	40000800 	.word	0x40000800
 8004730:	40000c00 	.word	0x40000c00
 8004734:	40014000 	.word	0x40014000

08004738 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b082      	sub	sp, #8
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d101      	bne.n	800474a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e03f      	b.n	80047ca <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004750:	b2db      	uxtb	r3, r3
 8004752:	2b00      	cmp	r3, #0
 8004754:	d106      	bne.n	8004764 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f7fd fbc2 	bl	8001ee8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2224      	movs	r2, #36	; 0x24
 8004768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68da      	ldr	r2, [r3, #12]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800477a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800477c:	6878      	ldr	r0, [r7, #4]
 800477e:	f000 f929 	bl	80049d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	691a      	ldr	r2, [r3, #16]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004790:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	695a      	ldr	r2, [r3, #20]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80047a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	68da      	ldr	r2, [r3, #12]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80047b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2220      	movs	r2, #32
 80047bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2220      	movs	r2, #32
 80047c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80047c8:	2300      	movs	r3, #0
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3708      	adds	r7, #8
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}

080047d2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047d2:	b580      	push	{r7, lr}
 80047d4:	b08a      	sub	sp, #40	; 0x28
 80047d6:	af02      	add	r7, sp, #8
 80047d8:	60f8      	str	r0, [r7, #12]
 80047da:	60b9      	str	r1, [r7, #8]
 80047dc:	603b      	str	r3, [r7, #0]
 80047de:	4613      	mov	r3, r2
 80047e0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80047e2:	2300      	movs	r3, #0
 80047e4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b20      	cmp	r3, #32
 80047f0:	d17c      	bne.n	80048ec <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d002      	beq.n	80047fe <HAL_UART_Transmit+0x2c>
 80047f8:	88fb      	ldrh	r3, [r7, #6]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d101      	bne.n	8004802 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e075      	b.n	80048ee <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004808:	2b01      	cmp	r3, #1
 800480a:	d101      	bne.n	8004810 <HAL_UART_Transmit+0x3e>
 800480c:	2302      	movs	r3, #2
 800480e:	e06e      	b.n	80048ee <HAL_UART_Transmit+0x11c>
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2200      	movs	r2, #0
 800481c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2221      	movs	r2, #33	; 0x21
 8004822:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004826:	f7fd fd27 	bl	8002278 <HAL_GetTick>
 800482a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	88fa      	ldrh	r2, [r7, #6]
 8004830:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	88fa      	ldrh	r2, [r7, #6]
 8004836:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004840:	d108      	bne.n	8004854 <HAL_UART_Transmit+0x82>
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	691b      	ldr	r3, [r3, #16]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d104      	bne.n	8004854 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800484a:	2300      	movs	r3, #0
 800484c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	61bb      	str	r3, [r7, #24]
 8004852:	e003      	b.n	800485c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004858:	2300      	movs	r3, #0
 800485a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2200      	movs	r2, #0
 8004860:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004864:	e02a      	b.n	80048bc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	9300      	str	r3, [sp, #0]
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	2200      	movs	r2, #0
 800486e:	2180      	movs	r1, #128	; 0x80
 8004870:	68f8      	ldr	r0, [r7, #12]
 8004872:	f000 f840 	bl	80048f6 <UART_WaitOnFlagUntilTimeout>
 8004876:	4603      	mov	r3, r0
 8004878:	2b00      	cmp	r3, #0
 800487a:	d001      	beq.n	8004880 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800487c:	2303      	movs	r3, #3
 800487e:	e036      	b.n	80048ee <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004880:	69fb      	ldr	r3, [r7, #28]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d10b      	bne.n	800489e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004886:	69bb      	ldr	r3, [r7, #24]
 8004888:	881b      	ldrh	r3, [r3, #0]
 800488a:	461a      	mov	r2, r3
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004894:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004896:	69bb      	ldr	r3, [r7, #24]
 8004898:	3302      	adds	r3, #2
 800489a:	61bb      	str	r3, [r7, #24]
 800489c:	e007      	b.n	80048ae <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800489e:	69fb      	ldr	r3, [r7, #28]
 80048a0:	781a      	ldrb	r2, [r3, #0]
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80048a8:	69fb      	ldr	r3, [r7, #28]
 80048aa:	3301      	adds	r3, #1
 80048ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80048b2:	b29b      	uxth	r3, r3
 80048b4:	3b01      	subs	r3, #1
 80048b6:	b29a      	uxth	r2, r3
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80048c0:	b29b      	uxth	r3, r3
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d1cf      	bne.n	8004866 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	9300      	str	r3, [sp, #0]
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	2200      	movs	r2, #0
 80048ce:	2140      	movs	r1, #64	; 0x40
 80048d0:	68f8      	ldr	r0, [r7, #12]
 80048d2:	f000 f810 	bl	80048f6 <UART_WaitOnFlagUntilTimeout>
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d001      	beq.n	80048e0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80048dc:	2303      	movs	r3, #3
 80048de:	e006      	b.n	80048ee <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2220      	movs	r2, #32
 80048e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80048e8:	2300      	movs	r3, #0
 80048ea:	e000      	b.n	80048ee <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80048ec:	2302      	movs	r3, #2
  }
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	3720      	adds	r7, #32
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}

080048f6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80048f6:	b580      	push	{r7, lr}
 80048f8:	b090      	sub	sp, #64	; 0x40
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	60f8      	str	r0, [r7, #12]
 80048fe:	60b9      	str	r1, [r7, #8]
 8004900:	603b      	str	r3, [r7, #0]
 8004902:	4613      	mov	r3, r2
 8004904:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004906:	e050      	b.n	80049aa <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004908:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800490a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800490e:	d04c      	beq.n	80049aa <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004910:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004912:	2b00      	cmp	r3, #0
 8004914:	d007      	beq.n	8004926 <UART_WaitOnFlagUntilTimeout+0x30>
 8004916:	f7fd fcaf 	bl	8002278 <HAL_GetTick>
 800491a:	4602      	mov	r2, r0
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	1ad3      	subs	r3, r2, r3
 8004920:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004922:	429a      	cmp	r2, r3
 8004924:	d241      	bcs.n	80049aa <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	330c      	adds	r3, #12
 800492c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800492e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004930:	e853 3f00 	ldrex	r3, [r3]
 8004934:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004938:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800493c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	330c      	adds	r3, #12
 8004944:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004946:	637a      	str	r2, [r7, #52]	; 0x34
 8004948:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800494a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800494c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800494e:	e841 2300 	strex	r3, r2, [r1]
 8004952:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004956:	2b00      	cmp	r3, #0
 8004958:	d1e5      	bne.n	8004926 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	3314      	adds	r3, #20
 8004960:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	e853 3f00 	ldrex	r3, [r3]
 8004968:	613b      	str	r3, [r7, #16]
   return(result);
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	f023 0301 	bic.w	r3, r3, #1
 8004970:	63bb      	str	r3, [r7, #56]	; 0x38
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	3314      	adds	r3, #20
 8004978:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800497a:	623a      	str	r2, [r7, #32]
 800497c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800497e:	69f9      	ldr	r1, [r7, #28]
 8004980:	6a3a      	ldr	r2, [r7, #32]
 8004982:	e841 2300 	strex	r3, r2, [r1]
 8004986:	61bb      	str	r3, [r7, #24]
   return(result);
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1e5      	bne.n	800495a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2220      	movs	r2, #32
 8004992:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2220      	movs	r2, #32
 800499a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80049a6:	2303      	movs	r3, #3
 80049a8:	e00f      	b.n	80049ca <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	4013      	ands	r3, r2
 80049b4:	68ba      	ldr	r2, [r7, #8]
 80049b6:	429a      	cmp	r2, r3
 80049b8:	bf0c      	ite	eq
 80049ba:	2301      	moveq	r3, #1
 80049bc:	2300      	movne	r3, #0
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	461a      	mov	r2, r3
 80049c2:	79fb      	ldrb	r3, [r7, #7]
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d09f      	beq.n	8004908 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80049c8:	2300      	movs	r3, #0
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3740      	adds	r7, #64	; 0x40
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}
	...

080049d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049d8:	b0c0      	sub	sp, #256	; 0x100
 80049da:	af00      	add	r7, sp, #0
 80049dc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	691b      	ldr	r3, [r3, #16]
 80049e8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80049ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049f0:	68d9      	ldr	r1, [r3, #12]
 80049f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	ea40 0301 	orr.w	r3, r0, r1
 80049fc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80049fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a02:	689a      	ldr	r2, [r3, #8]
 8004a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	431a      	orrs	r2, r3
 8004a0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a10:	695b      	ldr	r3, [r3, #20]
 8004a12:	431a      	orrs	r2, r3
 8004a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a18:	69db      	ldr	r3, [r3, #28]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004a2c:	f021 010c 	bic.w	r1, r1, #12
 8004a30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004a3a:	430b      	orrs	r3, r1
 8004a3c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	695b      	ldr	r3, [r3, #20]
 8004a46:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004a4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a4e:	6999      	ldr	r1, [r3, #24]
 8004a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	ea40 0301 	orr.w	r3, r0, r1
 8004a5a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a60:	681a      	ldr	r2, [r3, #0]
 8004a62:	4b8f      	ldr	r3, [pc, #572]	; (8004ca0 <UART_SetConfig+0x2cc>)
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d005      	beq.n	8004a74 <UART_SetConfig+0xa0>
 8004a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	4b8d      	ldr	r3, [pc, #564]	; (8004ca4 <UART_SetConfig+0x2d0>)
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d104      	bne.n	8004a7e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004a74:	f7fe fb7c 	bl	8003170 <HAL_RCC_GetPCLK2Freq>
 8004a78:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004a7c:	e003      	b.n	8004a86 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004a7e:	f7fe fb63 	bl	8003148 <HAL_RCC_GetPCLK1Freq>
 8004a82:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a8a:	69db      	ldr	r3, [r3, #28]
 8004a8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a90:	f040 810c 	bne.w	8004cac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004a94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004a9e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004aa2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004aa6:	4622      	mov	r2, r4
 8004aa8:	462b      	mov	r3, r5
 8004aaa:	1891      	adds	r1, r2, r2
 8004aac:	65b9      	str	r1, [r7, #88]	; 0x58
 8004aae:	415b      	adcs	r3, r3
 8004ab0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004ab2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004ab6:	4621      	mov	r1, r4
 8004ab8:	eb12 0801 	adds.w	r8, r2, r1
 8004abc:	4629      	mov	r1, r5
 8004abe:	eb43 0901 	adc.w	r9, r3, r1
 8004ac2:	f04f 0200 	mov.w	r2, #0
 8004ac6:	f04f 0300 	mov.w	r3, #0
 8004aca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ace:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ad2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ad6:	4690      	mov	r8, r2
 8004ad8:	4699      	mov	r9, r3
 8004ada:	4623      	mov	r3, r4
 8004adc:	eb18 0303 	adds.w	r3, r8, r3
 8004ae0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004ae4:	462b      	mov	r3, r5
 8004ae6:	eb49 0303 	adc.w	r3, r9, r3
 8004aea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004aee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	2200      	movs	r2, #0
 8004af6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004afa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004afe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004b02:	460b      	mov	r3, r1
 8004b04:	18db      	adds	r3, r3, r3
 8004b06:	653b      	str	r3, [r7, #80]	; 0x50
 8004b08:	4613      	mov	r3, r2
 8004b0a:	eb42 0303 	adc.w	r3, r2, r3
 8004b0e:	657b      	str	r3, [r7, #84]	; 0x54
 8004b10:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004b14:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004b18:	f7fc f89e 	bl	8000c58 <__aeabi_uldivmod>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	460b      	mov	r3, r1
 8004b20:	4b61      	ldr	r3, [pc, #388]	; (8004ca8 <UART_SetConfig+0x2d4>)
 8004b22:	fba3 2302 	umull	r2, r3, r3, r2
 8004b26:	095b      	lsrs	r3, r3, #5
 8004b28:	011c      	lsls	r4, r3, #4
 8004b2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004b34:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004b38:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004b3c:	4642      	mov	r2, r8
 8004b3e:	464b      	mov	r3, r9
 8004b40:	1891      	adds	r1, r2, r2
 8004b42:	64b9      	str	r1, [r7, #72]	; 0x48
 8004b44:	415b      	adcs	r3, r3
 8004b46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b48:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004b4c:	4641      	mov	r1, r8
 8004b4e:	eb12 0a01 	adds.w	sl, r2, r1
 8004b52:	4649      	mov	r1, r9
 8004b54:	eb43 0b01 	adc.w	fp, r3, r1
 8004b58:	f04f 0200 	mov.w	r2, #0
 8004b5c:	f04f 0300 	mov.w	r3, #0
 8004b60:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004b64:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004b68:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b6c:	4692      	mov	sl, r2
 8004b6e:	469b      	mov	fp, r3
 8004b70:	4643      	mov	r3, r8
 8004b72:	eb1a 0303 	adds.w	r3, sl, r3
 8004b76:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004b7a:	464b      	mov	r3, r9
 8004b7c:	eb4b 0303 	adc.w	r3, fp, r3
 8004b80:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004b90:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004b94:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004b98:	460b      	mov	r3, r1
 8004b9a:	18db      	adds	r3, r3, r3
 8004b9c:	643b      	str	r3, [r7, #64]	; 0x40
 8004b9e:	4613      	mov	r3, r2
 8004ba0:	eb42 0303 	adc.w	r3, r2, r3
 8004ba4:	647b      	str	r3, [r7, #68]	; 0x44
 8004ba6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004baa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004bae:	f7fc f853 	bl	8000c58 <__aeabi_uldivmod>
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	460b      	mov	r3, r1
 8004bb6:	4611      	mov	r1, r2
 8004bb8:	4b3b      	ldr	r3, [pc, #236]	; (8004ca8 <UART_SetConfig+0x2d4>)
 8004bba:	fba3 2301 	umull	r2, r3, r3, r1
 8004bbe:	095b      	lsrs	r3, r3, #5
 8004bc0:	2264      	movs	r2, #100	; 0x64
 8004bc2:	fb02 f303 	mul.w	r3, r2, r3
 8004bc6:	1acb      	subs	r3, r1, r3
 8004bc8:	00db      	lsls	r3, r3, #3
 8004bca:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004bce:	4b36      	ldr	r3, [pc, #216]	; (8004ca8 <UART_SetConfig+0x2d4>)
 8004bd0:	fba3 2302 	umull	r2, r3, r3, r2
 8004bd4:	095b      	lsrs	r3, r3, #5
 8004bd6:	005b      	lsls	r3, r3, #1
 8004bd8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004bdc:	441c      	add	r4, r3
 8004bde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004be2:	2200      	movs	r2, #0
 8004be4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004be8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004bec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004bf0:	4642      	mov	r2, r8
 8004bf2:	464b      	mov	r3, r9
 8004bf4:	1891      	adds	r1, r2, r2
 8004bf6:	63b9      	str	r1, [r7, #56]	; 0x38
 8004bf8:	415b      	adcs	r3, r3
 8004bfa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004bfc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004c00:	4641      	mov	r1, r8
 8004c02:	1851      	adds	r1, r2, r1
 8004c04:	6339      	str	r1, [r7, #48]	; 0x30
 8004c06:	4649      	mov	r1, r9
 8004c08:	414b      	adcs	r3, r1
 8004c0a:	637b      	str	r3, [r7, #52]	; 0x34
 8004c0c:	f04f 0200 	mov.w	r2, #0
 8004c10:	f04f 0300 	mov.w	r3, #0
 8004c14:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004c18:	4659      	mov	r1, fp
 8004c1a:	00cb      	lsls	r3, r1, #3
 8004c1c:	4651      	mov	r1, sl
 8004c1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c22:	4651      	mov	r1, sl
 8004c24:	00ca      	lsls	r2, r1, #3
 8004c26:	4610      	mov	r0, r2
 8004c28:	4619      	mov	r1, r3
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	4642      	mov	r2, r8
 8004c2e:	189b      	adds	r3, r3, r2
 8004c30:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004c34:	464b      	mov	r3, r9
 8004c36:	460a      	mov	r2, r1
 8004c38:	eb42 0303 	adc.w	r3, r2, r3
 8004c3c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	2200      	movs	r2, #0
 8004c48:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004c4c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004c50:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004c54:	460b      	mov	r3, r1
 8004c56:	18db      	adds	r3, r3, r3
 8004c58:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c5a:	4613      	mov	r3, r2
 8004c5c:	eb42 0303 	adc.w	r3, r2, r3
 8004c60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c62:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004c66:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004c6a:	f7fb fff5 	bl	8000c58 <__aeabi_uldivmod>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	460b      	mov	r3, r1
 8004c72:	4b0d      	ldr	r3, [pc, #52]	; (8004ca8 <UART_SetConfig+0x2d4>)
 8004c74:	fba3 1302 	umull	r1, r3, r3, r2
 8004c78:	095b      	lsrs	r3, r3, #5
 8004c7a:	2164      	movs	r1, #100	; 0x64
 8004c7c:	fb01 f303 	mul.w	r3, r1, r3
 8004c80:	1ad3      	subs	r3, r2, r3
 8004c82:	00db      	lsls	r3, r3, #3
 8004c84:	3332      	adds	r3, #50	; 0x32
 8004c86:	4a08      	ldr	r2, [pc, #32]	; (8004ca8 <UART_SetConfig+0x2d4>)
 8004c88:	fba2 2303 	umull	r2, r3, r2, r3
 8004c8c:	095b      	lsrs	r3, r3, #5
 8004c8e:	f003 0207 	and.w	r2, r3, #7
 8004c92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4422      	add	r2, r4
 8004c9a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004c9c:	e106      	b.n	8004eac <UART_SetConfig+0x4d8>
 8004c9e:	bf00      	nop
 8004ca0:	40011000 	.word	0x40011000
 8004ca4:	40011400 	.word	0x40011400
 8004ca8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004cac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004cb6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004cba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004cbe:	4642      	mov	r2, r8
 8004cc0:	464b      	mov	r3, r9
 8004cc2:	1891      	adds	r1, r2, r2
 8004cc4:	6239      	str	r1, [r7, #32]
 8004cc6:	415b      	adcs	r3, r3
 8004cc8:	627b      	str	r3, [r7, #36]	; 0x24
 8004cca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004cce:	4641      	mov	r1, r8
 8004cd0:	1854      	adds	r4, r2, r1
 8004cd2:	4649      	mov	r1, r9
 8004cd4:	eb43 0501 	adc.w	r5, r3, r1
 8004cd8:	f04f 0200 	mov.w	r2, #0
 8004cdc:	f04f 0300 	mov.w	r3, #0
 8004ce0:	00eb      	lsls	r3, r5, #3
 8004ce2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ce6:	00e2      	lsls	r2, r4, #3
 8004ce8:	4614      	mov	r4, r2
 8004cea:	461d      	mov	r5, r3
 8004cec:	4643      	mov	r3, r8
 8004cee:	18e3      	adds	r3, r4, r3
 8004cf0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004cf4:	464b      	mov	r3, r9
 8004cf6:	eb45 0303 	adc.w	r3, r5, r3
 8004cfa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004d0a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004d0e:	f04f 0200 	mov.w	r2, #0
 8004d12:	f04f 0300 	mov.w	r3, #0
 8004d16:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004d1a:	4629      	mov	r1, r5
 8004d1c:	008b      	lsls	r3, r1, #2
 8004d1e:	4621      	mov	r1, r4
 8004d20:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d24:	4621      	mov	r1, r4
 8004d26:	008a      	lsls	r2, r1, #2
 8004d28:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004d2c:	f7fb ff94 	bl	8000c58 <__aeabi_uldivmod>
 8004d30:	4602      	mov	r2, r0
 8004d32:	460b      	mov	r3, r1
 8004d34:	4b60      	ldr	r3, [pc, #384]	; (8004eb8 <UART_SetConfig+0x4e4>)
 8004d36:	fba3 2302 	umull	r2, r3, r3, r2
 8004d3a:	095b      	lsrs	r3, r3, #5
 8004d3c:	011c      	lsls	r4, r3, #4
 8004d3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d42:	2200      	movs	r2, #0
 8004d44:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004d48:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004d4c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004d50:	4642      	mov	r2, r8
 8004d52:	464b      	mov	r3, r9
 8004d54:	1891      	adds	r1, r2, r2
 8004d56:	61b9      	str	r1, [r7, #24]
 8004d58:	415b      	adcs	r3, r3
 8004d5a:	61fb      	str	r3, [r7, #28]
 8004d5c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d60:	4641      	mov	r1, r8
 8004d62:	1851      	adds	r1, r2, r1
 8004d64:	6139      	str	r1, [r7, #16]
 8004d66:	4649      	mov	r1, r9
 8004d68:	414b      	adcs	r3, r1
 8004d6a:	617b      	str	r3, [r7, #20]
 8004d6c:	f04f 0200 	mov.w	r2, #0
 8004d70:	f04f 0300 	mov.w	r3, #0
 8004d74:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d78:	4659      	mov	r1, fp
 8004d7a:	00cb      	lsls	r3, r1, #3
 8004d7c:	4651      	mov	r1, sl
 8004d7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d82:	4651      	mov	r1, sl
 8004d84:	00ca      	lsls	r2, r1, #3
 8004d86:	4610      	mov	r0, r2
 8004d88:	4619      	mov	r1, r3
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	4642      	mov	r2, r8
 8004d8e:	189b      	adds	r3, r3, r2
 8004d90:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004d94:	464b      	mov	r3, r9
 8004d96:	460a      	mov	r2, r1
 8004d98:	eb42 0303 	adc.w	r3, r2, r3
 8004d9c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	2200      	movs	r2, #0
 8004da8:	67bb      	str	r3, [r7, #120]	; 0x78
 8004daa:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004dac:	f04f 0200 	mov.w	r2, #0
 8004db0:	f04f 0300 	mov.w	r3, #0
 8004db4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004db8:	4649      	mov	r1, r9
 8004dba:	008b      	lsls	r3, r1, #2
 8004dbc:	4641      	mov	r1, r8
 8004dbe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004dc2:	4641      	mov	r1, r8
 8004dc4:	008a      	lsls	r2, r1, #2
 8004dc6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004dca:	f7fb ff45 	bl	8000c58 <__aeabi_uldivmod>
 8004dce:	4602      	mov	r2, r0
 8004dd0:	460b      	mov	r3, r1
 8004dd2:	4611      	mov	r1, r2
 8004dd4:	4b38      	ldr	r3, [pc, #224]	; (8004eb8 <UART_SetConfig+0x4e4>)
 8004dd6:	fba3 2301 	umull	r2, r3, r3, r1
 8004dda:	095b      	lsrs	r3, r3, #5
 8004ddc:	2264      	movs	r2, #100	; 0x64
 8004dde:	fb02 f303 	mul.w	r3, r2, r3
 8004de2:	1acb      	subs	r3, r1, r3
 8004de4:	011b      	lsls	r3, r3, #4
 8004de6:	3332      	adds	r3, #50	; 0x32
 8004de8:	4a33      	ldr	r2, [pc, #204]	; (8004eb8 <UART_SetConfig+0x4e4>)
 8004dea:	fba2 2303 	umull	r2, r3, r2, r3
 8004dee:	095b      	lsrs	r3, r3, #5
 8004df0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004df4:	441c      	add	r4, r3
 8004df6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	673b      	str	r3, [r7, #112]	; 0x70
 8004dfe:	677a      	str	r2, [r7, #116]	; 0x74
 8004e00:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004e04:	4642      	mov	r2, r8
 8004e06:	464b      	mov	r3, r9
 8004e08:	1891      	adds	r1, r2, r2
 8004e0a:	60b9      	str	r1, [r7, #8]
 8004e0c:	415b      	adcs	r3, r3
 8004e0e:	60fb      	str	r3, [r7, #12]
 8004e10:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004e14:	4641      	mov	r1, r8
 8004e16:	1851      	adds	r1, r2, r1
 8004e18:	6039      	str	r1, [r7, #0]
 8004e1a:	4649      	mov	r1, r9
 8004e1c:	414b      	adcs	r3, r1
 8004e1e:	607b      	str	r3, [r7, #4]
 8004e20:	f04f 0200 	mov.w	r2, #0
 8004e24:	f04f 0300 	mov.w	r3, #0
 8004e28:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004e2c:	4659      	mov	r1, fp
 8004e2e:	00cb      	lsls	r3, r1, #3
 8004e30:	4651      	mov	r1, sl
 8004e32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e36:	4651      	mov	r1, sl
 8004e38:	00ca      	lsls	r2, r1, #3
 8004e3a:	4610      	mov	r0, r2
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	4603      	mov	r3, r0
 8004e40:	4642      	mov	r2, r8
 8004e42:	189b      	adds	r3, r3, r2
 8004e44:	66bb      	str	r3, [r7, #104]	; 0x68
 8004e46:	464b      	mov	r3, r9
 8004e48:	460a      	mov	r2, r1
 8004e4a:	eb42 0303 	adc.w	r3, r2, r3
 8004e4e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	2200      	movs	r2, #0
 8004e58:	663b      	str	r3, [r7, #96]	; 0x60
 8004e5a:	667a      	str	r2, [r7, #100]	; 0x64
 8004e5c:	f04f 0200 	mov.w	r2, #0
 8004e60:	f04f 0300 	mov.w	r3, #0
 8004e64:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004e68:	4649      	mov	r1, r9
 8004e6a:	008b      	lsls	r3, r1, #2
 8004e6c:	4641      	mov	r1, r8
 8004e6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e72:	4641      	mov	r1, r8
 8004e74:	008a      	lsls	r2, r1, #2
 8004e76:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004e7a:	f7fb feed 	bl	8000c58 <__aeabi_uldivmod>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	460b      	mov	r3, r1
 8004e82:	4b0d      	ldr	r3, [pc, #52]	; (8004eb8 <UART_SetConfig+0x4e4>)
 8004e84:	fba3 1302 	umull	r1, r3, r3, r2
 8004e88:	095b      	lsrs	r3, r3, #5
 8004e8a:	2164      	movs	r1, #100	; 0x64
 8004e8c:	fb01 f303 	mul.w	r3, r1, r3
 8004e90:	1ad3      	subs	r3, r2, r3
 8004e92:	011b      	lsls	r3, r3, #4
 8004e94:	3332      	adds	r3, #50	; 0x32
 8004e96:	4a08      	ldr	r2, [pc, #32]	; (8004eb8 <UART_SetConfig+0x4e4>)
 8004e98:	fba2 2303 	umull	r2, r3, r2, r3
 8004e9c:	095b      	lsrs	r3, r3, #5
 8004e9e:	f003 020f 	and.w	r2, r3, #15
 8004ea2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4422      	add	r2, r4
 8004eaa:	609a      	str	r2, [r3, #8]
}
 8004eac:	bf00      	nop
 8004eae:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004eb8:	51eb851f 	.word	0x51eb851f

08004ebc <__cvt>:
 8004ebc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ec0:	ec55 4b10 	vmov	r4, r5, d0
 8004ec4:	2d00      	cmp	r5, #0
 8004ec6:	460e      	mov	r6, r1
 8004ec8:	4619      	mov	r1, r3
 8004eca:	462b      	mov	r3, r5
 8004ecc:	bfbb      	ittet	lt
 8004ece:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004ed2:	461d      	movlt	r5, r3
 8004ed4:	2300      	movge	r3, #0
 8004ed6:	232d      	movlt	r3, #45	; 0x2d
 8004ed8:	700b      	strb	r3, [r1, #0]
 8004eda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004edc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004ee0:	4691      	mov	r9, r2
 8004ee2:	f023 0820 	bic.w	r8, r3, #32
 8004ee6:	bfbc      	itt	lt
 8004ee8:	4622      	movlt	r2, r4
 8004eea:	4614      	movlt	r4, r2
 8004eec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004ef0:	d005      	beq.n	8004efe <__cvt+0x42>
 8004ef2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004ef6:	d100      	bne.n	8004efa <__cvt+0x3e>
 8004ef8:	3601      	adds	r6, #1
 8004efa:	2102      	movs	r1, #2
 8004efc:	e000      	b.n	8004f00 <__cvt+0x44>
 8004efe:	2103      	movs	r1, #3
 8004f00:	ab03      	add	r3, sp, #12
 8004f02:	9301      	str	r3, [sp, #4]
 8004f04:	ab02      	add	r3, sp, #8
 8004f06:	9300      	str	r3, [sp, #0]
 8004f08:	ec45 4b10 	vmov	d0, r4, r5
 8004f0c:	4653      	mov	r3, sl
 8004f0e:	4632      	mov	r2, r6
 8004f10:	f000 ff36 	bl	8005d80 <_dtoa_r>
 8004f14:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004f18:	4607      	mov	r7, r0
 8004f1a:	d102      	bne.n	8004f22 <__cvt+0x66>
 8004f1c:	f019 0f01 	tst.w	r9, #1
 8004f20:	d022      	beq.n	8004f68 <__cvt+0xac>
 8004f22:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004f26:	eb07 0906 	add.w	r9, r7, r6
 8004f2a:	d110      	bne.n	8004f4e <__cvt+0x92>
 8004f2c:	783b      	ldrb	r3, [r7, #0]
 8004f2e:	2b30      	cmp	r3, #48	; 0x30
 8004f30:	d10a      	bne.n	8004f48 <__cvt+0x8c>
 8004f32:	2200      	movs	r2, #0
 8004f34:	2300      	movs	r3, #0
 8004f36:	4620      	mov	r0, r4
 8004f38:	4629      	mov	r1, r5
 8004f3a:	f7fb fdcd 	bl	8000ad8 <__aeabi_dcmpeq>
 8004f3e:	b918      	cbnz	r0, 8004f48 <__cvt+0x8c>
 8004f40:	f1c6 0601 	rsb	r6, r6, #1
 8004f44:	f8ca 6000 	str.w	r6, [sl]
 8004f48:	f8da 3000 	ldr.w	r3, [sl]
 8004f4c:	4499      	add	r9, r3
 8004f4e:	2200      	movs	r2, #0
 8004f50:	2300      	movs	r3, #0
 8004f52:	4620      	mov	r0, r4
 8004f54:	4629      	mov	r1, r5
 8004f56:	f7fb fdbf 	bl	8000ad8 <__aeabi_dcmpeq>
 8004f5a:	b108      	cbz	r0, 8004f60 <__cvt+0xa4>
 8004f5c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004f60:	2230      	movs	r2, #48	; 0x30
 8004f62:	9b03      	ldr	r3, [sp, #12]
 8004f64:	454b      	cmp	r3, r9
 8004f66:	d307      	bcc.n	8004f78 <__cvt+0xbc>
 8004f68:	9b03      	ldr	r3, [sp, #12]
 8004f6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004f6c:	1bdb      	subs	r3, r3, r7
 8004f6e:	4638      	mov	r0, r7
 8004f70:	6013      	str	r3, [r2, #0]
 8004f72:	b004      	add	sp, #16
 8004f74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f78:	1c59      	adds	r1, r3, #1
 8004f7a:	9103      	str	r1, [sp, #12]
 8004f7c:	701a      	strb	r2, [r3, #0]
 8004f7e:	e7f0      	b.n	8004f62 <__cvt+0xa6>

08004f80 <__exponent>:
 8004f80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f82:	4603      	mov	r3, r0
 8004f84:	2900      	cmp	r1, #0
 8004f86:	bfb8      	it	lt
 8004f88:	4249      	neglt	r1, r1
 8004f8a:	f803 2b02 	strb.w	r2, [r3], #2
 8004f8e:	bfb4      	ite	lt
 8004f90:	222d      	movlt	r2, #45	; 0x2d
 8004f92:	222b      	movge	r2, #43	; 0x2b
 8004f94:	2909      	cmp	r1, #9
 8004f96:	7042      	strb	r2, [r0, #1]
 8004f98:	dd2a      	ble.n	8004ff0 <__exponent+0x70>
 8004f9a:	f10d 0207 	add.w	r2, sp, #7
 8004f9e:	4617      	mov	r7, r2
 8004fa0:	260a      	movs	r6, #10
 8004fa2:	4694      	mov	ip, r2
 8004fa4:	fb91 f5f6 	sdiv	r5, r1, r6
 8004fa8:	fb06 1415 	mls	r4, r6, r5, r1
 8004fac:	3430      	adds	r4, #48	; 0x30
 8004fae:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004fb2:	460c      	mov	r4, r1
 8004fb4:	2c63      	cmp	r4, #99	; 0x63
 8004fb6:	f102 32ff 	add.w	r2, r2, #4294967295
 8004fba:	4629      	mov	r1, r5
 8004fbc:	dcf1      	bgt.n	8004fa2 <__exponent+0x22>
 8004fbe:	3130      	adds	r1, #48	; 0x30
 8004fc0:	f1ac 0402 	sub.w	r4, ip, #2
 8004fc4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004fc8:	1c41      	adds	r1, r0, #1
 8004fca:	4622      	mov	r2, r4
 8004fcc:	42ba      	cmp	r2, r7
 8004fce:	d30a      	bcc.n	8004fe6 <__exponent+0x66>
 8004fd0:	f10d 0209 	add.w	r2, sp, #9
 8004fd4:	eba2 020c 	sub.w	r2, r2, ip
 8004fd8:	42bc      	cmp	r4, r7
 8004fda:	bf88      	it	hi
 8004fdc:	2200      	movhi	r2, #0
 8004fde:	4413      	add	r3, r2
 8004fe0:	1a18      	subs	r0, r3, r0
 8004fe2:	b003      	add	sp, #12
 8004fe4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004fe6:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004fea:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004fee:	e7ed      	b.n	8004fcc <__exponent+0x4c>
 8004ff0:	2330      	movs	r3, #48	; 0x30
 8004ff2:	3130      	adds	r1, #48	; 0x30
 8004ff4:	7083      	strb	r3, [r0, #2]
 8004ff6:	70c1      	strb	r1, [r0, #3]
 8004ff8:	1d03      	adds	r3, r0, #4
 8004ffa:	e7f1      	b.n	8004fe0 <__exponent+0x60>

08004ffc <_printf_float>:
 8004ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005000:	ed2d 8b02 	vpush	{d8}
 8005004:	b08d      	sub	sp, #52	; 0x34
 8005006:	460c      	mov	r4, r1
 8005008:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800500c:	4616      	mov	r6, r2
 800500e:	461f      	mov	r7, r3
 8005010:	4605      	mov	r5, r0
 8005012:	f000 fdb7 	bl	8005b84 <_localeconv_r>
 8005016:	f8d0 a000 	ldr.w	sl, [r0]
 800501a:	4650      	mov	r0, sl
 800501c:	f7fb f930 	bl	8000280 <strlen>
 8005020:	2300      	movs	r3, #0
 8005022:	930a      	str	r3, [sp, #40]	; 0x28
 8005024:	6823      	ldr	r3, [r4, #0]
 8005026:	9305      	str	r3, [sp, #20]
 8005028:	f8d8 3000 	ldr.w	r3, [r8]
 800502c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005030:	3307      	adds	r3, #7
 8005032:	f023 0307 	bic.w	r3, r3, #7
 8005036:	f103 0208 	add.w	r2, r3, #8
 800503a:	f8c8 2000 	str.w	r2, [r8]
 800503e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005042:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005046:	9307      	str	r3, [sp, #28]
 8005048:	f8cd 8018 	str.w	r8, [sp, #24]
 800504c:	ee08 0a10 	vmov	s16, r0
 8005050:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005054:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005058:	4b9e      	ldr	r3, [pc, #632]	; (80052d4 <_printf_float+0x2d8>)
 800505a:	f04f 32ff 	mov.w	r2, #4294967295
 800505e:	f7fb fd6d 	bl	8000b3c <__aeabi_dcmpun>
 8005062:	bb88      	cbnz	r0, 80050c8 <_printf_float+0xcc>
 8005064:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005068:	4b9a      	ldr	r3, [pc, #616]	; (80052d4 <_printf_float+0x2d8>)
 800506a:	f04f 32ff 	mov.w	r2, #4294967295
 800506e:	f7fb fd47 	bl	8000b00 <__aeabi_dcmple>
 8005072:	bb48      	cbnz	r0, 80050c8 <_printf_float+0xcc>
 8005074:	2200      	movs	r2, #0
 8005076:	2300      	movs	r3, #0
 8005078:	4640      	mov	r0, r8
 800507a:	4649      	mov	r1, r9
 800507c:	f7fb fd36 	bl	8000aec <__aeabi_dcmplt>
 8005080:	b110      	cbz	r0, 8005088 <_printf_float+0x8c>
 8005082:	232d      	movs	r3, #45	; 0x2d
 8005084:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005088:	4a93      	ldr	r2, [pc, #588]	; (80052d8 <_printf_float+0x2dc>)
 800508a:	4b94      	ldr	r3, [pc, #592]	; (80052dc <_printf_float+0x2e0>)
 800508c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005090:	bf94      	ite	ls
 8005092:	4690      	movls	r8, r2
 8005094:	4698      	movhi	r8, r3
 8005096:	2303      	movs	r3, #3
 8005098:	6123      	str	r3, [r4, #16]
 800509a:	9b05      	ldr	r3, [sp, #20]
 800509c:	f023 0304 	bic.w	r3, r3, #4
 80050a0:	6023      	str	r3, [r4, #0]
 80050a2:	f04f 0900 	mov.w	r9, #0
 80050a6:	9700      	str	r7, [sp, #0]
 80050a8:	4633      	mov	r3, r6
 80050aa:	aa0b      	add	r2, sp, #44	; 0x2c
 80050ac:	4621      	mov	r1, r4
 80050ae:	4628      	mov	r0, r5
 80050b0:	f000 f9da 	bl	8005468 <_printf_common>
 80050b4:	3001      	adds	r0, #1
 80050b6:	f040 8090 	bne.w	80051da <_printf_float+0x1de>
 80050ba:	f04f 30ff 	mov.w	r0, #4294967295
 80050be:	b00d      	add	sp, #52	; 0x34
 80050c0:	ecbd 8b02 	vpop	{d8}
 80050c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050c8:	4642      	mov	r2, r8
 80050ca:	464b      	mov	r3, r9
 80050cc:	4640      	mov	r0, r8
 80050ce:	4649      	mov	r1, r9
 80050d0:	f7fb fd34 	bl	8000b3c <__aeabi_dcmpun>
 80050d4:	b140      	cbz	r0, 80050e8 <_printf_float+0xec>
 80050d6:	464b      	mov	r3, r9
 80050d8:	2b00      	cmp	r3, #0
 80050da:	bfbc      	itt	lt
 80050dc:	232d      	movlt	r3, #45	; 0x2d
 80050de:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80050e2:	4a7f      	ldr	r2, [pc, #508]	; (80052e0 <_printf_float+0x2e4>)
 80050e4:	4b7f      	ldr	r3, [pc, #508]	; (80052e4 <_printf_float+0x2e8>)
 80050e6:	e7d1      	b.n	800508c <_printf_float+0x90>
 80050e8:	6863      	ldr	r3, [r4, #4]
 80050ea:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80050ee:	9206      	str	r2, [sp, #24]
 80050f0:	1c5a      	adds	r2, r3, #1
 80050f2:	d13f      	bne.n	8005174 <_printf_float+0x178>
 80050f4:	2306      	movs	r3, #6
 80050f6:	6063      	str	r3, [r4, #4]
 80050f8:	9b05      	ldr	r3, [sp, #20]
 80050fa:	6861      	ldr	r1, [r4, #4]
 80050fc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005100:	2300      	movs	r3, #0
 8005102:	9303      	str	r3, [sp, #12]
 8005104:	ab0a      	add	r3, sp, #40	; 0x28
 8005106:	e9cd b301 	strd	fp, r3, [sp, #4]
 800510a:	ab09      	add	r3, sp, #36	; 0x24
 800510c:	ec49 8b10 	vmov	d0, r8, r9
 8005110:	9300      	str	r3, [sp, #0]
 8005112:	6022      	str	r2, [r4, #0]
 8005114:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005118:	4628      	mov	r0, r5
 800511a:	f7ff fecf 	bl	8004ebc <__cvt>
 800511e:	9b06      	ldr	r3, [sp, #24]
 8005120:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005122:	2b47      	cmp	r3, #71	; 0x47
 8005124:	4680      	mov	r8, r0
 8005126:	d108      	bne.n	800513a <_printf_float+0x13e>
 8005128:	1cc8      	adds	r0, r1, #3
 800512a:	db02      	blt.n	8005132 <_printf_float+0x136>
 800512c:	6863      	ldr	r3, [r4, #4]
 800512e:	4299      	cmp	r1, r3
 8005130:	dd41      	ble.n	80051b6 <_printf_float+0x1ba>
 8005132:	f1ab 0302 	sub.w	r3, fp, #2
 8005136:	fa5f fb83 	uxtb.w	fp, r3
 800513a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800513e:	d820      	bhi.n	8005182 <_printf_float+0x186>
 8005140:	3901      	subs	r1, #1
 8005142:	465a      	mov	r2, fp
 8005144:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005148:	9109      	str	r1, [sp, #36]	; 0x24
 800514a:	f7ff ff19 	bl	8004f80 <__exponent>
 800514e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005150:	1813      	adds	r3, r2, r0
 8005152:	2a01      	cmp	r2, #1
 8005154:	4681      	mov	r9, r0
 8005156:	6123      	str	r3, [r4, #16]
 8005158:	dc02      	bgt.n	8005160 <_printf_float+0x164>
 800515a:	6822      	ldr	r2, [r4, #0]
 800515c:	07d2      	lsls	r2, r2, #31
 800515e:	d501      	bpl.n	8005164 <_printf_float+0x168>
 8005160:	3301      	adds	r3, #1
 8005162:	6123      	str	r3, [r4, #16]
 8005164:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005168:	2b00      	cmp	r3, #0
 800516a:	d09c      	beq.n	80050a6 <_printf_float+0xaa>
 800516c:	232d      	movs	r3, #45	; 0x2d
 800516e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005172:	e798      	b.n	80050a6 <_printf_float+0xaa>
 8005174:	9a06      	ldr	r2, [sp, #24]
 8005176:	2a47      	cmp	r2, #71	; 0x47
 8005178:	d1be      	bne.n	80050f8 <_printf_float+0xfc>
 800517a:	2b00      	cmp	r3, #0
 800517c:	d1bc      	bne.n	80050f8 <_printf_float+0xfc>
 800517e:	2301      	movs	r3, #1
 8005180:	e7b9      	b.n	80050f6 <_printf_float+0xfa>
 8005182:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005186:	d118      	bne.n	80051ba <_printf_float+0x1be>
 8005188:	2900      	cmp	r1, #0
 800518a:	6863      	ldr	r3, [r4, #4]
 800518c:	dd0b      	ble.n	80051a6 <_printf_float+0x1aa>
 800518e:	6121      	str	r1, [r4, #16]
 8005190:	b913      	cbnz	r3, 8005198 <_printf_float+0x19c>
 8005192:	6822      	ldr	r2, [r4, #0]
 8005194:	07d0      	lsls	r0, r2, #31
 8005196:	d502      	bpl.n	800519e <_printf_float+0x1a2>
 8005198:	3301      	adds	r3, #1
 800519a:	440b      	add	r3, r1
 800519c:	6123      	str	r3, [r4, #16]
 800519e:	65a1      	str	r1, [r4, #88]	; 0x58
 80051a0:	f04f 0900 	mov.w	r9, #0
 80051a4:	e7de      	b.n	8005164 <_printf_float+0x168>
 80051a6:	b913      	cbnz	r3, 80051ae <_printf_float+0x1b2>
 80051a8:	6822      	ldr	r2, [r4, #0]
 80051aa:	07d2      	lsls	r2, r2, #31
 80051ac:	d501      	bpl.n	80051b2 <_printf_float+0x1b6>
 80051ae:	3302      	adds	r3, #2
 80051b0:	e7f4      	b.n	800519c <_printf_float+0x1a0>
 80051b2:	2301      	movs	r3, #1
 80051b4:	e7f2      	b.n	800519c <_printf_float+0x1a0>
 80051b6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80051ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051bc:	4299      	cmp	r1, r3
 80051be:	db05      	blt.n	80051cc <_printf_float+0x1d0>
 80051c0:	6823      	ldr	r3, [r4, #0]
 80051c2:	6121      	str	r1, [r4, #16]
 80051c4:	07d8      	lsls	r0, r3, #31
 80051c6:	d5ea      	bpl.n	800519e <_printf_float+0x1a2>
 80051c8:	1c4b      	adds	r3, r1, #1
 80051ca:	e7e7      	b.n	800519c <_printf_float+0x1a0>
 80051cc:	2900      	cmp	r1, #0
 80051ce:	bfd4      	ite	le
 80051d0:	f1c1 0202 	rsble	r2, r1, #2
 80051d4:	2201      	movgt	r2, #1
 80051d6:	4413      	add	r3, r2
 80051d8:	e7e0      	b.n	800519c <_printf_float+0x1a0>
 80051da:	6823      	ldr	r3, [r4, #0]
 80051dc:	055a      	lsls	r2, r3, #21
 80051de:	d407      	bmi.n	80051f0 <_printf_float+0x1f4>
 80051e0:	6923      	ldr	r3, [r4, #16]
 80051e2:	4642      	mov	r2, r8
 80051e4:	4631      	mov	r1, r6
 80051e6:	4628      	mov	r0, r5
 80051e8:	47b8      	blx	r7
 80051ea:	3001      	adds	r0, #1
 80051ec:	d12c      	bne.n	8005248 <_printf_float+0x24c>
 80051ee:	e764      	b.n	80050ba <_printf_float+0xbe>
 80051f0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80051f4:	f240 80e0 	bls.w	80053b8 <_printf_float+0x3bc>
 80051f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80051fc:	2200      	movs	r2, #0
 80051fe:	2300      	movs	r3, #0
 8005200:	f7fb fc6a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005204:	2800      	cmp	r0, #0
 8005206:	d034      	beq.n	8005272 <_printf_float+0x276>
 8005208:	4a37      	ldr	r2, [pc, #220]	; (80052e8 <_printf_float+0x2ec>)
 800520a:	2301      	movs	r3, #1
 800520c:	4631      	mov	r1, r6
 800520e:	4628      	mov	r0, r5
 8005210:	47b8      	blx	r7
 8005212:	3001      	adds	r0, #1
 8005214:	f43f af51 	beq.w	80050ba <_printf_float+0xbe>
 8005218:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800521c:	429a      	cmp	r2, r3
 800521e:	db02      	blt.n	8005226 <_printf_float+0x22a>
 8005220:	6823      	ldr	r3, [r4, #0]
 8005222:	07d8      	lsls	r0, r3, #31
 8005224:	d510      	bpl.n	8005248 <_printf_float+0x24c>
 8005226:	ee18 3a10 	vmov	r3, s16
 800522a:	4652      	mov	r2, sl
 800522c:	4631      	mov	r1, r6
 800522e:	4628      	mov	r0, r5
 8005230:	47b8      	blx	r7
 8005232:	3001      	adds	r0, #1
 8005234:	f43f af41 	beq.w	80050ba <_printf_float+0xbe>
 8005238:	f04f 0800 	mov.w	r8, #0
 800523c:	f104 091a 	add.w	r9, r4, #26
 8005240:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005242:	3b01      	subs	r3, #1
 8005244:	4543      	cmp	r3, r8
 8005246:	dc09      	bgt.n	800525c <_printf_float+0x260>
 8005248:	6823      	ldr	r3, [r4, #0]
 800524a:	079b      	lsls	r3, r3, #30
 800524c:	f100 8107 	bmi.w	800545e <_printf_float+0x462>
 8005250:	68e0      	ldr	r0, [r4, #12]
 8005252:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005254:	4298      	cmp	r0, r3
 8005256:	bfb8      	it	lt
 8005258:	4618      	movlt	r0, r3
 800525a:	e730      	b.n	80050be <_printf_float+0xc2>
 800525c:	2301      	movs	r3, #1
 800525e:	464a      	mov	r2, r9
 8005260:	4631      	mov	r1, r6
 8005262:	4628      	mov	r0, r5
 8005264:	47b8      	blx	r7
 8005266:	3001      	adds	r0, #1
 8005268:	f43f af27 	beq.w	80050ba <_printf_float+0xbe>
 800526c:	f108 0801 	add.w	r8, r8, #1
 8005270:	e7e6      	b.n	8005240 <_printf_float+0x244>
 8005272:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005274:	2b00      	cmp	r3, #0
 8005276:	dc39      	bgt.n	80052ec <_printf_float+0x2f0>
 8005278:	4a1b      	ldr	r2, [pc, #108]	; (80052e8 <_printf_float+0x2ec>)
 800527a:	2301      	movs	r3, #1
 800527c:	4631      	mov	r1, r6
 800527e:	4628      	mov	r0, r5
 8005280:	47b8      	blx	r7
 8005282:	3001      	adds	r0, #1
 8005284:	f43f af19 	beq.w	80050ba <_printf_float+0xbe>
 8005288:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800528c:	4313      	orrs	r3, r2
 800528e:	d102      	bne.n	8005296 <_printf_float+0x29a>
 8005290:	6823      	ldr	r3, [r4, #0]
 8005292:	07d9      	lsls	r1, r3, #31
 8005294:	d5d8      	bpl.n	8005248 <_printf_float+0x24c>
 8005296:	ee18 3a10 	vmov	r3, s16
 800529a:	4652      	mov	r2, sl
 800529c:	4631      	mov	r1, r6
 800529e:	4628      	mov	r0, r5
 80052a0:	47b8      	blx	r7
 80052a2:	3001      	adds	r0, #1
 80052a4:	f43f af09 	beq.w	80050ba <_printf_float+0xbe>
 80052a8:	f04f 0900 	mov.w	r9, #0
 80052ac:	f104 0a1a 	add.w	sl, r4, #26
 80052b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052b2:	425b      	negs	r3, r3
 80052b4:	454b      	cmp	r3, r9
 80052b6:	dc01      	bgt.n	80052bc <_printf_float+0x2c0>
 80052b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052ba:	e792      	b.n	80051e2 <_printf_float+0x1e6>
 80052bc:	2301      	movs	r3, #1
 80052be:	4652      	mov	r2, sl
 80052c0:	4631      	mov	r1, r6
 80052c2:	4628      	mov	r0, r5
 80052c4:	47b8      	blx	r7
 80052c6:	3001      	adds	r0, #1
 80052c8:	f43f aef7 	beq.w	80050ba <_printf_float+0xbe>
 80052cc:	f109 0901 	add.w	r9, r9, #1
 80052d0:	e7ee      	b.n	80052b0 <_printf_float+0x2b4>
 80052d2:	bf00      	nop
 80052d4:	7fefffff 	.word	0x7fefffff
 80052d8:	08007974 	.word	0x08007974
 80052dc:	08007978 	.word	0x08007978
 80052e0:	0800797c 	.word	0x0800797c
 80052e4:	08007980 	.word	0x08007980
 80052e8:	08007984 	.word	0x08007984
 80052ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80052ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80052f0:	429a      	cmp	r2, r3
 80052f2:	bfa8      	it	ge
 80052f4:	461a      	movge	r2, r3
 80052f6:	2a00      	cmp	r2, #0
 80052f8:	4691      	mov	r9, r2
 80052fa:	dc37      	bgt.n	800536c <_printf_float+0x370>
 80052fc:	f04f 0b00 	mov.w	fp, #0
 8005300:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005304:	f104 021a 	add.w	r2, r4, #26
 8005308:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800530a:	9305      	str	r3, [sp, #20]
 800530c:	eba3 0309 	sub.w	r3, r3, r9
 8005310:	455b      	cmp	r3, fp
 8005312:	dc33      	bgt.n	800537c <_printf_float+0x380>
 8005314:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005318:	429a      	cmp	r2, r3
 800531a:	db3b      	blt.n	8005394 <_printf_float+0x398>
 800531c:	6823      	ldr	r3, [r4, #0]
 800531e:	07da      	lsls	r2, r3, #31
 8005320:	d438      	bmi.n	8005394 <_printf_float+0x398>
 8005322:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005326:	eba2 0903 	sub.w	r9, r2, r3
 800532a:	9b05      	ldr	r3, [sp, #20]
 800532c:	1ad2      	subs	r2, r2, r3
 800532e:	4591      	cmp	r9, r2
 8005330:	bfa8      	it	ge
 8005332:	4691      	movge	r9, r2
 8005334:	f1b9 0f00 	cmp.w	r9, #0
 8005338:	dc35      	bgt.n	80053a6 <_printf_float+0x3aa>
 800533a:	f04f 0800 	mov.w	r8, #0
 800533e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005342:	f104 0a1a 	add.w	sl, r4, #26
 8005346:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800534a:	1a9b      	subs	r3, r3, r2
 800534c:	eba3 0309 	sub.w	r3, r3, r9
 8005350:	4543      	cmp	r3, r8
 8005352:	f77f af79 	ble.w	8005248 <_printf_float+0x24c>
 8005356:	2301      	movs	r3, #1
 8005358:	4652      	mov	r2, sl
 800535a:	4631      	mov	r1, r6
 800535c:	4628      	mov	r0, r5
 800535e:	47b8      	blx	r7
 8005360:	3001      	adds	r0, #1
 8005362:	f43f aeaa 	beq.w	80050ba <_printf_float+0xbe>
 8005366:	f108 0801 	add.w	r8, r8, #1
 800536a:	e7ec      	b.n	8005346 <_printf_float+0x34a>
 800536c:	4613      	mov	r3, r2
 800536e:	4631      	mov	r1, r6
 8005370:	4642      	mov	r2, r8
 8005372:	4628      	mov	r0, r5
 8005374:	47b8      	blx	r7
 8005376:	3001      	adds	r0, #1
 8005378:	d1c0      	bne.n	80052fc <_printf_float+0x300>
 800537a:	e69e      	b.n	80050ba <_printf_float+0xbe>
 800537c:	2301      	movs	r3, #1
 800537e:	4631      	mov	r1, r6
 8005380:	4628      	mov	r0, r5
 8005382:	9205      	str	r2, [sp, #20]
 8005384:	47b8      	blx	r7
 8005386:	3001      	adds	r0, #1
 8005388:	f43f ae97 	beq.w	80050ba <_printf_float+0xbe>
 800538c:	9a05      	ldr	r2, [sp, #20]
 800538e:	f10b 0b01 	add.w	fp, fp, #1
 8005392:	e7b9      	b.n	8005308 <_printf_float+0x30c>
 8005394:	ee18 3a10 	vmov	r3, s16
 8005398:	4652      	mov	r2, sl
 800539a:	4631      	mov	r1, r6
 800539c:	4628      	mov	r0, r5
 800539e:	47b8      	blx	r7
 80053a0:	3001      	adds	r0, #1
 80053a2:	d1be      	bne.n	8005322 <_printf_float+0x326>
 80053a4:	e689      	b.n	80050ba <_printf_float+0xbe>
 80053a6:	9a05      	ldr	r2, [sp, #20]
 80053a8:	464b      	mov	r3, r9
 80053aa:	4442      	add	r2, r8
 80053ac:	4631      	mov	r1, r6
 80053ae:	4628      	mov	r0, r5
 80053b0:	47b8      	blx	r7
 80053b2:	3001      	adds	r0, #1
 80053b4:	d1c1      	bne.n	800533a <_printf_float+0x33e>
 80053b6:	e680      	b.n	80050ba <_printf_float+0xbe>
 80053b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80053ba:	2a01      	cmp	r2, #1
 80053bc:	dc01      	bgt.n	80053c2 <_printf_float+0x3c6>
 80053be:	07db      	lsls	r3, r3, #31
 80053c0:	d53a      	bpl.n	8005438 <_printf_float+0x43c>
 80053c2:	2301      	movs	r3, #1
 80053c4:	4642      	mov	r2, r8
 80053c6:	4631      	mov	r1, r6
 80053c8:	4628      	mov	r0, r5
 80053ca:	47b8      	blx	r7
 80053cc:	3001      	adds	r0, #1
 80053ce:	f43f ae74 	beq.w	80050ba <_printf_float+0xbe>
 80053d2:	ee18 3a10 	vmov	r3, s16
 80053d6:	4652      	mov	r2, sl
 80053d8:	4631      	mov	r1, r6
 80053da:	4628      	mov	r0, r5
 80053dc:	47b8      	blx	r7
 80053de:	3001      	adds	r0, #1
 80053e0:	f43f ae6b 	beq.w	80050ba <_printf_float+0xbe>
 80053e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80053e8:	2200      	movs	r2, #0
 80053ea:	2300      	movs	r3, #0
 80053ec:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80053f0:	f7fb fb72 	bl	8000ad8 <__aeabi_dcmpeq>
 80053f4:	b9d8      	cbnz	r0, 800542e <_printf_float+0x432>
 80053f6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80053fa:	f108 0201 	add.w	r2, r8, #1
 80053fe:	4631      	mov	r1, r6
 8005400:	4628      	mov	r0, r5
 8005402:	47b8      	blx	r7
 8005404:	3001      	adds	r0, #1
 8005406:	d10e      	bne.n	8005426 <_printf_float+0x42a>
 8005408:	e657      	b.n	80050ba <_printf_float+0xbe>
 800540a:	2301      	movs	r3, #1
 800540c:	4652      	mov	r2, sl
 800540e:	4631      	mov	r1, r6
 8005410:	4628      	mov	r0, r5
 8005412:	47b8      	blx	r7
 8005414:	3001      	adds	r0, #1
 8005416:	f43f ae50 	beq.w	80050ba <_printf_float+0xbe>
 800541a:	f108 0801 	add.w	r8, r8, #1
 800541e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005420:	3b01      	subs	r3, #1
 8005422:	4543      	cmp	r3, r8
 8005424:	dcf1      	bgt.n	800540a <_printf_float+0x40e>
 8005426:	464b      	mov	r3, r9
 8005428:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800542c:	e6da      	b.n	80051e4 <_printf_float+0x1e8>
 800542e:	f04f 0800 	mov.w	r8, #0
 8005432:	f104 0a1a 	add.w	sl, r4, #26
 8005436:	e7f2      	b.n	800541e <_printf_float+0x422>
 8005438:	2301      	movs	r3, #1
 800543a:	4642      	mov	r2, r8
 800543c:	e7df      	b.n	80053fe <_printf_float+0x402>
 800543e:	2301      	movs	r3, #1
 8005440:	464a      	mov	r2, r9
 8005442:	4631      	mov	r1, r6
 8005444:	4628      	mov	r0, r5
 8005446:	47b8      	blx	r7
 8005448:	3001      	adds	r0, #1
 800544a:	f43f ae36 	beq.w	80050ba <_printf_float+0xbe>
 800544e:	f108 0801 	add.w	r8, r8, #1
 8005452:	68e3      	ldr	r3, [r4, #12]
 8005454:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005456:	1a5b      	subs	r3, r3, r1
 8005458:	4543      	cmp	r3, r8
 800545a:	dcf0      	bgt.n	800543e <_printf_float+0x442>
 800545c:	e6f8      	b.n	8005250 <_printf_float+0x254>
 800545e:	f04f 0800 	mov.w	r8, #0
 8005462:	f104 0919 	add.w	r9, r4, #25
 8005466:	e7f4      	b.n	8005452 <_printf_float+0x456>

08005468 <_printf_common>:
 8005468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800546c:	4616      	mov	r6, r2
 800546e:	4699      	mov	r9, r3
 8005470:	688a      	ldr	r2, [r1, #8]
 8005472:	690b      	ldr	r3, [r1, #16]
 8005474:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005478:	4293      	cmp	r3, r2
 800547a:	bfb8      	it	lt
 800547c:	4613      	movlt	r3, r2
 800547e:	6033      	str	r3, [r6, #0]
 8005480:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005484:	4607      	mov	r7, r0
 8005486:	460c      	mov	r4, r1
 8005488:	b10a      	cbz	r2, 800548e <_printf_common+0x26>
 800548a:	3301      	adds	r3, #1
 800548c:	6033      	str	r3, [r6, #0]
 800548e:	6823      	ldr	r3, [r4, #0]
 8005490:	0699      	lsls	r1, r3, #26
 8005492:	bf42      	ittt	mi
 8005494:	6833      	ldrmi	r3, [r6, #0]
 8005496:	3302      	addmi	r3, #2
 8005498:	6033      	strmi	r3, [r6, #0]
 800549a:	6825      	ldr	r5, [r4, #0]
 800549c:	f015 0506 	ands.w	r5, r5, #6
 80054a0:	d106      	bne.n	80054b0 <_printf_common+0x48>
 80054a2:	f104 0a19 	add.w	sl, r4, #25
 80054a6:	68e3      	ldr	r3, [r4, #12]
 80054a8:	6832      	ldr	r2, [r6, #0]
 80054aa:	1a9b      	subs	r3, r3, r2
 80054ac:	42ab      	cmp	r3, r5
 80054ae:	dc26      	bgt.n	80054fe <_printf_common+0x96>
 80054b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80054b4:	1e13      	subs	r3, r2, #0
 80054b6:	6822      	ldr	r2, [r4, #0]
 80054b8:	bf18      	it	ne
 80054ba:	2301      	movne	r3, #1
 80054bc:	0692      	lsls	r2, r2, #26
 80054be:	d42b      	bmi.n	8005518 <_printf_common+0xb0>
 80054c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80054c4:	4649      	mov	r1, r9
 80054c6:	4638      	mov	r0, r7
 80054c8:	47c0      	blx	r8
 80054ca:	3001      	adds	r0, #1
 80054cc:	d01e      	beq.n	800550c <_printf_common+0xa4>
 80054ce:	6823      	ldr	r3, [r4, #0]
 80054d0:	6922      	ldr	r2, [r4, #16]
 80054d2:	f003 0306 	and.w	r3, r3, #6
 80054d6:	2b04      	cmp	r3, #4
 80054d8:	bf02      	ittt	eq
 80054da:	68e5      	ldreq	r5, [r4, #12]
 80054dc:	6833      	ldreq	r3, [r6, #0]
 80054de:	1aed      	subeq	r5, r5, r3
 80054e0:	68a3      	ldr	r3, [r4, #8]
 80054e2:	bf0c      	ite	eq
 80054e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80054e8:	2500      	movne	r5, #0
 80054ea:	4293      	cmp	r3, r2
 80054ec:	bfc4      	itt	gt
 80054ee:	1a9b      	subgt	r3, r3, r2
 80054f0:	18ed      	addgt	r5, r5, r3
 80054f2:	2600      	movs	r6, #0
 80054f4:	341a      	adds	r4, #26
 80054f6:	42b5      	cmp	r5, r6
 80054f8:	d11a      	bne.n	8005530 <_printf_common+0xc8>
 80054fa:	2000      	movs	r0, #0
 80054fc:	e008      	b.n	8005510 <_printf_common+0xa8>
 80054fe:	2301      	movs	r3, #1
 8005500:	4652      	mov	r2, sl
 8005502:	4649      	mov	r1, r9
 8005504:	4638      	mov	r0, r7
 8005506:	47c0      	blx	r8
 8005508:	3001      	adds	r0, #1
 800550a:	d103      	bne.n	8005514 <_printf_common+0xac>
 800550c:	f04f 30ff 	mov.w	r0, #4294967295
 8005510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005514:	3501      	adds	r5, #1
 8005516:	e7c6      	b.n	80054a6 <_printf_common+0x3e>
 8005518:	18e1      	adds	r1, r4, r3
 800551a:	1c5a      	adds	r2, r3, #1
 800551c:	2030      	movs	r0, #48	; 0x30
 800551e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005522:	4422      	add	r2, r4
 8005524:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005528:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800552c:	3302      	adds	r3, #2
 800552e:	e7c7      	b.n	80054c0 <_printf_common+0x58>
 8005530:	2301      	movs	r3, #1
 8005532:	4622      	mov	r2, r4
 8005534:	4649      	mov	r1, r9
 8005536:	4638      	mov	r0, r7
 8005538:	47c0      	blx	r8
 800553a:	3001      	adds	r0, #1
 800553c:	d0e6      	beq.n	800550c <_printf_common+0xa4>
 800553e:	3601      	adds	r6, #1
 8005540:	e7d9      	b.n	80054f6 <_printf_common+0x8e>
	...

08005544 <_printf_i>:
 8005544:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005548:	7e0f      	ldrb	r7, [r1, #24]
 800554a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800554c:	2f78      	cmp	r7, #120	; 0x78
 800554e:	4691      	mov	r9, r2
 8005550:	4680      	mov	r8, r0
 8005552:	460c      	mov	r4, r1
 8005554:	469a      	mov	sl, r3
 8005556:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800555a:	d807      	bhi.n	800556c <_printf_i+0x28>
 800555c:	2f62      	cmp	r7, #98	; 0x62
 800555e:	d80a      	bhi.n	8005576 <_printf_i+0x32>
 8005560:	2f00      	cmp	r7, #0
 8005562:	f000 80d4 	beq.w	800570e <_printf_i+0x1ca>
 8005566:	2f58      	cmp	r7, #88	; 0x58
 8005568:	f000 80c0 	beq.w	80056ec <_printf_i+0x1a8>
 800556c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005570:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005574:	e03a      	b.n	80055ec <_printf_i+0xa8>
 8005576:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800557a:	2b15      	cmp	r3, #21
 800557c:	d8f6      	bhi.n	800556c <_printf_i+0x28>
 800557e:	a101      	add	r1, pc, #4	; (adr r1, 8005584 <_printf_i+0x40>)
 8005580:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005584:	080055dd 	.word	0x080055dd
 8005588:	080055f1 	.word	0x080055f1
 800558c:	0800556d 	.word	0x0800556d
 8005590:	0800556d 	.word	0x0800556d
 8005594:	0800556d 	.word	0x0800556d
 8005598:	0800556d 	.word	0x0800556d
 800559c:	080055f1 	.word	0x080055f1
 80055a0:	0800556d 	.word	0x0800556d
 80055a4:	0800556d 	.word	0x0800556d
 80055a8:	0800556d 	.word	0x0800556d
 80055ac:	0800556d 	.word	0x0800556d
 80055b0:	080056f5 	.word	0x080056f5
 80055b4:	0800561d 	.word	0x0800561d
 80055b8:	080056af 	.word	0x080056af
 80055bc:	0800556d 	.word	0x0800556d
 80055c0:	0800556d 	.word	0x0800556d
 80055c4:	08005717 	.word	0x08005717
 80055c8:	0800556d 	.word	0x0800556d
 80055cc:	0800561d 	.word	0x0800561d
 80055d0:	0800556d 	.word	0x0800556d
 80055d4:	0800556d 	.word	0x0800556d
 80055d8:	080056b7 	.word	0x080056b7
 80055dc:	682b      	ldr	r3, [r5, #0]
 80055de:	1d1a      	adds	r2, r3, #4
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	602a      	str	r2, [r5, #0]
 80055e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055ec:	2301      	movs	r3, #1
 80055ee:	e09f      	b.n	8005730 <_printf_i+0x1ec>
 80055f0:	6820      	ldr	r0, [r4, #0]
 80055f2:	682b      	ldr	r3, [r5, #0]
 80055f4:	0607      	lsls	r7, r0, #24
 80055f6:	f103 0104 	add.w	r1, r3, #4
 80055fa:	6029      	str	r1, [r5, #0]
 80055fc:	d501      	bpl.n	8005602 <_printf_i+0xbe>
 80055fe:	681e      	ldr	r6, [r3, #0]
 8005600:	e003      	b.n	800560a <_printf_i+0xc6>
 8005602:	0646      	lsls	r6, r0, #25
 8005604:	d5fb      	bpl.n	80055fe <_printf_i+0xba>
 8005606:	f9b3 6000 	ldrsh.w	r6, [r3]
 800560a:	2e00      	cmp	r6, #0
 800560c:	da03      	bge.n	8005616 <_printf_i+0xd2>
 800560e:	232d      	movs	r3, #45	; 0x2d
 8005610:	4276      	negs	r6, r6
 8005612:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005616:	485a      	ldr	r0, [pc, #360]	; (8005780 <_printf_i+0x23c>)
 8005618:	230a      	movs	r3, #10
 800561a:	e012      	b.n	8005642 <_printf_i+0xfe>
 800561c:	682b      	ldr	r3, [r5, #0]
 800561e:	6820      	ldr	r0, [r4, #0]
 8005620:	1d19      	adds	r1, r3, #4
 8005622:	6029      	str	r1, [r5, #0]
 8005624:	0605      	lsls	r5, r0, #24
 8005626:	d501      	bpl.n	800562c <_printf_i+0xe8>
 8005628:	681e      	ldr	r6, [r3, #0]
 800562a:	e002      	b.n	8005632 <_printf_i+0xee>
 800562c:	0641      	lsls	r1, r0, #25
 800562e:	d5fb      	bpl.n	8005628 <_printf_i+0xe4>
 8005630:	881e      	ldrh	r6, [r3, #0]
 8005632:	4853      	ldr	r0, [pc, #332]	; (8005780 <_printf_i+0x23c>)
 8005634:	2f6f      	cmp	r7, #111	; 0x6f
 8005636:	bf0c      	ite	eq
 8005638:	2308      	moveq	r3, #8
 800563a:	230a      	movne	r3, #10
 800563c:	2100      	movs	r1, #0
 800563e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005642:	6865      	ldr	r5, [r4, #4]
 8005644:	60a5      	str	r5, [r4, #8]
 8005646:	2d00      	cmp	r5, #0
 8005648:	bfa2      	ittt	ge
 800564a:	6821      	ldrge	r1, [r4, #0]
 800564c:	f021 0104 	bicge.w	r1, r1, #4
 8005650:	6021      	strge	r1, [r4, #0]
 8005652:	b90e      	cbnz	r6, 8005658 <_printf_i+0x114>
 8005654:	2d00      	cmp	r5, #0
 8005656:	d04b      	beq.n	80056f0 <_printf_i+0x1ac>
 8005658:	4615      	mov	r5, r2
 800565a:	fbb6 f1f3 	udiv	r1, r6, r3
 800565e:	fb03 6711 	mls	r7, r3, r1, r6
 8005662:	5dc7      	ldrb	r7, [r0, r7]
 8005664:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005668:	4637      	mov	r7, r6
 800566a:	42bb      	cmp	r3, r7
 800566c:	460e      	mov	r6, r1
 800566e:	d9f4      	bls.n	800565a <_printf_i+0x116>
 8005670:	2b08      	cmp	r3, #8
 8005672:	d10b      	bne.n	800568c <_printf_i+0x148>
 8005674:	6823      	ldr	r3, [r4, #0]
 8005676:	07de      	lsls	r6, r3, #31
 8005678:	d508      	bpl.n	800568c <_printf_i+0x148>
 800567a:	6923      	ldr	r3, [r4, #16]
 800567c:	6861      	ldr	r1, [r4, #4]
 800567e:	4299      	cmp	r1, r3
 8005680:	bfde      	ittt	le
 8005682:	2330      	movle	r3, #48	; 0x30
 8005684:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005688:	f105 35ff 	addle.w	r5, r5, #4294967295
 800568c:	1b52      	subs	r2, r2, r5
 800568e:	6122      	str	r2, [r4, #16]
 8005690:	f8cd a000 	str.w	sl, [sp]
 8005694:	464b      	mov	r3, r9
 8005696:	aa03      	add	r2, sp, #12
 8005698:	4621      	mov	r1, r4
 800569a:	4640      	mov	r0, r8
 800569c:	f7ff fee4 	bl	8005468 <_printf_common>
 80056a0:	3001      	adds	r0, #1
 80056a2:	d14a      	bne.n	800573a <_printf_i+0x1f6>
 80056a4:	f04f 30ff 	mov.w	r0, #4294967295
 80056a8:	b004      	add	sp, #16
 80056aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056ae:	6823      	ldr	r3, [r4, #0]
 80056b0:	f043 0320 	orr.w	r3, r3, #32
 80056b4:	6023      	str	r3, [r4, #0]
 80056b6:	4833      	ldr	r0, [pc, #204]	; (8005784 <_printf_i+0x240>)
 80056b8:	2778      	movs	r7, #120	; 0x78
 80056ba:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80056be:	6823      	ldr	r3, [r4, #0]
 80056c0:	6829      	ldr	r1, [r5, #0]
 80056c2:	061f      	lsls	r7, r3, #24
 80056c4:	f851 6b04 	ldr.w	r6, [r1], #4
 80056c8:	d402      	bmi.n	80056d0 <_printf_i+0x18c>
 80056ca:	065f      	lsls	r7, r3, #25
 80056cc:	bf48      	it	mi
 80056ce:	b2b6      	uxthmi	r6, r6
 80056d0:	07df      	lsls	r7, r3, #31
 80056d2:	bf48      	it	mi
 80056d4:	f043 0320 	orrmi.w	r3, r3, #32
 80056d8:	6029      	str	r1, [r5, #0]
 80056da:	bf48      	it	mi
 80056dc:	6023      	strmi	r3, [r4, #0]
 80056de:	b91e      	cbnz	r6, 80056e8 <_printf_i+0x1a4>
 80056e0:	6823      	ldr	r3, [r4, #0]
 80056e2:	f023 0320 	bic.w	r3, r3, #32
 80056e6:	6023      	str	r3, [r4, #0]
 80056e8:	2310      	movs	r3, #16
 80056ea:	e7a7      	b.n	800563c <_printf_i+0xf8>
 80056ec:	4824      	ldr	r0, [pc, #144]	; (8005780 <_printf_i+0x23c>)
 80056ee:	e7e4      	b.n	80056ba <_printf_i+0x176>
 80056f0:	4615      	mov	r5, r2
 80056f2:	e7bd      	b.n	8005670 <_printf_i+0x12c>
 80056f4:	682b      	ldr	r3, [r5, #0]
 80056f6:	6826      	ldr	r6, [r4, #0]
 80056f8:	6961      	ldr	r1, [r4, #20]
 80056fa:	1d18      	adds	r0, r3, #4
 80056fc:	6028      	str	r0, [r5, #0]
 80056fe:	0635      	lsls	r5, r6, #24
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	d501      	bpl.n	8005708 <_printf_i+0x1c4>
 8005704:	6019      	str	r1, [r3, #0]
 8005706:	e002      	b.n	800570e <_printf_i+0x1ca>
 8005708:	0670      	lsls	r0, r6, #25
 800570a:	d5fb      	bpl.n	8005704 <_printf_i+0x1c0>
 800570c:	8019      	strh	r1, [r3, #0]
 800570e:	2300      	movs	r3, #0
 8005710:	6123      	str	r3, [r4, #16]
 8005712:	4615      	mov	r5, r2
 8005714:	e7bc      	b.n	8005690 <_printf_i+0x14c>
 8005716:	682b      	ldr	r3, [r5, #0]
 8005718:	1d1a      	adds	r2, r3, #4
 800571a:	602a      	str	r2, [r5, #0]
 800571c:	681d      	ldr	r5, [r3, #0]
 800571e:	6862      	ldr	r2, [r4, #4]
 8005720:	2100      	movs	r1, #0
 8005722:	4628      	mov	r0, r5
 8005724:	f7fa fd5c 	bl	80001e0 <memchr>
 8005728:	b108      	cbz	r0, 800572e <_printf_i+0x1ea>
 800572a:	1b40      	subs	r0, r0, r5
 800572c:	6060      	str	r0, [r4, #4]
 800572e:	6863      	ldr	r3, [r4, #4]
 8005730:	6123      	str	r3, [r4, #16]
 8005732:	2300      	movs	r3, #0
 8005734:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005738:	e7aa      	b.n	8005690 <_printf_i+0x14c>
 800573a:	6923      	ldr	r3, [r4, #16]
 800573c:	462a      	mov	r2, r5
 800573e:	4649      	mov	r1, r9
 8005740:	4640      	mov	r0, r8
 8005742:	47d0      	blx	sl
 8005744:	3001      	adds	r0, #1
 8005746:	d0ad      	beq.n	80056a4 <_printf_i+0x160>
 8005748:	6823      	ldr	r3, [r4, #0]
 800574a:	079b      	lsls	r3, r3, #30
 800574c:	d413      	bmi.n	8005776 <_printf_i+0x232>
 800574e:	68e0      	ldr	r0, [r4, #12]
 8005750:	9b03      	ldr	r3, [sp, #12]
 8005752:	4298      	cmp	r0, r3
 8005754:	bfb8      	it	lt
 8005756:	4618      	movlt	r0, r3
 8005758:	e7a6      	b.n	80056a8 <_printf_i+0x164>
 800575a:	2301      	movs	r3, #1
 800575c:	4632      	mov	r2, r6
 800575e:	4649      	mov	r1, r9
 8005760:	4640      	mov	r0, r8
 8005762:	47d0      	blx	sl
 8005764:	3001      	adds	r0, #1
 8005766:	d09d      	beq.n	80056a4 <_printf_i+0x160>
 8005768:	3501      	adds	r5, #1
 800576a:	68e3      	ldr	r3, [r4, #12]
 800576c:	9903      	ldr	r1, [sp, #12]
 800576e:	1a5b      	subs	r3, r3, r1
 8005770:	42ab      	cmp	r3, r5
 8005772:	dcf2      	bgt.n	800575a <_printf_i+0x216>
 8005774:	e7eb      	b.n	800574e <_printf_i+0x20a>
 8005776:	2500      	movs	r5, #0
 8005778:	f104 0619 	add.w	r6, r4, #25
 800577c:	e7f5      	b.n	800576a <_printf_i+0x226>
 800577e:	bf00      	nop
 8005780:	08007986 	.word	0x08007986
 8005784:	08007997 	.word	0x08007997

08005788 <std>:
 8005788:	2300      	movs	r3, #0
 800578a:	b510      	push	{r4, lr}
 800578c:	4604      	mov	r4, r0
 800578e:	e9c0 3300 	strd	r3, r3, [r0]
 8005792:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005796:	6083      	str	r3, [r0, #8]
 8005798:	8181      	strh	r1, [r0, #12]
 800579a:	6643      	str	r3, [r0, #100]	; 0x64
 800579c:	81c2      	strh	r2, [r0, #14]
 800579e:	6183      	str	r3, [r0, #24]
 80057a0:	4619      	mov	r1, r3
 80057a2:	2208      	movs	r2, #8
 80057a4:	305c      	adds	r0, #92	; 0x5c
 80057a6:	f000 f9e5 	bl	8005b74 <memset>
 80057aa:	4b05      	ldr	r3, [pc, #20]	; (80057c0 <std+0x38>)
 80057ac:	6263      	str	r3, [r4, #36]	; 0x24
 80057ae:	4b05      	ldr	r3, [pc, #20]	; (80057c4 <std+0x3c>)
 80057b0:	62a3      	str	r3, [r4, #40]	; 0x28
 80057b2:	4b05      	ldr	r3, [pc, #20]	; (80057c8 <std+0x40>)
 80057b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80057b6:	4b05      	ldr	r3, [pc, #20]	; (80057cc <std+0x44>)
 80057b8:	6224      	str	r4, [r4, #32]
 80057ba:	6323      	str	r3, [r4, #48]	; 0x30
 80057bc:	bd10      	pop	{r4, pc}
 80057be:	bf00      	nop
 80057c0:	080059c5 	.word	0x080059c5
 80057c4:	080059e7 	.word	0x080059e7
 80057c8:	08005a1f 	.word	0x08005a1f
 80057cc:	08005a43 	.word	0x08005a43

080057d0 <stdio_exit_handler>:
 80057d0:	4a02      	ldr	r2, [pc, #8]	; (80057dc <stdio_exit_handler+0xc>)
 80057d2:	4903      	ldr	r1, [pc, #12]	; (80057e0 <stdio_exit_handler+0x10>)
 80057d4:	4803      	ldr	r0, [pc, #12]	; (80057e4 <stdio_exit_handler+0x14>)
 80057d6:	f000 b869 	b.w	80058ac <_fwalk_sglue>
 80057da:	bf00      	nop
 80057dc:	2000000c 	.word	0x2000000c
 80057e0:	080075f1 	.word	0x080075f1
 80057e4:	20000018 	.word	0x20000018

080057e8 <cleanup_stdio>:
 80057e8:	6841      	ldr	r1, [r0, #4]
 80057ea:	4b0c      	ldr	r3, [pc, #48]	; (800581c <cleanup_stdio+0x34>)
 80057ec:	4299      	cmp	r1, r3
 80057ee:	b510      	push	{r4, lr}
 80057f0:	4604      	mov	r4, r0
 80057f2:	d001      	beq.n	80057f8 <cleanup_stdio+0x10>
 80057f4:	f001 fefc 	bl	80075f0 <_fflush_r>
 80057f8:	68a1      	ldr	r1, [r4, #8]
 80057fa:	4b09      	ldr	r3, [pc, #36]	; (8005820 <cleanup_stdio+0x38>)
 80057fc:	4299      	cmp	r1, r3
 80057fe:	d002      	beq.n	8005806 <cleanup_stdio+0x1e>
 8005800:	4620      	mov	r0, r4
 8005802:	f001 fef5 	bl	80075f0 <_fflush_r>
 8005806:	68e1      	ldr	r1, [r4, #12]
 8005808:	4b06      	ldr	r3, [pc, #24]	; (8005824 <cleanup_stdio+0x3c>)
 800580a:	4299      	cmp	r1, r3
 800580c:	d004      	beq.n	8005818 <cleanup_stdio+0x30>
 800580e:	4620      	mov	r0, r4
 8005810:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005814:	f001 beec 	b.w	80075f0 <_fflush_r>
 8005818:	bd10      	pop	{r4, pc}
 800581a:	bf00      	nop
 800581c:	200002a4 	.word	0x200002a4
 8005820:	2000030c 	.word	0x2000030c
 8005824:	20000374 	.word	0x20000374

08005828 <global_stdio_init.part.0>:
 8005828:	b510      	push	{r4, lr}
 800582a:	4b0b      	ldr	r3, [pc, #44]	; (8005858 <global_stdio_init.part.0+0x30>)
 800582c:	4c0b      	ldr	r4, [pc, #44]	; (800585c <global_stdio_init.part.0+0x34>)
 800582e:	4a0c      	ldr	r2, [pc, #48]	; (8005860 <global_stdio_init.part.0+0x38>)
 8005830:	601a      	str	r2, [r3, #0]
 8005832:	4620      	mov	r0, r4
 8005834:	2200      	movs	r2, #0
 8005836:	2104      	movs	r1, #4
 8005838:	f7ff ffa6 	bl	8005788 <std>
 800583c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005840:	2201      	movs	r2, #1
 8005842:	2109      	movs	r1, #9
 8005844:	f7ff ffa0 	bl	8005788 <std>
 8005848:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800584c:	2202      	movs	r2, #2
 800584e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005852:	2112      	movs	r1, #18
 8005854:	f7ff bf98 	b.w	8005788 <std>
 8005858:	200003dc 	.word	0x200003dc
 800585c:	200002a4 	.word	0x200002a4
 8005860:	080057d1 	.word	0x080057d1

08005864 <__sfp_lock_acquire>:
 8005864:	4801      	ldr	r0, [pc, #4]	; (800586c <__sfp_lock_acquire+0x8>)
 8005866:	f000 ba01 	b.w	8005c6c <__retarget_lock_acquire_recursive>
 800586a:	bf00      	nop
 800586c:	200003e5 	.word	0x200003e5

08005870 <__sfp_lock_release>:
 8005870:	4801      	ldr	r0, [pc, #4]	; (8005878 <__sfp_lock_release+0x8>)
 8005872:	f000 b9fc 	b.w	8005c6e <__retarget_lock_release_recursive>
 8005876:	bf00      	nop
 8005878:	200003e5 	.word	0x200003e5

0800587c <__sinit>:
 800587c:	b510      	push	{r4, lr}
 800587e:	4604      	mov	r4, r0
 8005880:	f7ff fff0 	bl	8005864 <__sfp_lock_acquire>
 8005884:	6a23      	ldr	r3, [r4, #32]
 8005886:	b11b      	cbz	r3, 8005890 <__sinit+0x14>
 8005888:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800588c:	f7ff bff0 	b.w	8005870 <__sfp_lock_release>
 8005890:	4b04      	ldr	r3, [pc, #16]	; (80058a4 <__sinit+0x28>)
 8005892:	6223      	str	r3, [r4, #32]
 8005894:	4b04      	ldr	r3, [pc, #16]	; (80058a8 <__sinit+0x2c>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d1f5      	bne.n	8005888 <__sinit+0xc>
 800589c:	f7ff ffc4 	bl	8005828 <global_stdio_init.part.0>
 80058a0:	e7f2      	b.n	8005888 <__sinit+0xc>
 80058a2:	bf00      	nop
 80058a4:	080057e9 	.word	0x080057e9
 80058a8:	200003dc 	.word	0x200003dc

080058ac <_fwalk_sglue>:
 80058ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058b0:	4607      	mov	r7, r0
 80058b2:	4688      	mov	r8, r1
 80058b4:	4614      	mov	r4, r2
 80058b6:	2600      	movs	r6, #0
 80058b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80058bc:	f1b9 0901 	subs.w	r9, r9, #1
 80058c0:	d505      	bpl.n	80058ce <_fwalk_sglue+0x22>
 80058c2:	6824      	ldr	r4, [r4, #0]
 80058c4:	2c00      	cmp	r4, #0
 80058c6:	d1f7      	bne.n	80058b8 <_fwalk_sglue+0xc>
 80058c8:	4630      	mov	r0, r6
 80058ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058ce:	89ab      	ldrh	r3, [r5, #12]
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d907      	bls.n	80058e4 <_fwalk_sglue+0x38>
 80058d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80058d8:	3301      	adds	r3, #1
 80058da:	d003      	beq.n	80058e4 <_fwalk_sglue+0x38>
 80058dc:	4629      	mov	r1, r5
 80058de:	4638      	mov	r0, r7
 80058e0:	47c0      	blx	r8
 80058e2:	4306      	orrs	r6, r0
 80058e4:	3568      	adds	r5, #104	; 0x68
 80058e6:	e7e9      	b.n	80058bc <_fwalk_sglue+0x10>

080058e8 <iprintf>:
 80058e8:	b40f      	push	{r0, r1, r2, r3}
 80058ea:	b507      	push	{r0, r1, r2, lr}
 80058ec:	4906      	ldr	r1, [pc, #24]	; (8005908 <iprintf+0x20>)
 80058ee:	ab04      	add	r3, sp, #16
 80058f0:	6808      	ldr	r0, [r1, #0]
 80058f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80058f6:	6881      	ldr	r1, [r0, #8]
 80058f8:	9301      	str	r3, [sp, #4]
 80058fa:	f001 fcd9 	bl	80072b0 <_vfiprintf_r>
 80058fe:	b003      	add	sp, #12
 8005900:	f85d eb04 	ldr.w	lr, [sp], #4
 8005904:	b004      	add	sp, #16
 8005906:	4770      	bx	lr
 8005908:	20000064 	.word	0x20000064

0800590c <_puts_r>:
 800590c:	6a03      	ldr	r3, [r0, #32]
 800590e:	b570      	push	{r4, r5, r6, lr}
 8005910:	6884      	ldr	r4, [r0, #8]
 8005912:	4605      	mov	r5, r0
 8005914:	460e      	mov	r6, r1
 8005916:	b90b      	cbnz	r3, 800591c <_puts_r+0x10>
 8005918:	f7ff ffb0 	bl	800587c <__sinit>
 800591c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800591e:	07db      	lsls	r3, r3, #31
 8005920:	d405      	bmi.n	800592e <_puts_r+0x22>
 8005922:	89a3      	ldrh	r3, [r4, #12]
 8005924:	0598      	lsls	r0, r3, #22
 8005926:	d402      	bmi.n	800592e <_puts_r+0x22>
 8005928:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800592a:	f000 f99f 	bl	8005c6c <__retarget_lock_acquire_recursive>
 800592e:	89a3      	ldrh	r3, [r4, #12]
 8005930:	0719      	lsls	r1, r3, #28
 8005932:	d513      	bpl.n	800595c <_puts_r+0x50>
 8005934:	6923      	ldr	r3, [r4, #16]
 8005936:	b18b      	cbz	r3, 800595c <_puts_r+0x50>
 8005938:	3e01      	subs	r6, #1
 800593a:	68a3      	ldr	r3, [r4, #8]
 800593c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005940:	3b01      	subs	r3, #1
 8005942:	60a3      	str	r3, [r4, #8]
 8005944:	b9e9      	cbnz	r1, 8005982 <_puts_r+0x76>
 8005946:	2b00      	cmp	r3, #0
 8005948:	da2e      	bge.n	80059a8 <_puts_r+0x9c>
 800594a:	4622      	mov	r2, r4
 800594c:	210a      	movs	r1, #10
 800594e:	4628      	mov	r0, r5
 8005950:	f000 f87b 	bl	8005a4a <__swbuf_r>
 8005954:	3001      	adds	r0, #1
 8005956:	d007      	beq.n	8005968 <_puts_r+0x5c>
 8005958:	250a      	movs	r5, #10
 800595a:	e007      	b.n	800596c <_puts_r+0x60>
 800595c:	4621      	mov	r1, r4
 800595e:	4628      	mov	r0, r5
 8005960:	f000 f8b0 	bl	8005ac4 <__swsetup_r>
 8005964:	2800      	cmp	r0, #0
 8005966:	d0e7      	beq.n	8005938 <_puts_r+0x2c>
 8005968:	f04f 35ff 	mov.w	r5, #4294967295
 800596c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800596e:	07da      	lsls	r2, r3, #31
 8005970:	d405      	bmi.n	800597e <_puts_r+0x72>
 8005972:	89a3      	ldrh	r3, [r4, #12]
 8005974:	059b      	lsls	r3, r3, #22
 8005976:	d402      	bmi.n	800597e <_puts_r+0x72>
 8005978:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800597a:	f000 f978 	bl	8005c6e <__retarget_lock_release_recursive>
 800597e:	4628      	mov	r0, r5
 8005980:	bd70      	pop	{r4, r5, r6, pc}
 8005982:	2b00      	cmp	r3, #0
 8005984:	da04      	bge.n	8005990 <_puts_r+0x84>
 8005986:	69a2      	ldr	r2, [r4, #24]
 8005988:	429a      	cmp	r2, r3
 800598a:	dc06      	bgt.n	800599a <_puts_r+0x8e>
 800598c:	290a      	cmp	r1, #10
 800598e:	d004      	beq.n	800599a <_puts_r+0x8e>
 8005990:	6823      	ldr	r3, [r4, #0]
 8005992:	1c5a      	adds	r2, r3, #1
 8005994:	6022      	str	r2, [r4, #0]
 8005996:	7019      	strb	r1, [r3, #0]
 8005998:	e7cf      	b.n	800593a <_puts_r+0x2e>
 800599a:	4622      	mov	r2, r4
 800599c:	4628      	mov	r0, r5
 800599e:	f000 f854 	bl	8005a4a <__swbuf_r>
 80059a2:	3001      	adds	r0, #1
 80059a4:	d1c9      	bne.n	800593a <_puts_r+0x2e>
 80059a6:	e7df      	b.n	8005968 <_puts_r+0x5c>
 80059a8:	6823      	ldr	r3, [r4, #0]
 80059aa:	250a      	movs	r5, #10
 80059ac:	1c5a      	adds	r2, r3, #1
 80059ae:	6022      	str	r2, [r4, #0]
 80059b0:	701d      	strb	r5, [r3, #0]
 80059b2:	e7db      	b.n	800596c <_puts_r+0x60>

080059b4 <puts>:
 80059b4:	4b02      	ldr	r3, [pc, #8]	; (80059c0 <puts+0xc>)
 80059b6:	4601      	mov	r1, r0
 80059b8:	6818      	ldr	r0, [r3, #0]
 80059ba:	f7ff bfa7 	b.w	800590c <_puts_r>
 80059be:	bf00      	nop
 80059c0:	20000064 	.word	0x20000064

080059c4 <__sread>:
 80059c4:	b510      	push	{r4, lr}
 80059c6:	460c      	mov	r4, r1
 80059c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059cc:	f000 f900 	bl	8005bd0 <_read_r>
 80059d0:	2800      	cmp	r0, #0
 80059d2:	bfab      	itete	ge
 80059d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80059d6:	89a3      	ldrhlt	r3, [r4, #12]
 80059d8:	181b      	addge	r3, r3, r0
 80059da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80059de:	bfac      	ite	ge
 80059e0:	6563      	strge	r3, [r4, #84]	; 0x54
 80059e2:	81a3      	strhlt	r3, [r4, #12]
 80059e4:	bd10      	pop	{r4, pc}

080059e6 <__swrite>:
 80059e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059ea:	461f      	mov	r7, r3
 80059ec:	898b      	ldrh	r3, [r1, #12]
 80059ee:	05db      	lsls	r3, r3, #23
 80059f0:	4605      	mov	r5, r0
 80059f2:	460c      	mov	r4, r1
 80059f4:	4616      	mov	r6, r2
 80059f6:	d505      	bpl.n	8005a04 <__swrite+0x1e>
 80059f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059fc:	2302      	movs	r3, #2
 80059fe:	2200      	movs	r2, #0
 8005a00:	f000 f8d4 	bl	8005bac <_lseek_r>
 8005a04:	89a3      	ldrh	r3, [r4, #12]
 8005a06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a0e:	81a3      	strh	r3, [r4, #12]
 8005a10:	4632      	mov	r2, r6
 8005a12:	463b      	mov	r3, r7
 8005a14:	4628      	mov	r0, r5
 8005a16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a1a:	f000 b8eb 	b.w	8005bf4 <_write_r>

08005a1e <__sseek>:
 8005a1e:	b510      	push	{r4, lr}
 8005a20:	460c      	mov	r4, r1
 8005a22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a26:	f000 f8c1 	bl	8005bac <_lseek_r>
 8005a2a:	1c43      	adds	r3, r0, #1
 8005a2c:	89a3      	ldrh	r3, [r4, #12]
 8005a2e:	bf15      	itete	ne
 8005a30:	6560      	strne	r0, [r4, #84]	; 0x54
 8005a32:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005a36:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005a3a:	81a3      	strheq	r3, [r4, #12]
 8005a3c:	bf18      	it	ne
 8005a3e:	81a3      	strhne	r3, [r4, #12]
 8005a40:	bd10      	pop	{r4, pc}

08005a42 <__sclose>:
 8005a42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a46:	f000 b8a1 	b.w	8005b8c <_close_r>

08005a4a <__swbuf_r>:
 8005a4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a4c:	460e      	mov	r6, r1
 8005a4e:	4614      	mov	r4, r2
 8005a50:	4605      	mov	r5, r0
 8005a52:	b118      	cbz	r0, 8005a5c <__swbuf_r+0x12>
 8005a54:	6a03      	ldr	r3, [r0, #32]
 8005a56:	b90b      	cbnz	r3, 8005a5c <__swbuf_r+0x12>
 8005a58:	f7ff ff10 	bl	800587c <__sinit>
 8005a5c:	69a3      	ldr	r3, [r4, #24]
 8005a5e:	60a3      	str	r3, [r4, #8]
 8005a60:	89a3      	ldrh	r3, [r4, #12]
 8005a62:	071a      	lsls	r2, r3, #28
 8005a64:	d525      	bpl.n	8005ab2 <__swbuf_r+0x68>
 8005a66:	6923      	ldr	r3, [r4, #16]
 8005a68:	b31b      	cbz	r3, 8005ab2 <__swbuf_r+0x68>
 8005a6a:	6823      	ldr	r3, [r4, #0]
 8005a6c:	6922      	ldr	r2, [r4, #16]
 8005a6e:	1a98      	subs	r0, r3, r2
 8005a70:	6963      	ldr	r3, [r4, #20]
 8005a72:	b2f6      	uxtb	r6, r6
 8005a74:	4283      	cmp	r3, r0
 8005a76:	4637      	mov	r7, r6
 8005a78:	dc04      	bgt.n	8005a84 <__swbuf_r+0x3a>
 8005a7a:	4621      	mov	r1, r4
 8005a7c:	4628      	mov	r0, r5
 8005a7e:	f001 fdb7 	bl	80075f0 <_fflush_r>
 8005a82:	b9e0      	cbnz	r0, 8005abe <__swbuf_r+0x74>
 8005a84:	68a3      	ldr	r3, [r4, #8]
 8005a86:	3b01      	subs	r3, #1
 8005a88:	60a3      	str	r3, [r4, #8]
 8005a8a:	6823      	ldr	r3, [r4, #0]
 8005a8c:	1c5a      	adds	r2, r3, #1
 8005a8e:	6022      	str	r2, [r4, #0]
 8005a90:	701e      	strb	r6, [r3, #0]
 8005a92:	6962      	ldr	r2, [r4, #20]
 8005a94:	1c43      	adds	r3, r0, #1
 8005a96:	429a      	cmp	r2, r3
 8005a98:	d004      	beq.n	8005aa4 <__swbuf_r+0x5a>
 8005a9a:	89a3      	ldrh	r3, [r4, #12]
 8005a9c:	07db      	lsls	r3, r3, #31
 8005a9e:	d506      	bpl.n	8005aae <__swbuf_r+0x64>
 8005aa0:	2e0a      	cmp	r6, #10
 8005aa2:	d104      	bne.n	8005aae <__swbuf_r+0x64>
 8005aa4:	4621      	mov	r1, r4
 8005aa6:	4628      	mov	r0, r5
 8005aa8:	f001 fda2 	bl	80075f0 <_fflush_r>
 8005aac:	b938      	cbnz	r0, 8005abe <__swbuf_r+0x74>
 8005aae:	4638      	mov	r0, r7
 8005ab0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ab2:	4621      	mov	r1, r4
 8005ab4:	4628      	mov	r0, r5
 8005ab6:	f000 f805 	bl	8005ac4 <__swsetup_r>
 8005aba:	2800      	cmp	r0, #0
 8005abc:	d0d5      	beq.n	8005a6a <__swbuf_r+0x20>
 8005abe:	f04f 37ff 	mov.w	r7, #4294967295
 8005ac2:	e7f4      	b.n	8005aae <__swbuf_r+0x64>

08005ac4 <__swsetup_r>:
 8005ac4:	b538      	push	{r3, r4, r5, lr}
 8005ac6:	4b2a      	ldr	r3, [pc, #168]	; (8005b70 <__swsetup_r+0xac>)
 8005ac8:	4605      	mov	r5, r0
 8005aca:	6818      	ldr	r0, [r3, #0]
 8005acc:	460c      	mov	r4, r1
 8005ace:	b118      	cbz	r0, 8005ad8 <__swsetup_r+0x14>
 8005ad0:	6a03      	ldr	r3, [r0, #32]
 8005ad2:	b90b      	cbnz	r3, 8005ad8 <__swsetup_r+0x14>
 8005ad4:	f7ff fed2 	bl	800587c <__sinit>
 8005ad8:	89a3      	ldrh	r3, [r4, #12]
 8005ada:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005ade:	0718      	lsls	r0, r3, #28
 8005ae0:	d422      	bmi.n	8005b28 <__swsetup_r+0x64>
 8005ae2:	06d9      	lsls	r1, r3, #27
 8005ae4:	d407      	bmi.n	8005af6 <__swsetup_r+0x32>
 8005ae6:	2309      	movs	r3, #9
 8005ae8:	602b      	str	r3, [r5, #0]
 8005aea:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005aee:	81a3      	strh	r3, [r4, #12]
 8005af0:	f04f 30ff 	mov.w	r0, #4294967295
 8005af4:	e034      	b.n	8005b60 <__swsetup_r+0x9c>
 8005af6:	0758      	lsls	r0, r3, #29
 8005af8:	d512      	bpl.n	8005b20 <__swsetup_r+0x5c>
 8005afa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005afc:	b141      	cbz	r1, 8005b10 <__swsetup_r+0x4c>
 8005afe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005b02:	4299      	cmp	r1, r3
 8005b04:	d002      	beq.n	8005b0c <__swsetup_r+0x48>
 8005b06:	4628      	mov	r0, r5
 8005b08:	f000 ff2c 	bl	8006964 <_free_r>
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	6363      	str	r3, [r4, #52]	; 0x34
 8005b10:	89a3      	ldrh	r3, [r4, #12]
 8005b12:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005b16:	81a3      	strh	r3, [r4, #12]
 8005b18:	2300      	movs	r3, #0
 8005b1a:	6063      	str	r3, [r4, #4]
 8005b1c:	6923      	ldr	r3, [r4, #16]
 8005b1e:	6023      	str	r3, [r4, #0]
 8005b20:	89a3      	ldrh	r3, [r4, #12]
 8005b22:	f043 0308 	orr.w	r3, r3, #8
 8005b26:	81a3      	strh	r3, [r4, #12]
 8005b28:	6923      	ldr	r3, [r4, #16]
 8005b2a:	b94b      	cbnz	r3, 8005b40 <__swsetup_r+0x7c>
 8005b2c:	89a3      	ldrh	r3, [r4, #12]
 8005b2e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005b32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b36:	d003      	beq.n	8005b40 <__swsetup_r+0x7c>
 8005b38:	4621      	mov	r1, r4
 8005b3a:	4628      	mov	r0, r5
 8005b3c:	f001 fda6 	bl	800768c <__smakebuf_r>
 8005b40:	89a0      	ldrh	r0, [r4, #12]
 8005b42:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005b46:	f010 0301 	ands.w	r3, r0, #1
 8005b4a:	d00a      	beq.n	8005b62 <__swsetup_r+0x9e>
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	60a3      	str	r3, [r4, #8]
 8005b50:	6963      	ldr	r3, [r4, #20]
 8005b52:	425b      	negs	r3, r3
 8005b54:	61a3      	str	r3, [r4, #24]
 8005b56:	6923      	ldr	r3, [r4, #16]
 8005b58:	b943      	cbnz	r3, 8005b6c <__swsetup_r+0xa8>
 8005b5a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005b5e:	d1c4      	bne.n	8005aea <__swsetup_r+0x26>
 8005b60:	bd38      	pop	{r3, r4, r5, pc}
 8005b62:	0781      	lsls	r1, r0, #30
 8005b64:	bf58      	it	pl
 8005b66:	6963      	ldrpl	r3, [r4, #20]
 8005b68:	60a3      	str	r3, [r4, #8]
 8005b6a:	e7f4      	b.n	8005b56 <__swsetup_r+0x92>
 8005b6c:	2000      	movs	r0, #0
 8005b6e:	e7f7      	b.n	8005b60 <__swsetup_r+0x9c>
 8005b70:	20000064 	.word	0x20000064

08005b74 <memset>:
 8005b74:	4402      	add	r2, r0
 8005b76:	4603      	mov	r3, r0
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d100      	bne.n	8005b7e <memset+0xa>
 8005b7c:	4770      	bx	lr
 8005b7e:	f803 1b01 	strb.w	r1, [r3], #1
 8005b82:	e7f9      	b.n	8005b78 <memset+0x4>

08005b84 <_localeconv_r>:
 8005b84:	4800      	ldr	r0, [pc, #0]	; (8005b88 <_localeconv_r+0x4>)
 8005b86:	4770      	bx	lr
 8005b88:	20000158 	.word	0x20000158

08005b8c <_close_r>:
 8005b8c:	b538      	push	{r3, r4, r5, lr}
 8005b8e:	4d06      	ldr	r5, [pc, #24]	; (8005ba8 <_close_r+0x1c>)
 8005b90:	2300      	movs	r3, #0
 8005b92:	4604      	mov	r4, r0
 8005b94:	4608      	mov	r0, r1
 8005b96:	602b      	str	r3, [r5, #0]
 8005b98:	f7fc fa61 	bl	800205e <_close>
 8005b9c:	1c43      	adds	r3, r0, #1
 8005b9e:	d102      	bne.n	8005ba6 <_close_r+0x1a>
 8005ba0:	682b      	ldr	r3, [r5, #0]
 8005ba2:	b103      	cbz	r3, 8005ba6 <_close_r+0x1a>
 8005ba4:	6023      	str	r3, [r4, #0]
 8005ba6:	bd38      	pop	{r3, r4, r5, pc}
 8005ba8:	200003e0 	.word	0x200003e0

08005bac <_lseek_r>:
 8005bac:	b538      	push	{r3, r4, r5, lr}
 8005bae:	4d07      	ldr	r5, [pc, #28]	; (8005bcc <_lseek_r+0x20>)
 8005bb0:	4604      	mov	r4, r0
 8005bb2:	4608      	mov	r0, r1
 8005bb4:	4611      	mov	r1, r2
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	602a      	str	r2, [r5, #0]
 8005bba:	461a      	mov	r2, r3
 8005bbc:	f7fc fa76 	bl	80020ac <_lseek>
 8005bc0:	1c43      	adds	r3, r0, #1
 8005bc2:	d102      	bne.n	8005bca <_lseek_r+0x1e>
 8005bc4:	682b      	ldr	r3, [r5, #0]
 8005bc6:	b103      	cbz	r3, 8005bca <_lseek_r+0x1e>
 8005bc8:	6023      	str	r3, [r4, #0]
 8005bca:	bd38      	pop	{r3, r4, r5, pc}
 8005bcc:	200003e0 	.word	0x200003e0

08005bd0 <_read_r>:
 8005bd0:	b538      	push	{r3, r4, r5, lr}
 8005bd2:	4d07      	ldr	r5, [pc, #28]	; (8005bf0 <_read_r+0x20>)
 8005bd4:	4604      	mov	r4, r0
 8005bd6:	4608      	mov	r0, r1
 8005bd8:	4611      	mov	r1, r2
 8005bda:	2200      	movs	r2, #0
 8005bdc:	602a      	str	r2, [r5, #0]
 8005bde:	461a      	mov	r2, r3
 8005be0:	f7fc fa20 	bl	8002024 <_read>
 8005be4:	1c43      	adds	r3, r0, #1
 8005be6:	d102      	bne.n	8005bee <_read_r+0x1e>
 8005be8:	682b      	ldr	r3, [r5, #0]
 8005bea:	b103      	cbz	r3, 8005bee <_read_r+0x1e>
 8005bec:	6023      	str	r3, [r4, #0]
 8005bee:	bd38      	pop	{r3, r4, r5, pc}
 8005bf0:	200003e0 	.word	0x200003e0

08005bf4 <_write_r>:
 8005bf4:	b538      	push	{r3, r4, r5, lr}
 8005bf6:	4d07      	ldr	r5, [pc, #28]	; (8005c14 <_write_r+0x20>)
 8005bf8:	4604      	mov	r4, r0
 8005bfa:	4608      	mov	r0, r1
 8005bfc:	4611      	mov	r1, r2
 8005bfe:	2200      	movs	r2, #0
 8005c00:	602a      	str	r2, [r5, #0]
 8005c02:	461a      	mov	r2, r3
 8005c04:	f7fb fca2 	bl	800154c <_write>
 8005c08:	1c43      	adds	r3, r0, #1
 8005c0a:	d102      	bne.n	8005c12 <_write_r+0x1e>
 8005c0c:	682b      	ldr	r3, [r5, #0]
 8005c0e:	b103      	cbz	r3, 8005c12 <_write_r+0x1e>
 8005c10:	6023      	str	r3, [r4, #0]
 8005c12:	bd38      	pop	{r3, r4, r5, pc}
 8005c14:	200003e0 	.word	0x200003e0

08005c18 <__errno>:
 8005c18:	4b01      	ldr	r3, [pc, #4]	; (8005c20 <__errno+0x8>)
 8005c1a:	6818      	ldr	r0, [r3, #0]
 8005c1c:	4770      	bx	lr
 8005c1e:	bf00      	nop
 8005c20:	20000064 	.word	0x20000064

08005c24 <__libc_init_array>:
 8005c24:	b570      	push	{r4, r5, r6, lr}
 8005c26:	4d0d      	ldr	r5, [pc, #52]	; (8005c5c <__libc_init_array+0x38>)
 8005c28:	4c0d      	ldr	r4, [pc, #52]	; (8005c60 <__libc_init_array+0x3c>)
 8005c2a:	1b64      	subs	r4, r4, r5
 8005c2c:	10a4      	asrs	r4, r4, #2
 8005c2e:	2600      	movs	r6, #0
 8005c30:	42a6      	cmp	r6, r4
 8005c32:	d109      	bne.n	8005c48 <__libc_init_array+0x24>
 8005c34:	4d0b      	ldr	r5, [pc, #44]	; (8005c64 <__libc_init_array+0x40>)
 8005c36:	4c0c      	ldr	r4, [pc, #48]	; (8005c68 <__libc_init_array+0x44>)
 8005c38:	f001 fe56 	bl	80078e8 <_init>
 8005c3c:	1b64      	subs	r4, r4, r5
 8005c3e:	10a4      	asrs	r4, r4, #2
 8005c40:	2600      	movs	r6, #0
 8005c42:	42a6      	cmp	r6, r4
 8005c44:	d105      	bne.n	8005c52 <__libc_init_array+0x2e>
 8005c46:	bd70      	pop	{r4, r5, r6, pc}
 8005c48:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c4c:	4798      	blx	r3
 8005c4e:	3601      	adds	r6, #1
 8005c50:	e7ee      	b.n	8005c30 <__libc_init_array+0xc>
 8005c52:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c56:	4798      	blx	r3
 8005c58:	3601      	adds	r6, #1
 8005c5a:	e7f2      	b.n	8005c42 <__libc_init_array+0x1e>
 8005c5c:	08007cec 	.word	0x08007cec
 8005c60:	08007cec 	.word	0x08007cec
 8005c64:	08007cec 	.word	0x08007cec
 8005c68:	08007cf0 	.word	0x08007cf0

08005c6c <__retarget_lock_acquire_recursive>:
 8005c6c:	4770      	bx	lr

08005c6e <__retarget_lock_release_recursive>:
 8005c6e:	4770      	bx	lr

08005c70 <quorem>:
 8005c70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c74:	6903      	ldr	r3, [r0, #16]
 8005c76:	690c      	ldr	r4, [r1, #16]
 8005c78:	42a3      	cmp	r3, r4
 8005c7a:	4607      	mov	r7, r0
 8005c7c:	db7e      	blt.n	8005d7c <quorem+0x10c>
 8005c7e:	3c01      	subs	r4, #1
 8005c80:	f101 0814 	add.w	r8, r1, #20
 8005c84:	f100 0514 	add.w	r5, r0, #20
 8005c88:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c8c:	9301      	str	r3, [sp, #4]
 8005c8e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005c92:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c96:	3301      	adds	r3, #1
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005c9e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005ca2:	fbb2 f6f3 	udiv	r6, r2, r3
 8005ca6:	d331      	bcc.n	8005d0c <quorem+0x9c>
 8005ca8:	f04f 0e00 	mov.w	lr, #0
 8005cac:	4640      	mov	r0, r8
 8005cae:	46ac      	mov	ip, r5
 8005cb0:	46f2      	mov	sl, lr
 8005cb2:	f850 2b04 	ldr.w	r2, [r0], #4
 8005cb6:	b293      	uxth	r3, r2
 8005cb8:	fb06 e303 	mla	r3, r6, r3, lr
 8005cbc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005cc0:	0c1a      	lsrs	r2, r3, #16
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	ebaa 0303 	sub.w	r3, sl, r3
 8005cc8:	f8dc a000 	ldr.w	sl, [ip]
 8005ccc:	fa13 f38a 	uxtah	r3, r3, sl
 8005cd0:	fb06 220e 	mla	r2, r6, lr, r2
 8005cd4:	9300      	str	r3, [sp, #0]
 8005cd6:	9b00      	ldr	r3, [sp, #0]
 8005cd8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005cdc:	b292      	uxth	r2, r2
 8005cde:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005ce2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005ce6:	f8bd 3000 	ldrh.w	r3, [sp]
 8005cea:	4581      	cmp	r9, r0
 8005cec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005cf0:	f84c 3b04 	str.w	r3, [ip], #4
 8005cf4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005cf8:	d2db      	bcs.n	8005cb2 <quorem+0x42>
 8005cfa:	f855 300b 	ldr.w	r3, [r5, fp]
 8005cfe:	b92b      	cbnz	r3, 8005d0c <quorem+0x9c>
 8005d00:	9b01      	ldr	r3, [sp, #4]
 8005d02:	3b04      	subs	r3, #4
 8005d04:	429d      	cmp	r5, r3
 8005d06:	461a      	mov	r2, r3
 8005d08:	d32c      	bcc.n	8005d64 <quorem+0xf4>
 8005d0a:	613c      	str	r4, [r7, #16]
 8005d0c:	4638      	mov	r0, r7
 8005d0e:	f001 f9a5 	bl	800705c <__mcmp>
 8005d12:	2800      	cmp	r0, #0
 8005d14:	db22      	blt.n	8005d5c <quorem+0xec>
 8005d16:	3601      	adds	r6, #1
 8005d18:	4629      	mov	r1, r5
 8005d1a:	2000      	movs	r0, #0
 8005d1c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005d20:	f8d1 c000 	ldr.w	ip, [r1]
 8005d24:	b293      	uxth	r3, r2
 8005d26:	1ac3      	subs	r3, r0, r3
 8005d28:	0c12      	lsrs	r2, r2, #16
 8005d2a:	fa13 f38c 	uxtah	r3, r3, ip
 8005d2e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005d32:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005d36:	b29b      	uxth	r3, r3
 8005d38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d3c:	45c1      	cmp	r9, r8
 8005d3e:	f841 3b04 	str.w	r3, [r1], #4
 8005d42:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005d46:	d2e9      	bcs.n	8005d1c <quorem+0xac>
 8005d48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d4c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d50:	b922      	cbnz	r2, 8005d5c <quorem+0xec>
 8005d52:	3b04      	subs	r3, #4
 8005d54:	429d      	cmp	r5, r3
 8005d56:	461a      	mov	r2, r3
 8005d58:	d30a      	bcc.n	8005d70 <quorem+0x100>
 8005d5a:	613c      	str	r4, [r7, #16]
 8005d5c:	4630      	mov	r0, r6
 8005d5e:	b003      	add	sp, #12
 8005d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d64:	6812      	ldr	r2, [r2, #0]
 8005d66:	3b04      	subs	r3, #4
 8005d68:	2a00      	cmp	r2, #0
 8005d6a:	d1ce      	bne.n	8005d0a <quorem+0x9a>
 8005d6c:	3c01      	subs	r4, #1
 8005d6e:	e7c9      	b.n	8005d04 <quorem+0x94>
 8005d70:	6812      	ldr	r2, [r2, #0]
 8005d72:	3b04      	subs	r3, #4
 8005d74:	2a00      	cmp	r2, #0
 8005d76:	d1f0      	bne.n	8005d5a <quorem+0xea>
 8005d78:	3c01      	subs	r4, #1
 8005d7a:	e7eb      	b.n	8005d54 <quorem+0xe4>
 8005d7c:	2000      	movs	r0, #0
 8005d7e:	e7ee      	b.n	8005d5e <quorem+0xee>

08005d80 <_dtoa_r>:
 8005d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d84:	ed2d 8b04 	vpush	{d8-d9}
 8005d88:	69c5      	ldr	r5, [r0, #28]
 8005d8a:	b093      	sub	sp, #76	; 0x4c
 8005d8c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005d90:	ec57 6b10 	vmov	r6, r7, d0
 8005d94:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005d98:	9107      	str	r1, [sp, #28]
 8005d9a:	4604      	mov	r4, r0
 8005d9c:	920a      	str	r2, [sp, #40]	; 0x28
 8005d9e:	930d      	str	r3, [sp, #52]	; 0x34
 8005da0:	b975      	cbnz	r5, 8005dc0 <_dtoa_r+0x40>
 8005da2:	2010      	movs	r0, #16
 8005da4:	f000 fe2a 	bl	80069fc <malloc>
 8005da8:	4602      	mov	r2, r0
 8005daa:	61e0      	str	r0, [r4, #28]
 8005dac:	b920      	cbnz	r0, 8005db8 <_dtoa_r+0x38>
 8005dae:	4bae      	ldr	r3, [pc, #696]	; (8006068 <_dtoa_r+0x2e8>)
 8005db0:	21ef      	movs	r1, #239	; 0xef
 8005db2:	48ae      	ldr	r0, [pc, #696]	; (800606c <_dtoa_r+0x2ec>)
 8005db4:	f001 fce6 	bl	8007784 <__assert_func>
 8005db8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005dbc:	6005      	str	r5, [r0, #0]
 8005dbe:	60c5      	str	r5, [r0, #12]
 8005dc0:	69e3      	ldr	r3, [r4, #28]
 8005dc2:	6819      	ldr	r1, [r3, #0]
 8005dc4:	b151      	cbz	r1, 8005ddc <_dtoa_r+0x5c>
 8005dc6:	685a      	ldr	r2, [r3, #4]
 8005dc8:	604a      	str	r2, [r1, #4]
 8005dca:	2301      	movs	r3, #1
 8005dcc:	4093      	lsls	r3, r2
 8005dce:	608b      	str	r3, [r1, #8]
 8005dd0:	4620      	mov	r0, r4
 8005dd2:	f000 ff07 	bl	8006be4 <_Bfree>
 8005dd6:	69e3      	ldr	r3, [r4, #28]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	601a      	str	r2, [r3, #0]
 8005ddc:	1e3b      	subs	r3, r7, #0
 8005dde:	bfbb      	ittet	lt
 8005de0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005de4:	9303      	strlt	r3, [sp, #12]
 8005de6:	2300      	movge	r3, #0
 8005de8:	2201      	movlt	r2, #1
 8005dea:	bfac      	ite	ge
 8005dec:	f8c8 3000 	strge.w	r3, [r8]
 8005df0:	f8c8 2000 	strlt.w	r2, [r8]
 8005df4:	4b9e      	ldr	r3, [pc, #632]	; (8006070 <_dtoa_r+0x2f0>)
 8005df6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005dfa:	ea33 0308 	bics.w	r3, r3, r8
 8005dfe:	d11b      	bne.n	8005e38 <_dtoa_r+0xb8>
 8005e00:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005e02:	f242 730f 	movw	r3, #9999	; 0x270f
 8005e06:	6013      	str	r3, [r2, #0]
 8005e08:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005e0c:	4333      	orrs	r3, r6
 8005e0e:	f000 8593 	beq.w	8006938 <_dtoa_r+0xbb8>
 8005e12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e14:	b963      	cbnz	r3, 8005e30 <_dtoa_r+0xb0>
 8005e16:	4b97      	ldr	r3, [pc, #604]	; (8006074 <_dtoa_r+0x2f4>)
 8005e18:	e027      	b.n	8005e6a <_dtoa_r+0xea>
 8005e1a:	4b97      	ldr	r3, [pc, #604]	; (8006078 <_dtoa_r+0x2f8>)
 8005e1c:	9300      	str	r3, [sp, #0]
 8005e1e:	3308      	adds	r3, #8
 8005e20:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005e22:	6013      	str	r3, [r2, #0]
 8005e24:	9800      	ldr	r0, [sp, #0]
 8005e26:	b013      	add	sp, #76	; 0x4c
 8005e28:	ecbd 8b04 	vpop	{d8-d9}
 8005e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e30:	4b90      	ldr	r3, [pc, #576]	; (8006074 <_dtoa_r+0x2f4>)
 8005e32:	9300      	str	r3, [sp, #0]
 8005e34:	3303      	adds	r3, #3
 8005e36:	e7f3      	b.n	8005e20 <_dtoa_r+0xa0>
 8005e38:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	ec51 0b17 	vmov	r0, r1, d7
 8005e42:	eeb0 8a47 	vmov.f32	s16, s14
 8005e46:	eef0 8a67 	vmov.f32	s17, s15
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	f7fa fe44 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e50:	4681      	mov	r9, r0
 8005e52:	b160      	cbz	r0, 8005e6e <_dtoa_r+0xee>
 8005e54:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005e56:	2301      	movs	r3, #1
 8005e58:	6013      	str	r3, [r2, #0]
 8005e5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	f000 8568 	beq.w	8006932 <_dtoa_r+0xbb2>
 8005e62:	4b86      	ldr	r3, [pc, #536]	; (800607c <_dtoa_r+0x2fc>)
 8005e64:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005e66:	6013      	str	r3, [r2, #0]
 8005e68:	3b01      	subs	r3, #1
 8005e6a:	9300      	str	r3, [sp, #0]
 8005e6c:	e7da      	b.n	8005e24 <_dtoa_r+0xa4>
 8005e6e:	aa10      	add	r2, sp, #64	; 0x40
 8005e70:	a911      	add	r1, sp, #68	; 0x44
 8005e72:	4620      	mov	r0, r4
 8005e74:	eeb0 0a48 	vmov.f32	s0, s16
 8005e78:	eef0 0a68 	vmov.f32	s1, s17
 8005e7c:	f001 f994 	bl	80071a8 <__d2b>
 8005e80:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005e84:	4682      	mov	sl, r0
 8005e86:	2d00      	cmp	r5, #0
 8005e88:	d07f      	beq.n	8005f8a <_dtoa_r+0x20a>
 8005e8a:	ee18 3a90 	vmov	r3, s17
 8005e8e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e92:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005e96:	ec51 0b18 	vmov	r0, r1, d8
 8005e9a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005e9e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005ea2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005ea6:	4619      	mov	r1, r3
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	4b75      	ldr	r3, [pc, #468]	; (8006080 <_dtoa_r+0x300>)
 8005eac:	f7fa f9f4 	bl	8000298 <__aeabi_dsub>
 8005eb0:	a367      	add	r3, pc, #412	; (adr r3, 8006050 <_dtoa_r+0x2d0>)
 8005eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb6:	f7fa fba7 	bl	8000608 <__aeabi_dmul>
 8005eba:	a367      	add	r3, pc, #412	; (adr r3, 8006058 <_dtoa_r+0x2d8>)
 8005ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec0:	f7fa f9ec 	bl	800029c <__adddf3>
 8005ec4:	4606      	mov	r6, r0
 8005ec6:	4628      	mov	r0, r5
 8005ec8:	460f      	mov	r7, r1
 8005eca:	f7fa fb33 	bl	8000534 <__aeabi_i2d>
 8005ece:	a364      	add	r3, pc, #400	; (adr r3, 8006060 <_dtoa_r+0x2e0>)
 8005ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ed4:	f7fa fb98 	bl	8000608 <__aeabi_dmul>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	460b      	mov	r3, r1
 8005edc:	4630      	mov	r0, r6
 8005ede:	4639      	mov	r1, r7
 8005ee0:	f7fa f9dc 	bl	800029c <__adddf3>
 8005ee4:	4606      	mov	r6, r0
 8005ee6:	460f      	mov	r7, r1
 8005ee8:	f7fa fe3e 	bl	8000b68 <__aeabi_d2iz>
 8005eec:	2200      	movs	r2, #0
 8005eee:	4683      	mov	fp, r0
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	4630      	mov	r0, r6
 8005ef4:	4639      	mov	r1, r7
 8005ef6:	f7fa fdf9 	bl	8000aec <__aeabi_dcmplt>
 8005efa:	b148      	cbz	r0, 8005f10 <_dtoa_r+0x190>
 8005efc:	4658      	mov	r0, fp
 8005efe:	f7fa fb19 	bl	8000534 <__aeabi_i2d>
 8005f02:	4632      	mov	r2, r6
 8005f04:	463b      	mov	r3, r7
 8005f06:	f7fa fde7 	bl	8000ad8 <__aeabi_dcmpeq>
 8005f0a:	b908      	cbnz	r0, 8005f10 <_dtoa_r+0x190>
 8005f0c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005f10:	f1bb 0f16 	cmp.w	fp, #22
 8005f14:	d857      	bhi.n	8005fc6 <_dtoa_r+0x246>
 8005f16:	4b5b      	ldr	r3, [pc, #364]	; (8006084 <_dtoa_r+0x304>)
 8005f18:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f20:	ec51 0b18 	vmov	r0, r1, d8
 8005f24:	f7fa fde2 	bl	8000aec <__aeabi_dcmplt>
 8005f28:	2800      	cmp	r0, #0
 8005f2a:	d04e      	beq.n	8005fca <_dtoa_r+0x24a>
 8005f2c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005f30:	2300      	movs	r3, #0
 8005f32:	930c      	str	r3, [sp, #48]	; 0x30
 8005f34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005f36:	1b5b      	subs	r3, r3, r5
 8005f38:	1e5a      	subs	r2, r3, #1
 8005f3a:	bf45      	ittet	mi
 8005f3c:	f1c3 0301 	rsbmi	r3, r3, #1
 8005f40:	9305      	strmi	r3, [sp, #20]
 8005f42:	2300      	movpl	r3, #0
 8005f44:	2300      	movmi	r3, #0
 8005f46:	9206      	str	r2, [sp, #24]
 8005f48:	bf54      	ite	pl
 8005f4a:	9305      	strpl	r3, [sp, #20]
 8005f4c:	9306      	strmi	r3, [sp, #24]
 8005f4e:	f1bb 0f00 	cmp.w	fp, #0
 8005f52:	db3c      	blt.n	8005fce <_dtoa_r+0x24e>
 8005f54:	9b06      	ldr	r3, [sp, #24]
 8005f56:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005f5a:	445b      	add	r3, fp
 8005f5c:	9306      	str	r3, [sp, #24]
 8005f5e:	2300      	movs	r3, #0
 8005f60:	9308      	str	r3, [sp, #32]
 8005f62:	9b07      	ldr	r3, [sp, #28]
 8005f64:	2b09      	cmp	r3, #9
 8005f66:	d868      	bhi.n	800603a <_dtoa_r+0x2ba>
 8005f68:	2b05      	cmp	r3, #5
 8005f6a:	bfc4      	itt	gt
 8005f6c:	3b04      	subgt	r3, #4
 8005f6e:	9307      	strgt	r3, [sp, #28]
 8005f70:	9b07      	ldr	r3, [sp, #28]
 8005f72:	f1a3 0302 	sub.w	r3, r3, #2
 8005f76:	bfcc      	ite	gt
 8005f78:	2500      	movgt	r5, #0
 8005f7a:	2501      	movle	r5, #1
 8005f7c:	2b03      	cmp	r3, #3
 8005f7e:	f200 8085 	bhi.w	800608c <_dtoa_r+0x30c>
 8005f82:	e8df f003 	tbb	[pc, r3]
 8005f86:	3b2e      	.short	0x3b2e
 8005f88:	5839      	.short	0x5839
 8005f8a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005f8e:	441d      	add	r5, r3
 8005f90:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005f94:	2b20      	cmp	r3, #32
 8005f96:	bfc1      	itttt	gt
 8005f98:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005f9c:	fa08 f803 	lslgt.w	r8, r8, r3
 8005fa0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005fa4:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005fa8:	bfd6      	itet	le
 8005faa:	f1c3 0320 	rsble	r3, r3, #32
 8005fae:	ea48 0003 	orrgt.w	r0, r8, r3
 8005fb2:	fa06 f003 	lslle.w	r0, r6, r3
 8005fb6:	f7fa faad 	bl	8000514 <__aeabi_ui2d>
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005fc0:	3d01      	subs	r5, #1
 8005fc2:	920e      	str	r2, [sp, #56]	; 0x38
 8005fc4:	e76f      	b.n	8005ea6 <_dtoa_r+0x126>
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	e7b3      	b.n	8005f32 <_dtoa_r+0x1b2>
 8005fca:	900c      	str	r0, [sp, #48]	; 0x30
 8005fcc:	e7b2      	b.n	8005f34 <_dtoa_r+0x1b4>
 8005fce:	9b05      	ldr	r3, [sp, #20]
 8005fd0:	eba3 030b 	sub.w	r3, r3, fp
 8005fd4:	9305      	str	r3, [sp, #20]
 8005fd6:	f1cb 0300 	rsb	r3, fp, #0
 8005fda:	9308      	str	r3, [sp, #32]
 8005fdc:	2300      	movs	r3, #0
 8005fde:	930b      	str	r3, [sp, #44]	; 0x2c
 8005fe0:	e7bf      	b.n	8005f62 <_dtoa_r+0x1e2>
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	9309      	str	r3, [sp, #36]	; 0x24
 8005fe6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	dc52      	bgt.n	8006092 <_dtoa_r+0x312>
 8005fec:	2301      	movs	r3, #1
 8005fee:	9301      	str	r3, [sp, #4]
 8005ff0:	9304      	str	r3, [sp, #16]
 8005ff2:	461a      	mov	r2, r3
 8005ff4:	920a      	str	r2, [sp, #40]	; 0x28
 8005ff6:	e00b      	b.n	8006010 <_dtoa_r+0x290>
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e7f3      	b.n	8005fe4 <_dtoa_r+0x264>
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	9309      	str	r3, [sp, #36]	; 0x24
 8006000:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006002:	445b      	add	r3, fp
 8006004:	9301      	str	r3, [sp, #4]
 8006006:	3301      	adds	r3, #1
 8006008:	2b01      	cmp	r3, #1
 800600a:	9304      	str	r3, [sp, #16]
 800600c:	bfb8      	it	lt
 800600e:	2301      	movlt	r3, #1
 8006010:	69e0      	ldr	r0, [r4, #28]
 8006012:	2100      	movs	r1, #0
 8006014:	2204      	movs	r2, #4
 8006016:	f102 0614 	add.w	r6, r2, #20
 800601a:	429e      	cmp	r6, r3
 800601c:	d93d      	bls.n	800609a <_dtoa_r+0x31a>
 800601e:	6041      	str	r1, [r0, #4]
 8006020:	4620      	mov	r0, r4
 8006022:	f000 fd9f 	bl	8006b64 <_Balloc>
 8006026:	9000      	str	r0, [sp, #0]
 8006028:	2800      	cmp	r0, #0
 800602a:	d139      	bne.n	80060a0 <_dtoa_r+0x320>
 800602c:	4b16      	ldr	r3, [pc, #88]	; (8006088 <_dtoa_r+0x308>)
 800602e:	4602      	mov	r2, r0
 8006030:	f240 11af 	movw	r1, #431	; 0x1af
 8006034:	e6bd      	b.n	8005db2 <_dtoa_r+0x32>
 8006036:	2301      	movs	r3, #1
 8006038:	e7e1      	b.n	8005ffe <_dtoa_r+0x27e>
 800603a:	2501      	movs	r5, #1
 800603c:	2300      	movs	r3, #0
 800603e:	9307      	str	r3, [sp, #28]
 8006040:	9509      	str	r5, [sp, #36]	; 0x24
 8006042:	f04f 33ff 	mov.w	r3, #4294967295
 8006046:	9301      	str	r3, [sp, #4]
 8006048:	9304      	str	r3, [sp, #16]
 800604a:	2200      	movs	r2, #0
 800604c:	2312      	movs	r3, #18
 800604e:	e7d1      	b.n	8005ff4 <_dtoa_r+0x274>
 8006050:	636f4361 	.word	0x636f4361
 8006054:	3fd287a7 	.word	0x3fd287a7
 8006058:	8b60c8b3 	.word	0x8b60c8b3
 800605c:	3fc68a28 	.word	0x3fc68a28
 8006060:	509f79fb 	.word	0x509f79fb
 8006064:	3fd34413 	.word	0x3fd34413
 8006068:	080079b5 	.word	0x080079b5
 800606c:	080079cc 	.word	0x080079cc
 8006070:	7ff00000 	.word	0x7ff00000
 8006074:	080079b1 	.word	0x080079b1
 8006078:	080079a8 	.word	0x080079a8
 800607c:	08007985 	.word	0x08007985
 8006080:	3ff80000 	.word	0x3ff80000
 8006084:	08007ab8 	.word	0x08007ab8
 8006088:	08007a24 	.word	0x08007a24
 800608c:	2301      	movs	r3, #1
 800608e:	9309      	str	r3, [sp, #36]	; 0x24
 8006090:	e7d7      	b.n	8006042 <_dtoa_r+0x2c2>
 8006092:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006094:	9301      	str	r3, [sp, #4]
 8006096:	9304      	str	r3, [sp, #16]
 8006098:	e7ba      	b.n	8006010 <_dtoa_r+0x290>
 800609a:	3101      	adds	r1, #1
 800609c:	0052      	lsls	r2, r2, #1
 800609e:	e7ba      	b.n	8006016 <_dtoa_r+0x296>
 80060a0:	69e3      	ldr	r3, [r4, #28]
 80060a2:	9a00      	ldr	r2, [sp, #0]
 80060a4:	601a      	str	r2, [r3, #0]
 80060a6:	9b04      	ldr	r3, [sp, #16]
 80060a8:	2b0e      	cmp	r3, #14
 80060aa:	f200 80a8 	bhi.w	80061fe <_dtoa_r+0x47e>
 80060ae:	2d00      	cmp	r5, #0
 80060b0:	f000 80a5 	beq.w	80061fe <_dtoa_r+0x47e>
 80060b4:	f1bb 0f00 	cmp.w	fp, #0
 80060b8:	dd38      	ble.n	800612c <_dtoa_r+0x3ac>
 80060ba:	4bc0      	ldr	r3, [pc, #768]	; (80063bc <_dtoa_r+0x63c>)
 80060bc:	f00b 020f 	and.w	r2, fp, #15
 80060c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80060c4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80060c8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80060cc:	ea4f 182b 	mov.w	r8, fp, asr #4
 80060d0:	d019      	beq.n	8006106 <_dtoa_r+0x386>
 80060d2:	4bbb      	ldr	r3, [pc, #748]	; (80063c0 <_dtoa_r+0x640>)
 80060d4:	ec51 0b18 	vmov	r0, r1, d8
 80060d8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80060dc:	f7fa fbbe 	bl	800085c <__aeabi_ddiv>
 80060e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060e4:	f008 080f 	and.w	r8, r8, #15
 80060e8:	2503      	movs	r5, #3
 80060ea:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80063c0 <_dtoa_r+0x640>
 80060ee:	f1b8 0f00 	cmp.w	r8, #0
 80060f2:	d10a      	bne.n	800610a <_dtoa_r+0x38a>
 80060f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060f8:	4632      	mov	r2, r6
 80060fa:	463b      	mov	r3, r7
 80060fc:	f7fa fbae 	bl	800085c <__aeabi_ddiv>
 8006100:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006104:	e02b      	b.n	800615e <_dtoa_r+0x3de>
 8006106:	2502      	movs	r5, #2
 8006108:	e7ef      	b.n	80060ea <_dtoa_r+0x36a>
 800610a:	f018 0f01 	tst.w	r8, #1
 800610e:	d008      	beq.n	8006122 <_dtoa_r+0x3a2>
 8006110:	4630      	mov	r0, r6
 8006112:	4639      	mov	r1, r7
 8006114:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006118:	f7fa fa76 	bl	8000608 <__aeabi_dmul>
 800611c:	3501      	adds	r5, #1
 800611e:	4606      	mov	r6, r0
 8006120:	460f      	mov	r7, r1
 8006122:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006126:	f109 0908 	add.w	r9, r9, #8
 800612a:	e7e0      	b.n	80060ee <_dtoa_r+0x36e>
 800612c:	f000 809f 	beq.w	800626e <_dtoa_r+0x4ee>
 8006130:	f1cb 0600 	rsb	r6, fp, #0
 8006134:	4ba1      	ldr	r3, [pc, #644]	; (80063bc <_dtoa_r+0x63c>)
 8006136:	4fa2      	ldr	r7, [pc, #648]	; (80063c0 <_dtoa_r+0x640>)
 8006138:	f006 020f 	and.w	r2, r6, #15
 800613c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006144:	ec51 0b18 	vmov	r0, r1, d8
 8006148:	f7fa fa5e 	bl	8000608 <__aeabi_dmul>
 800614c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006150:	1136      	asrs	r6, r6, #4
 8006152:	2300      	movs	r3, #0
 8006154:	2502      	movs	r5, #2
 8006156:	2e00      	cmp	r6, #0
 8006158:	d17e      	bne.n	8006258 <_dtoa_r+0x4d8>
 800615a:	2b00      	cmp	r3, #0
 800615c:	d1d0      	bne.n	8006100 <_dtoa_r+0x380>
 800615e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006160:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006164:	2b00      	cmp	r3, #0
 8006166:	f000 8084 	beq.w	8006272 <_dtoa_r+0x4f2>
 800616a:	4b96      	ldr	r3, [pc, #600]	; (80063c4 <_dtoa_r+0x644>)
 800616c:	2200      	movs	r2, #0
 800616e:	4640      	mov	r0, r8
 8006170:	4649      	mov	r1, r9
 8006172:	f7fa fcbb 	bl	8000aec <__aeabi_dcmplt>
 8006176:	2800      	cmp	r0, #0
 8006178:	d07b      	beq.n	8006272 <_dtoa_r+0x4f2>
 800617a:	9b04      	ldr	r3, [sp, #16]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d078      	beq.n	8006272 <_dtoa_r+0x4f2>
 8006180:	9b01      	ldr	r3, [sp, #4]
 8006182:	2b00      	cmp	r3, #0
 8006184:	dd39      	ble.n	80061fa <_dtoa_r+0x47a>
 8006186:	4b90      	ldr	r3, [pc, #576]	; (80063c8 <_dtoa_r+0x648>)
 8006188:	2200      	movs	r2, #0
 800618a:	4640      	mov	r0, r8
 800618c:	4649      	mov	r1, r9
 800618e:	f7fa fa3b 	bl	8000608 <__aeabi_dmul>
 8006192:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006196:	9e01      	ldr	r6, [sp, #4]
 8006198:	f10b 37ff 	add.w	r7, fp, #4294967295
 800619c:	3501      	adds	r5, #1
 800619e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80061a2:	4628      	mov	r0, r5
 80061a4:	f7fa f9c6 	bl	8000534 <__aeabi_i2d>
 80061a8:	4642      	mov	r2, r8
 80061aa:	464b      	mov	r3, r9
 80061ac:	f7fa fa2c 	bl	8000608 <__aeabi_dmul>
 80061b0:	4b86      	ldr	r3, [pc, #536]	; (80063cc <_dtoa_r+0x64c>)
 80061b2:	2200      	movs	r2, #0
 80061b4:	f7fa f872 	bl	800029c <__adddf3>
 80061b8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80061bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80061c0:	9303      	str	r3, [sp, #12]
 80061c2:	2e00      	cmp	r6, #0
 80061c4:	d158      	bne.n	8006278 <_dtoa_r+0x4f8>
 80061c6:	4b82      	ldr	r3, [pc, #520]	; (80063d0 <_dtoa_r+0x650>)
 80061c8:	2200      	movs	r2, #0
 80061ca:	4640      	mov	r0, r8
 80061cc:	4649      	mov	r1, r9
 80061ce:	f7fa f863 	bl	8000298 <__aeabi_dsub>
 80061d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80061d6:	4680      	mov	r8, r0
 80061d8:	4689      	mov	r9, r1
 80061da:	f7fa fca5 	bl	8000b28 <__aeabi_dcmpgt>
 80061de:	2800      	cmp	r0, #0
 80061e0:	f040 8296 	bne.w	8006710 <_dtoa_r+0x990>
 80061e4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80061e8:	4640      	mov	r0, r8
 80061ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80061ee:	4649      	mov	r1, r9
 80061f0:	f7fa fc7c 	bl	8000aec <__aeabi_dcmplt>
 80061f4:	2800      	cmp	r0, #0
 80061f6:	f040 8289 	bne.w	800670c <_dtoa_r+0x98c>
 80061fa:	ed8d 8b02 	vstr	d8, [sp, #8]
 80061fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006200:	2b00      	cmp	r3, #0
 8006202:	f2c0 814e 	blt.w	80064a2 <_dtoa_r+0x722>
 8006206:	f1bb 0f0e 	cmp.w	fp, #14
 800620a:	f300 814a 	bgt.w	80064a2 <_dtoa_r+0x722>
 800620e:	4b6b      	ldr	r3, [pc, #428]	; (80063bc <_dtoa_r+0x63c>)
 8006210:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006214:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006218:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800621a:	2b00      	cmp	r3, #0
 800621c:	f280 80dc 	bge.w	80063d8 <_dtoa_r+0x658>
 8006220:	9b04      	ldr	r3, [sp, #16]
 8006222:	2b00      	cmp	r3, #0
 8006224:	f300 80d8 	bgt.w	80063d8 <_dtoa_r+0x658>
 8006228:	f040 826f 	bne.w	800670a <_dtoa_r+0x98a>
 800622c:	4b68      	ldr	r3, [pc, #416]	; (80063d0 <_dtoa_r+0x650>)
 800622e:	2200      	movs	r2, #0
 8006230:	4640      	mov	r0, r8
 8006232:	4649      	mov	r1, r9
 8006234:	f7fa f9e8 	bl	8000608 <__aeabi_dmul>
 8006238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800623c:	f7fa fc6a 	bl	8000b14 <__aeabi_dcmpge>
 8006240:	9e04      	ldr	r6, [sp, #16]
 8006242:	4637      	mov	r7, r6
 8006244:	2800      	cmp	r0, #0
 8006246:	f040 8245 	bne.w	80066d4 <_dtoa_r+0x954>
 800624a:	9d00      	ldr	r5, [sp, #0]
 800624c:	2331      	movs	r3, #49	; 0x31
 800624e:	f805 3b01 	strb.w	r3, [r5], #1
 8006252:	f10b 0b01 	add.w	fp, fp, #1
 8006256:	e241      	b.n	80066dc <_dtoa_r+0x95c>
 8006258:	07f2      	lsls	r2, r6, #31
 800625a:	d505      	bpl.n	8006268 <_dtoa_r+0x4e8>
 800625c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006260:	f7fa f9d2 	bl	8000608 <__aeabi_dmul>
 8006264:	3501      	adds	r5, #1
 8006266:	2301      	movs	r3, #1
 8006268:	1076      	asrs	r6, r6, #1
 800626a:	3708      	adds	r7, #8
 800626c:	e773      	b.n	8006156 <_dtoa_r+0x3d6>
 800626e:	2502      	movs	r5, #2
 8006270:	e775      	b.n	800615e <_dtoa_r+0x3de>
 8006272:	9e04      	ldr	r6, [sp, #16]
 8006274:	465f      	mov	r7, fp
 8006276:	e792      	b.n	800619e <_dtoa_r+0x41e>
 8006278:	9900      	ldr	r1, [sp, #0]
 800627a:	4b50      	ldr	r3, [pc, #320]	; (80063bc <_dtoa_r+0x63c>)
 800627c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006280:	4431      	add	r1, r6
 8006282:	9102      	str	r1, [sp, #8]
 8006284:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006286:	eeb0 9a47 	vmov.f32	s18, s14
 800628a:	eef0 9a67 	vmov.f32	s19, s15
 800628e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006292:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006296:	2900      	cmp	r1, #0
 8006298:	d044      	beq.n	8006324 <_dtoa_r+0x5a4>
 800629a:	494e      	ldr	r1, [pc, #312]	; (80063d4 <_dtoa_r+0x654>)
 800629c:	2000      	movs	r0, #0
 800629e:	f7fa fadd 	bl	800085c <__aeabi_ddiv>
 80062a2:	ec53 2b19 	vmov	r2, r3, d9
 80062a6:	f7f9 fff7 	bl	8000298 <__aeabi_dsub>
 80062aa:	9d00      	ldr	r5, [sp, #0]
 80062ac:	ec41 0b19 	vmov	d9, r0, r1
 80062b0:	4649      	mov	r1, r9
 80062b2:	4640      	mov	r0, r8
 80062b4:	f7fa fc58 	bl	8000b68 <__aeabi_d2iz>
 80062b8:	4606      	mov	r6, r0
 80062ba:	f7fa f93b 	bl	8000534 <__aeabi_i2d>
 80062be:	4602      	mov	r2, r0
 80062c0:	460b      	mov	r3, r1
 80062c2:	4640      	mov	r0, r8
 80062c4:	4649      	mov	r1, r9
 80062c6:	f7f9 ffe7 	bl	8000298 <__aeabi_dsub>
 80062ca:	3630      	adds	r6, #48	; 0x30
 80062cc:	f805 6b01 	strb.w	r6, [r5], #1
 80062d0:	ec53 2b19 	vmov	r2, r3, d9
 80062d4:	4680      	mov	r8, r0
 80062d6:	4689      	mov	r9, r1
 80062d8:	f7fa fc08 	bl	8000aec <__aeabi_dcmplt>
 80062dc:	2800      	cmp	r0, #0
 80062de:	d164      	bne.n	80063aa <_dtoa_r+0x62a>
 80062e0:	4642      	mov	r2, r8
 80062e2:	464b      	mov	r3, r9
 80062e4:	4937      	ldr	r1, [pc, #220]	; (80063c4 <_dtoa_r+0x644>)
 80062e6:	2000      	movs	r0, #0
 80062e8:	f7f9 ffd6 	bl	8000298 <__aeabi_dsub>
 80062ec:	ec53 2b19 	vmov	r2, r3, d9
 80062f0:	f7fa fbfc 	bl	8000aec <__aeabi_dcmplt>
 80062f4:	2800      	cmp	r0, #0
 80062f6:	f040 80b6 	bne.w	8006466 <_dtoa_r+0x6e6>
 80062fa:	9b02      	ldr	r3, [sp, #8]
 80062fc:	429d      	cmp	r5, r3
 80062fe:	f43f af7c 	beq.w	80061fa <_dtoa_r+0x47a>
 8006302:	4b31      	ldr	r3, [pc, #196]	; (80063c8 <_dtoa_r+0x648>)
 8006304:	ec51 0b19 	vmov	r0, r1, d9
 8006308:	2200      	movs	r2, #0
 800630a:	f7fa f97d 	bl	8000608 <__aeabi_dmul>
 800630e:	4b2e      	ldr	r3, [pc, #184]	; (80063c8 <_dtoa_r+0x648>)
 8006310:	ec41 0b19 	vmov	d9, r0, r1
 8006314:	2200      	movs	r2, #0
 8006316:	4640      	mov	r0, r8
 8006318:	4649      	mov	r1, r9
 800631a:	f7fa f975 	bl	8000608 <__aeabi_dmul>
 800631e:	4680      	mov	r8, r0
 8006320:	4689      	mov	r9, r1
 8006322:	e7c5      	b.n	80062b0 <_dtoa_r+0x530>
 8006324:	ec51 0b17 	vmov	r0, r1, d7
 8006328:	f7fa f96e 	bl	8000608 <__aeabi_dmul>
 800632c:	9b02      	ldr	r3, [sp, #8]
 800632e:	9d00      	ldr	r5, [sp, #0]
 8006330:	930f      	str	r3, [sp, #60]	; 0x3c
 8006332:	ec41 0b19 	vmov	d9, r0, r1
 8006336:	4649      	mov	r1, r9
 8006338:	4640      	mov	r0, r8
 800633a:	f7fa fc15 	bl	8000b68 <__aeabi_d2iz>
 800633e:	4606      	mov	r6, r0
 8006340:	f7fa f8f8 	bl	8000534 <__aeabi_i2d>
 8006344:	3630      	adds	r6, #48	; 0x30
 8006346:	4602      	mov	r2, r0
 8006348:	460b      	mov	r3, r1
 800634a:	4640      	mov	r0, r8
 800634c:	4649      	mov	r1, r9
 800634e:	f7f9 ffa3 	bl	8000298 <__aeabi_dsub>
 8006352:	f805 6b01 	strb.w	r6, [r5], #1
 8006356:	9b02      	ldr	r3, [sp, #8]
 8006358:	429d      	cmp	r5, r3
 800635a:	4680      	mov	r8, r0
 800635c:	4689      	mov	r9, r1
 800635e:	f04f 0200 	mov.w	r2, #0
 8006362:	d124      	bne.n	80063ae <_dtoa_r+0x62e>
 8006364:	4b1b      	ldr	r3, [pc, #108]	; (80063d4 <_dtoa_r+0x654>)
 8006366:	ec51 0b19 	vmov	r0, r1, d9
 800636a:	f7f9 ff97 	bl	800029c <__adddf3>
 800636e:	4602      	mov	r2, r0
 8006370:	460b      	mov	r3, r1
 8006372:	4640      	mov	r0, r8
 8006374:	4649      	mov	r1, r9
 8006376:	f7fa fbd7 	bl	8000b28 <__aeabi_dcmpgt>
 800637a:	2800      	cmp	r0, #0
 800637c:	d173      	bne.n	8006466 <_dtoa_r+0x6e6>
 800637e:	ec53 2b19 	vmov	r2, r3, d9
 8006382:	4914      	ldr	r1, [pc, #80]	; (80063d4 <_dtoa_r+0x654>)
 8006384:	2000      	movs	r0, #0
 8006386:	f7f9 ff87 	bl	8000298 <__aeabi_dsub>
 800638a:	4602      	mov	r2, r0
 800638c:	460b      	mov	r3, r1
 800638e:	4640      	mov	r0, r8
 8006390:	4649      	mov	r1, r9
 8006392:	f7fa fbab 	bl	8000aec <__aeabi_dcmplt>
 8006396:	2800      	cmp	r0, #0
 8006398:	f43f af2f 	beq.w	80061fa <_dtoa_r+0x47a>
 800639c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800639e:	1e6b      	subs	r3, r5, #1
 80063a0:	930f      	str	r3, [sp, #60]	; 0x3c
 80063a2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80063a6:	2b30      	cmp	r3, #48	; 0x30
 80063a8:	d0f8      	beq.n	800639c <_dtoa_r+0x61c>
 80063aa:	46bb      	mov	fp, r7
 80063ac:	e04a      	b.n	8006444 <_dtoa_r+0x6c4>
 80063ae:	4b06      	ldr	r3, [pc, #24]	; (80063c8 <_dtoa_r+0x648>)
 80063b0:	f7fa f92a 	bl	8000608 <__aeabi_dmul>
 80063b4:	4680      	mov	r8, r0
 80063b6:	4689      	mov	r9, r1
 80063b8:	e7bd      	b.n	8006336 <_dtoa_r+0x5b6>
 80063ba:	bf00      	nop
 80063bc:	08007ab8 	.word	0x08007ab8
 80063c0:	08007a90 	.word	0x08007a90
 80063c4:	3ff00000 	.word	0x3ff00000
 80063c8:	40240000 	.word	0x40240000
 80063cc:	401c0000 	.word	0x401c0000
 80063d0:	40140000 	.word	0x40140000
 80063d4:	3fe00000 	.word	0x3fe00000
 80063d8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80063dc:	9d00      	ldr	r5, [sp, #0]
 80063de:	4642      	mov	r2, r8
 80063e0:	464b      	mov	r3, r9
 80063e2:	4630      	mov	r0, r6
 80063e4:	4639      	mov	r1, r7
 80063e6:	f7fa fa39 	bl	800085c <__aeabi_ddiv>
 80063ea:	f7fa fbbd 	bl	8000b68 <__aeabi_d2iz>
 80063ee:	9001      	str	r0, [sp, #4]
 80063f0:	f7fa f8a0 	bl	8000534 <__aeabi_i2d>
 80063f4:	4642      	mov	r2, r8
 80063f6:	464b      	mov	r3, r9
 80063f8:	f7fa f906 	bl	8000608 <__aeabi_dmul>
 80063fc:	4602      	mov	r2, r0
 80063fe:	460b      	mov	r3, r1
 8006400:	4630      	mov	r0, r6
 8006402:	4639      	mov	r1, r7
 8006404:	f7f9 ff48 	bl	8000298 <__aeabi_dsub>
 8006408:	9e01      	ldr	r6, [sp, #4]
 800640a:	9f04      	ldr	r7, [sp, #16]
 800640c:	3630      	adds	r6, #48	; 0x30
 800640e:	f805 6b01 	strb.w	r6, [r5], #1
 8006412:	9e00      	ldr	r6, [sp, #0]
 8006414:	1bae      	subs	r6, r5, r6
 8006416:	42b7      	cmp	r7, r6
 8006418:	4602      	mov	r2, r0
 800641a:	460b      	mov	r3, r1
 800641c:	d134      	bne.n	8006488 <_dtoa_r+0x708>
 800641e:	f7f9 ff3d 	bl	800029c <__adddf3>
 8006422:	4642      	mov	r2, r8
 8006424:	464b      	mov	r3, r9
 8006426:	4606      	mov	r6, r0
 8006428:	460f      	mov	r7, r1
 800642a:	f7fa fb7d 	bl	8000b28 <__aeabi_dcmpgt>
 800642e:	b9c8      	cbnz	r0, 8006464 <_dtoa_r+0x6e4>
 8006430:	4642      	mov	r2, r8
 8006432:	464b      	mov	r3, r9
 8006434:	4630      	mov	r0, r6
 8006436:	4639      	mov	r1, r7
 8006438:	f7fa fb4e 	bl	8000ad8 <__aeabi_dcmpeq>
 800643c:	b110      	cbz	r0, 8006444 <_dtoa_r+0x6c4>
 800643e:	9b01      	ldr	r3, [sp, #4]
 8006440:	07db      	lsls	r3, r3, #31
 8006442:	d40f      	bmi.n	8006464 <_dtoa_r+0x6e4>
 8006444:	4651      	mov	r1, sl
 8006446:	4620      	mov	r0, r4
 8006448:	f000 fbcc 	bl	8006be4 <_Bfree>
 800644c:	2300      	movs	r3, #0
 800644e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006450:	702b      	strb	r3, [r5, #0]
 8006452:	f10b 0301 	add.w	r3, fp, #1
 8006456:	6013      	str	r3, [r2, #0]
 8006458:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800645a:	2b00      	cmp	r3, #0
 800645c:	f43f ace2 	beq.w	8005e24 <_dtoa_r+0xa4>
 8006460:	601d      	str	r5, [r3, #0]
 8006462:	e4df      	b.n	8005e24 <_dtoa_r+0xa4>
 8006464:	465f      	mov	r7, fp
 8006466:	462b      	mov	r3, r5
 8006468:	461d      	mov	r5, r3
 800646a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800646e:	2a39      	cmp	r2, #57	; 0x39
 8006470:	d106      	bne.n	8006480 <_dtoa_r+0x700>
 8006472:	9a00      	ldr	r2, [sp, #0]
 8006474:	429a      	cmp	r2, r3
 8006476:	d1f7      	bne.n	8006468 <_dtoa_r+0x6e8>
 8006478:	9900      	ldr	r1, [sp, #0]
 800647a:	2230      	movs	r2, #48	; 0x30
 800647c:	3701      	adds	r7, #1
 800647e:	700a      	strb	r2, [r1, #0]
 8006480:	781a      	ldrb	r2, [r3, #0]
 8006482:	3201      	adds	r2, #1
 8006484:	701a      	strb	r2, [r3, #0]
 8006486:	e790      	b.n	80063aa <_dtoa_r+0x62a>
 8006488:	4ba3      	ldr	r3, [pc, #652]	; (8006718 <_dtoa_r+0x998>)
 800648a:	2200      	movs	r2, #0
 800648c:	f7fa f8bc 	bl	8000608 <__aeabi_dmul>
 8006490:	2200      	movs	r2, #0
 8006492:	2300      	movs	r3, #0
 8006494:	4606      	mov	r6, r0
 8006496:	460f      	mov	r7, r1
 8006498:	f7fa fb1e 	bl	8000ad8 <__aeabi_dcmpeq>
 800649c:	2800      	cmp	r0, #0
 800649e:	d09e      	beq.n	80063de <_dtoa_r+0x65e>
 80064a0:	e7d0      	b.n	8006444 <_dtoa_r+0x6c4>
 80064a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064a4:	2a00      	cmp	r2, #0
 80064a6:	f000 80ca 	beq.w	800663e <_dtoa_r+0x8be>
 80064aa:	9a07      	ldr	r2, [sp, #28]
 80064ac:	2a01      	cmp	r2, #1
 80064ae:	f300 80ad 	bgt.w	800660c <_dtoa_r+0x88c>
 80064b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80064b4:	2a00      	cmp	r2, #0
 80064b6:	f000 80a5 	beq.w	8006604 <_dtoa_r+0x884>
 80064ba:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80064be:	9e08      	ldr	r6, [sp, #32]
 80064c0:	9d05      	ldr	r5, [sp, #20]
 80064c2:	9a05      	ldr	r2, [sp, #20]
 80064c4:	441a      	add	r2, r3
 80064c6:	9205      	str	r2, [sp, #20]
 80064c8:	9a06      	ldr	r2, [sp, #24]
 80064ca:	2101      	movs	r1, #1
 80064cc:	441a      	add	r2, r3
 80064ce:	4620      	mov	r0, r4
 80064d0:	9206      	str	r2, [sp, #24]
 80064d2:	f000 fc3d 	bl	8006d50 <__i2b>
 80064d6:	4607      	mov	r7, r0
 80064d8:	b165      	cbz	r5, 80064f4 <_dtoa_r+0x774>
 80064da:	9b06      	ldr	r3, [sp, #24]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	dd09      	ble.n	80064f4 <_dtoa_r+0x774>
 80064e0:	42ab      	cmp	r3, r5
 80064e2:	9a05      	ldr	r2, [sp, #20]
 80064e4:	bfa8      	it	ge
 80064e6:	462b      	movge	r3, r5
 80064e8:	1ad2      	subs	r2, r2, r3
 80064ea:	9205      	str	r2, [sp, #20]
 80064ec:	9a06      	ldr	r2, [sp, #24]
 80064ee:	1aed      	subs	r5, r5, r3
 80064f0:	1ad3      	subs	r3, r2, r3
 80064f2:	9306      	str	r3, [sp, #24]
 80064f4:	9b08      	ldr	r3, [sp, #32]
 80064f6:	b1f3      	cbz	r3, 8006536 <_dtoa_r+0x7b6>
 80064f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	f000 80a3 	beq.w	8006646 <_dtoa_r+0x8c6>
 8006500:	2e00      	cmp	r6, #0
 8006502:	dd10      	ble.n	8006526 <_dtoa_r+0x7a6>
 8006504:	4639      	mov	r1, r7
 8006506:	4632      	mov	r2, r6
 8006508:	4620      	mov	r0, r4
 800650a:	f000 fce1 	bl	8006ed0 <__pow5mult>
 800650e:	4652      	mov	r2, sl
 8006510:	4601      	mov	r1, r0
 8006512:	4607      	mov	r7, r0
 8006514:	4620      	mov	r0, r4
 8006516:	f000 fc31 	bl	8006d7c <__multiply>
 800651a:	4651      	mov	r1, sl
 800651c:	4680      	mov	r8, r0
 800651e:	4620      	mov	r0, r4
 8006520:	f000 fb60 	bl	8006be4 <_Bfree>
 8006524:	46c2      	mov	sl, r8
 8006526:	9b08      	ldr	r3, [sp, #32]
 8006528:	1b9a      	subs	r2, r3, r6
 800652a:	d004      	beq.n	8006536 <_dtoa_r+0x7b6>
 800652c:	4651      	mov	r1, sl
 800652e:	4620      	mov	r0, r4
 8006530:	f000 fcce 	bl	8006ed0 <__pow5mult>
 8006534:	4682      	mov	sl, r0
 8006536:	2101      	movs	r1, #1
 8006538:	4620      	mov	r0, r4
 800653a:	f000 fc09 	bl	8006d50 <__i2b>
 800653e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006540:	2b00      	cmp	r3, #0
 8006542:	4606      	mov	r6, r0
 8006544:	f340 8081 	ble.w	800664a <_dtoa_r+0x8ca>
 8006548:	461a      	mov	r2, r3
 800654a:	4601      	mov	r1, r0
 800654c:	4620      	mov	r0, r4
 800654e:	f000 fcbf 	bl	8006ed0 <__pow5mult>
 8006552:	9b07      	ldr	r3, [sp, #28]
 8006554:	2b01      	cmp	r3, #1
 8006556:	4606      	mov	r6, r0
 8006558:	dd7a      	ble.n	8006650 <_dtoa_r+0x8d0>
 800655a:	f04f 0800 	mov.w	r8, #0
 800655e:	6933      	ldr	r3, [r6, #16]
 8006560:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006564:	6918      	ldr	r0, [r3, #16]
 8006566:	f000 fba5 	bl	8006cb4 <__hi0bits>
 800656a:	f1c0 0020 	rsb	r0, r0, #32
 800656e:	9b06      	ldr	r3, [sp, #24]
 8006570:	4418      	add	r0, r3
 8006572:	f010 001f 	ands.w	r0, r0, #31
 8006576:	f000 8094 	beq.w	80066a2 <_dtoa_r+0x922>
 800657a:	f1c0 0320 	rsb	r3, r0, #32
 800657e:	2b04      	cmp	r3, #4
 8006580:	f340 8085 	ble.w	800668e <_dtoa_r+0x90e>
 8006584:	9b05      	ldr	r3, [sp, #20]
 8006586:	f1c0 001c 	rsb	r0, r0, #28
 800658a:	4403      	add	r3, r0
 800658c:	9305      	str	r3, [sp, #20]
 800658e:	9b06      	ldr	r3, [sp, #24]
 8006590:	4403      	add	r3, r0
 8006592:	4405      	add	r5, r0
 8006594:	9306      	str	r3, [sp, #24]
 8006596:	9b05      	ldr	r3, [sp, #20]
 8006598:	2b00      	cmp	r3, #0
 800659a:	dd05      	ble.n	80065a8 <_dtoa_r+0x828>
 800659c:	4651      	mov	r1, sl
 800659e:	461a      	mov	r2, r3
 80065a0:	4620      	mov	r0, r4
 80065a2:	f000 fcef 	bl	8006f84 <__lshift>
 80065a6:	4682      	mov	sl, r0
 80065a8:	9b06      	ldr	r3, [sp, #24]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	dd05      	ble.n	80065ba <_dtoa_r+0x83a>
 80065ae:	4631      	mov	r1, r6
 80065b0:	461a      	mov	r2, r3
 80065b2:	4620      	mov	r0, r4
 80065b4:	f000 fce6 	bl	8006f84 <__lshift>
 80065b8:	4606      	mov	r6, r0
 80065ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d072      	beq.n	80066a6 <_dtoa_r+0x926>
 80065c0:	4631      	mov	r1, r6
 80065c2:	4650      	mov	r0, sl
 80065c4:	f000 fd4a 	bl	800705c <__mcmp>
 80065c8:	2800      	cmp	r0, #0
 80065ca:	da6c      	bge.n	80066a6 <_dtoa_r+0x926>
 80065cc:	2300      	movs	r3, #0
 80065ce:	4651      	mov	r1, sl
 80065d0:	220a      	movs	r2, #10
 80065d2:	4620      	mov	r0, r4
 80065d4:	f000 fb28 	bl	8006c28 <__multadd>
 80065d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065da:	f10b 3bff 	add.w	fp, fp, #4294967295
 80065de:	4682      	mov	sl, r0
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	f000 81b0 	beq.w	8006946 <_dtoa_r+0xbc6>
 80065e6:	2300      	movs	r3, #0
 80065e8:	4639      	mov	r1, r7
 80065ea:	220a      	movs	r2, #10
 80065ec:	4620      	mov	r0, r4
 80065ee:	f000 fb1b 	bl	8006c28 <__multadd>
 80065f2:	9b01      	ldr	r3, [sp, #4]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	4607      	mov	r7, r0
 80065f8:	f300 8096 	bgt.w	8006728 <_dtoa_r+0x9a8>
 80065fc:	9b07      	ldr	r3, [sp, #28]
 80065fe:	2b02      	cmp	r3, #2
 8006600:	dc59      	bgt.n	80066b6 <_dtoa_r+0x936>
 8006602:	e091      	b.n	8006728 <_dtoa_r+0x9a8>
 8006604:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006606:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800660a:	e758      	b.n	80064be <_dtoa_r+0x73e>
 800660c:	9b04      	ldr	r3, [sp, #16]
 800660e:	1e5e      	subs	r6, r3, #1
 8006610:	9b08      	ldr	r3, [sp, #32]
 8006612:	42b3      	cmp	r3, r6
 8006614:	bfbf      	itttt	lt
 8006616:	9b08      	ldrlt	r3, [sp, #32]
 8006618:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800661a:	9608      	strlt	r6, [sp, #32]
 800661c:	1af3      	sublt	r3, r6, r3
 800661e:	bfb4      	ite	lt
 8006620:	18d2      	addlt	r2, r2, r3
 8006622:	1b9e      	subge	r6, r3, r6
 8006624:	9b04      	ldr	r3, [sp, #16]
 8006626:	bfbc      	itt	lt
 8006628:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800662a:	2600      	movlt	r6, #0
 800662c:	2b00      	cmp	r3, #0
 800662e:	bfb7      	itett	lt
 8006630:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8006634:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006638:	1a9d      	sublt	r5, r3, r2
 800663a:	2300      	movlt	r3, #0
 800663c:	e741      	b.n	80064c2 <_dtoa_r+0x742>
 800663e:	9e08      	ldr	r6, [sp, #32]
 8006640:	9d05      	ldr	r5, [sp, #20]
 8006642:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006644:	e748      	b.n	80064d8 <_dtoa_r+0x758>
 8006646:	9a08      	ldr	r2, [sp, #32]
 8006648:	e770      	b.n	800652c <_dtoa_r+0x7ac>
 800664a:	9b07      	ldr	r3, [sp, #28]
 800664c:	2b01      	cmp	r3, #1
 800664e:	dc19      	bgt.n	8006684 <_dtoa_r+0x904>
 8006650:	9b02      	ldr	r3, [sp, #8]
 8006652:	b9bb      	cbnz	r3, 8006684 <_dtoa_r+0x904>
 8006654:	9b03      	ldr	r3, [sp, #12]
 8006656:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800665a:	b99b      	cbnz	r3, 8006684 <_dtoa_r+0x904>
 800665c:	9b03      	ldr	r3, [sp, #12]
 800665e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006662:	0d1b      	lsrs	r3, r3, #20
 8006664:	051b      	lsls	r3, r3, #20
 8006666:	b183      	cbz	r3, 800668a <_dtoa_r+0x90a>
 8006668:	9b05      	ldr	r3, [sp, #20]
 800666a:	3301      	adds	r3, #1
 800666c:	9305      	str	r3, [sp, #20]
 800666e:	9b06      	ldr	r3, [sp, #24]
 8006670:	3301      	adds	r3, #1
 8006672:	9306      	str	r3, [sp, #24]
 8006674:	f04f 0801 	mov.w	r8, #1
 8006678:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800667a:	2b00      	cmp	r3, #0
 800667c:	f47f af6f 	bne.w	800655e <_dtoa_r+0x7de>
 8006680:	2001      	movs	r0, #1
 8006682:	e774      	b.n	800656e <_dtoa_r+0x7ee>
 8006684:	f04f 0800 	mov.w	r8, #0
 8006688:	e7f6      	b.n	8006678 <_dtoa_r+0x8f8>
 800668a:	4698      	mov	r8, r3
 800668c:	e7f4      	b.n	8006678 <_dtoa_r+0x8f8>
 800668e:	d082      	beq.n	8006596 <_dtoa_r+0x816>
 8006690:	9a05      	ldr	r2, [sp, #20]
 8006692:	331c      	adds	r3, #28
 8006694:	441a      	add	r2, r3
 8006696:	9205      	str	r2, [sp, #20]
 8006698:	9a06      	ldr	r2, [sp, #24]
 800669a:	441a      	add	r2, r3
 800669c:	441d      	add	r5, r3
 800669e:	9206      	str	r2, [sp, #24]
 80066a0:	e779      	b.n	8006596 <_dtoa_r+0x816>
 80066a2:	4603      	mov	r3, r0
 80066a4:	e7f4      	b.n	8006690 <_dtoa_r+0x910>
 80066a6:	9b04      	ldr	r3, [sp, #16]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	dc37      	bgt.n	800671c <_dtoa_r+0x99c>
 80066ac:	9b07      	ldr	r3, [sp, #28]
 80066ae:	2b02      	cmp	r3, #2
 80066b0:	dd34      	ble.n	800671c <_dtoa_r+0x99c>
 80066b2:	9b04      	ldr	r3, [sp, #16]
 80066b4:	9301      	str	r3, [sp, #4]
 80066b6:	9b01      	ldr	r3, [sp, #4]
 80066b8:	b963      	cbnz	r3, 80066d4 <_dtoa_r+0x954>
 80066ba:	4631      	mov	r1, r6
 80066bc:	2205      	movs	r2, #5
 80066be:	4620      	mov	r0, r4
 80066c0:	f000 fab2 	bl	8006c28 <__multadd>
 80066c4:	4601      	mov	r1, r0
 80066c6:	4606      	mov	r6, r0
 80066c8:	4650      	mov	r0, sl
 80066ca:	f000 fcc7 	bl	800705c <__mcmp>
 80066ce:	2800      	cmp	r0, #0
 80066d0:	f73f adbb 	bgt.w	800624a <_dtoa_r+0x4ca>
 80066d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066d6:	9d00      	ldr	r5, [sp, #0]
 80066d8:	ea6f 0b03 	mvn.w	fp, r3
 80066dc:	f04f 0800 	mov.w	r8, #0
 80066e0:	4631      	mov	r1, r6
 80066e2:	4620      	mov	r0, r4
 80066e4:	f000 fa7e 	bl	8006be4 <_Bfree>
 80066e8:	2f00      	cmp	r7, #0
 80066ea:	f43f aeab 	beq.w	8006444 <_dtoa_r+0x6c4>
 80066ee:	f1b8 0f00 	cmp.w	r8, #0
 80066f2:	d005      	beq.n	8006700 <_dtoa_r+0x980>
 80066f4:	45b8      	cmp	r8, r7
 80066f6:	d003      	beq.n	8006700 <_dtoa_r+0x980>
 80066f8:	4641      	mov	r1, r8
 80066fa:	4620      	mov	r0, r4
 80066fc:	f000 fa72 	bl	8006be4 <_Bfree>
 8006700:	4639      	mov	r1, r7
 8006702:	4620      	mov	r0, r4
 8006704:	f000 fa6e 	bl	8006be4 <_Bfree>
 8006708:	e69c      	b.n	8006444 <_dtoa_r+0x6c4>
 800670a:	2600      	movs	r6, #0
 800670c:	4637      	mov	r7, r6
 800670e:	e7e1      	b.n	80066d4 <_dtoa_r+0x954>
 8006710:	46bb      	mov	fp, r7
 8006712:	4637      	mov	r7, r6
 8006714:	e599      	b.n	800624a <_dtoa_r+0x4ca>
 8006716:	bf00      	nop
 8006718:	40240000 	.word	0x40240000
 800671c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800671e:	2b00      	cmp	r3, #0
 8006720:	f000 80c8 	beq.w	80068b4 <_dtoa_r+0xb34>
 8006724:	9b04      	ldr	r3, [sp, #16]
 8006726:	9301      	str	r3, [sp, #4]
 8006728:	2d00      	cmp	r5, #0
 800672a:	dd05      	ble.n	8006738 <_dtoa_r+0x9b8>
 800672c:	4639      	mov	r1, r7
 800672e:	462a      	mov	r2, r5
 8006730:	4620      	mov	r0, r4
 8006732:	f000 fc27 	bl	8006f84 <__lshift>
 8006736:	4607      	mov	r7, r0
 8006738:	f1b8 0f00 	cmp.w	r8, #0
 800673c:	d05b      	beq.n	80067f6 <_dtoa_r+0xa76>
 800673e:	6879      	ldr	r1, [r7, #4]
 8006740:	4620      	mov	r0, r4
 8006742:	f000 fa0f 	bl	8006b64 <_Balloc>
 8006746:	4605      	mov	r5, r0
 8006748:	b928      	cbnz	r0, 8006756 <_dtoa_r+0x9d6>
 800674a:	4b83      	ldr	r3, [pc, #524]	; (8006958 <_dtoa_r+0xbd8>)
 800674c:	4602      	mov	r2, r0
 800674e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006752:	f7ff bb2e 	b.w	8005db2 <_dtoa_r+0x32>
 8006756:	693a      	ldr	r2, [r7, #16]
 8006758:	3202      	adds	r2, #2
 800675a:	0092      	lsls	r2, r2, #2
 800675c:	f107 010c 	add.w	r1, r7, #12
 8006760:	300c      	adds	r0, #12
 8006762:	f001 f801 	bl	8007768 <memcpy>
 8006766:	2201      	movs	r2, #1
 8006768:	4629      	mov	r1, r5
 800676a:	4620      	mov	r0, r4
 800676c:	f000 fc0a 	bl	8006f84 <__lshift>
 8006770:	9b00      	ldr	r3, [sp, #0]
 8006772:	3301      	adds	r3, #1
 8006774:	9304      	str	r3, [sp, #16]
 8006776:	e9dd 2300 	ldrd	r2, r3, [sp]
 800677a:	4413      	add	r3, r2
 800677c:	9308      	str	r3, [sp, #32]
 800677e:	9b02      	ldr	r3, [sp, #8]
 8006780:	f003 0301 	and.w	r3, r3, #1
 8006784:	46b8      	mov	r8, r7
 8006786:	9306      	str	r3, [sp, #24]
 8006788:	4607      	mov	r7, r0
 800678a:	9b04      	ldr	r3, [sp, #16]
 800678c:	4631      	mov	r1, r6
 800678e:	3b01      	subs	r3, #1
 8006790:	4650      	mov	r0, sl
 8006792:	9301      	str	r3, [sp, #4]
 8006794:	f7ff fa6c 	bl	8005c70 <quorem>
 8006798:	4641      	mov	r1, r8
 800679a:	9002      	str	r0, [sp, #8]
 800679c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80067a0:	4650      	mov	r0, sl
 80067a2:	f000 fc5b 	bl	800705c <__mcmp>
 80067a6:	463a      	mov	r2, r7
 80067a8:	9005      	str	r0, [sp, #20]
 80067aa:	4631      	mov	r1, r6
 80067ac:	4620      	mov	r0, r4
 80067ae:	f000 fc71 	bl	8007094 <__mdiff>
 80067b2:	68c2      	ldr	r2, [r0, #12]
 80067b4:	4605      	mov	r5, r0
 80067b6:	bb02      	cbnz	r2, 80067fa <_dtoa_r+0xa7a>
 80067b8:	4601      	mov	r1, r0
 80067ba:	4650      	mov	r0, sl
 80067bc:	f000 fc4e 	bl	800705c <__mcmp>
 80067c0:	4602      	mov	r2, r0
 80067c2:	4629      	mov	r1, r5
 80067c4:	4620      	mov	r0, r4
 80067c6:	9209      	str	r2, [sp, #36]	; 0x24
 80067c8:	f000 fa0c 	bl	8006be4 <_Bfree>
 80067cc:	9b07      	ldr	r3, [sp, #28]
 80067ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80067d0:	9d04      	ldr	r5, [sp, #16]
 80067d2:	ea43 0102 	orr.w	r1, r3, r2
 80067d6:	9b06      	ldr	r3, [sp, #24]
 80067d8:	4319      	orrs	r1, r3
 80067da:	d110      	bne.n	80067fe <_dtoa_r+0xa7e>
 80067dc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80067e0:	d029      	beq.n	8006836 <_dtoa_r+0xab6>
 80067e2:	9b05      	ldr	r3, [sp, #20]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	dd02      	ble.n	80067ee <_dtoa_r+0xa6e>
 80067e8:	9b02      	ldr	r3, [sp, #8]
 80067ea:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80067ee:	9b01      	ldr	r3, [sp, #4]
 80067f0:	f883 9000 	strb.w	r9, [r3]
 80067f4:	e774      	b.n	80066e0 <_dtoa_r+0x960>
 80067f6:	4638      	mov	r0, r7
 80067f8:	e7ba      	b.n	8006770 <_dtoa_r+0x9f0>
 80067fa:	2201      	movs	r2, #1
 80067fc:	e7e1      	b.n	80067c2 <_dtoa_r+0xa42>
 80067fe:	9b05      	ldr	r3, [sp, #20]
 8006800:	2b00      	cmp	r3, #0
 8006802:	db04      	blt.n	800680e <_dtoa_r+0xa8e>
 8006804:	9907      	ldr	r1, [sp, #28]
 8006806:	430b      	orrs	r3, r1
 8006808:	9906      	ldr	r1, [sp, #24]
 800680a:	430b      	orrs	r3, r1
 800680c:	d120      	bne.n	8006850 <_dtoa_r+0xad0>
 800680e:	2a00      	cmp	r2, #0
 8006810:	dded      	ble.n	80067ee <_dtoa_r+0xa6e>
 8006812:	4651      	mov	r1, sl
 8006814:	2201      	movs	r2, #1
 8006816:	4620      	mov	r0, r4
 8006818:	f000 fbb4 	bl	8006f84 <__lshift>
 800681c:	4631      	mov	r1, r6
 800681e:	4682      	mov	sl, r0
 8006820:	f000 fc1c 	bl	800705c <__mcmp>
 8006824:	2800      	cmp	r0, #0
 8006826:	dc03      	bgt.n	8006830 <_dtoa_r+0xab0>
 8006828:	d1e1      	bne.n	80067ee <_dtoa_r+0xa6e>
 800682a:	f019 0f01 	tst.w	r9, #1
 800682e:	d0de      	beq.n	80067ee <_dtoa_r+0xa6e>
 8006830:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006834:	d1d8      	bne.n	80067e8 <_dtoa_r+0xa68>
 8006836:	9a01      	ldr	r2, [sp, #4]
 8006838:	2339      	movs	r3, #57	; 0x39
 800683a:	7013      	strb	r3, [r2, #0]
 800683c:	462b      	mov	r3, r5
 800683e:	461d      	mov	r5, r3
 8006840:	3b01      	subs	r3, #1
 8006842:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006846:	2a39      	cmp	r2, #57	; 0x39
 8006848:	d06c      	beq.n	8006924 <_dtoa_r+0xba4>
 800684a:	3201      	adds	r2, #1
 800684c:	701a      	strb	r2, [r3, #0]
 800684e:	e747      	b.n	80066e0 <_dtoa_r+0x960>
 8006850:	2a00      	cmp	r2, #0
 8006852:	dd07      	ble.n	8006864 <_dtoa_r+0xae4>
 8006854:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006858:	d0ed      	beq.n	8006836 <_dtoa_r+0xab6>
 800685a:	9a01      	ldr	r2, [sp, #4]
 800685c:	f109 0301 	add.w	r3, r9, #1
 8006860:	7013      	strb	r3, [r2, #0]
 8006862:	e73d      	b.n	80066e0 <_dtoa_r+0x960>
 8006864:	9b04      	ldr	r3, [sp, #16]
 8006866:	9a08      	ldr	r2, [sp, #32]
 8006868:	f803 9c01 	strb.w	r9, [r3, #-1]
 800686c:	4293      	cmp	r3, r2
 800686e:	d043      	beq.n	80068f8 <_dtoa_r+0xb78>
 8006870:	4651      	mov	r1, sl
 8006872:	2300      	movs	r3, #0
 8006874:	220a      	movs	r2, #10
 8006876:	4620      	mov	r0, r4
 8006878:	f000 f9d6 	bl	8006c28 <__multadd>
 800687c:	45b8      	cmp	r8, r7
 800687e:	4682      	mov	sl, r0
 8006880:	f04f 0300 	mov.w	r3, #0
 8006884:	f04f 020a 	mov.w	r2, #10
 8006888:	4641      	mov	r1, r8
 800688a:	4620      	mov	r0, r4
 800688c:	d107      	bne.n	800689e <_dtoa_r+0xb1e>
 800688e:	f000 f9cb 	bl	8006c28 <__multadd>
 8006892:	4680      	mov	r8, r0
 8006894:	4607      	mov	r7, r0
 8006896:	9b04      	ldr	r3, [sp, #16]
 8006898:	3301      	adds	r3, #1
 800689a:	9304      	str	r3, [sp, #16]
 800689c:	e775      	b.n	800678a <_dtoa_r+0xa0a>
 800689e:	f000 f9c3 	bl	8006c28 <__multadd>
 80068a2:	4639      	mov	r1, r7
 80068a4:	4680      	mov	r8, r0
 80068a6:	2300      	movs	r3, #0
 80068a8:	220a      	movs	r2, #10
 80068aa:	4620      	mov	r0, r4
 80068ac:	f000 f9bc 	bl	8006c28 <__multadd>
 80068b0:	4607      	mov	r7, r0
 80068b2:	e7f0      	b.n	8006896 <_dtoa_r+0xb16>
 80068b4:	9b04      	ldr	r3, [sp, #16]
 80068b6:	9301      	str	r3, [sp, #4]
 80068b8:	9d00      	ldr	r5, [sp, #0]
 80068ba:	4631      	mov	r1, r6
 80068bc:	4650      	mov	r0, sl
 80068be:	f7ff f9d7 	bl	8005c70 <quorem>
 80068c2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80068c6:	9b00      	ldr	r3, [sp, #0]
 80068c8:	f805 9b01 	strb.w	r9, [r5], #1
 80068cc:	1aea      	subs	r2, r5, r3
 80068ce:	9b01      	ldr	r3, [sp, #4]
 80068d0:	4293      	cmp	r3, r2
 80068d2:	dd07      	ble.n	80068e4 <_dtoa_r+0xb64>
 80068d4:	4651      	mov	r1, sl
 80068d6:	2300      	movs	r3, #0
 80068d8:	220a      	movs	r2, #10
 80068da:	4620      	mov	r0, r4
 80068dc:	f000 f9a4 	bl	8006c28 <__multadd>
 80068e0:	4682      	mov	sl, r0
 80068e2:	e7ea      	b.n	80068ba <_dtoa_r+0xb3a>
 80068e4:	9b01      	ldr	r3, [sp, #4]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	bfc8      	it	gt
 80068ea:	461d      	movgt	r5, r3
 80068ec:	9b00      	ldr	r3, [sp, #0]
 80068ee:	bfd8      	it	le
 80068f0:	2501      	movle	r5, #1
 80068f2:	441d      	add	r5, r3
 80068f4:	f04f 0800 	mov.w	r8, #0
 80068f8:	4651      	mov	r1, sl
 80068fa:	2201      	movs	r2, #1
 80068fc:	4620      	mov	r0, r4
 80068fe:	f000 fb41 	bl	8006f84 <__lshift>
 8006902:	4631      	mov	r1, r6
 8006904:	4682      	mov	sl, r0
 8006906:	f000 fba9 	bl	800705c <__mcmp>
 800690a:	2800      	cmp	r0, #0
 800690c:	dc96      	bgt.n	800683c <_dtoa_r+0xabc>
 800690e:	d102      	bne.n	8006916 <_dtoa_r+0xb96>
 8006910:	f019 0f01 	tst.w	r9, #1
 8006914:	d192      	bne.n	800683c <_dtoa_r+0xabc>
 8006916:	462b      	mov	r3, r5
 8006918:	461d      	mov	r5, r3
 800691a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800691e:	2a30      	cmp	r2, #48	; 0x30
 8006920:	d0fa      	beq.n	8006918 <_dtoa_r+0xb98>
 8006922:	e6dd      	b.n	80066e0 <_dtoa_r+0x960>
 8006924:	9a00      	ldr	r2, [sp, #0]
 8006926:	429a      	cmp	r2, r3
 8006928:	d189      	bne.n	800683e <_dtoa_r+0xabe>
 800692a:	f10b 0b01 	add.w	fp, fp, #1
 800692e:	2331      	movs	r3, #49	; 0x31
 8006930:	e796      	b.n	8006860 <_dtoa_r+0xae0>
 8006932:	4b0a      	ldr	r3, [pc, #40]	; (800695c <_dtoa_r+0xbdc>)
 8006934:	f7ff ba99 	b.w	8005e6a <_dtoa_r+0xea>
 8006938:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800693a:	2b00      	cmp	r3, #0
 800693c:	f47f aa6d 	bne.w	8005e1a <_dtoa_r+0x9a>
 8006940:	4b07      	ldr	r3, [pc, #28]	; (8006960 <_dtoa_r+0xbe0>)
 8006942:	f7ff ba92 	b.w	8005e6a <_dtoa_r+0xea>
 8006946:	9b01      	ldr	r3, [sp, #4]
 8006948:	2b00      	cmp	r3, #0
 800694a:	dcb5      	bgt.n	80068b8 <_dtoa_r+0xb38>
 800694c:	9b07      	ldr	r3, [sp, #28]
 800694e:	2b02      	cmp	r3, #2
 8006950:	f73f aeb1 	bgt.w	80066b6 <_dtoa_r+0x936>
 8006954:	e7b0      	b.n	80068b8 <_dtoa_r+0xb38>
 8006956:	bf00      	nop
 8006958:	08007a24 	.word	0x08007a24
 800695c:	08007984 	.word	0x08007984
 8006960:	080079a8 	.word	0x080079a8

08006964 <_free_r>:
 8006964:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006966:	2900      	cmp	r1, #0
 8006968:	d044      	beq.n	80069f4 <_free_r+0x90>
 800696a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800696e:	9001      	str	r0, [sp, #4]
 8006970:	2b00      	cmp	r3, #0
 8006972:	f1a1 0404 	sub.w	r4, r1, #4
 8006976:	bfb8      	it	lt
 8006978:	18e4      	addlt	r4, r4, r3
 800697a:	f000 f8e7 	bl	8006b4c <__malloc_lock>
 800697e:	4a1e      	ldr	r2, [pc, #120]	; (80069f8 <_free_r+0x94>)
 8006980:	9801      	ldr	r0, [sp, #4]
 8006982:	6813      	ldr	r3, [r2, #0]
 8006984:	b933      	cbnz	r3, 8006994 <_free_r+0x30>
 8006986:	6063      	str	r3, [r4, #4]
 8006988:	6014      	str	r4, [r2, #0]
 800698a:	b003      	add	sp, #12
 800698c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006990:	f000 b8e2 	b.w	8006b58 <__malloc_unlock>
 8006994:	42a3      	cmp	r3, r4
 8006996:	d908      	bls.n	80069aa <_free_r+0x46>
 8006998:	6825      	ldr	r5, [r4, #0]
 800699a:	1961      	adds	r1, r4, r5
 800699c:	428b      	cmp	r3, r1
 800699e:	bf01      	itttt	eq
 80069a0:	6819      	ldreq	r1, [r3, #0]
 80069a2:	685b      	ldreq	r3, [r3, #4]
 80069a4:	1949      	addeq	r1, r1, r5
 80069a6:	6021      	streq	r1, [r4, #0]
 80069a8:	e7ed      	b.n	8006986 <_free_r+0x22>
 80069aa:	461a      	mov	r2, r3
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	b10b      	cbz	r3, 80069b4 <_free_r+0x50>
 80069b0:	42a3      	cmp	r3, r4
 80069b2:	d9fa      	bls.n	80069aa <_free_r+0x46>
 80069b4:	6811      	ldr	r1, [r2, #0]
 80069b6:	1855      	adds	r5, r2, r1
 80069b8:	42a5      	cmp	r5, r4
 80069ba:	d10b      	bne.n	80069d4 <_free_r+0x70>
 80069bc:	6824      	ldr	r4, [r4, #0]
 80069be:	4421      	add	r1, r4
 80069c0:	1854      	adds	r4, r2, r1
 80069c2:	42a3      	cmp	r3, r4
 80069c4:	6011      	str	r1, [r2, #0]
 80069c6:	d1e0      	bne.n	800698a <_free_r+0x26>
 80069c8:	681c      	ldr	r4, [r3, #0]
 80069ca:	685b      	ldr	r3, [r3, #4]
 80069cc:	6053      	str	r3, [r2, #4]
 80069ce:	440c      	add	r4, r1
 80069d0:	6014      	str	r4, [r2, #0]
 80069d2:	e7da      	b.n	800698a <_free_r+0x26>
 80069d4:	d902      	bls.n	80069dc <_free_r+0x78>
 80069d6:	230c      	movs	r3, #12
 80069d8:	6003      	str	r3, [r0, #0]
 80069da:	e7d6      	b.n	800698a <_free_r+0x26>
 80069dc:	6825      	ldr	r5, [r4, #0]
 80069de:	1961      	adds	r1, r4, r5
 80069e0:	428b      	cmp	r3, r1
 80069e2:	bf04      	itt	eq
 80069e4:	6819      	ldreq	r1, [r3, #0]
 80069e6:	685b      	ldreq	r3, [r3, #4]
 80069e8:	6063      	str	r3, [r4, #4]
 80069ea:	bf04      	itt	eq
 80069ec:	1949      	addeq	r1, r1, r5
 80069ee:	6021      	streq	r1, [r4, #0]
 80069f0:	6054      	str	r4, [r2, #4]
 80069f2:	e7ca      	b.n	800698a <_free_r+0x26>
 80069f4:	b003      	add	sp, #12
 80069f6:	bd30      	pop	{r4, r5, pc}
 80069f8:	200003e8 	.word	0x200003e8

080069fc <malloc>:
 80069fc:	4b02      	ldr	r3, [pc, #8]	; (8006a08 <malloc+0xc>)
 80069fe:	4601      	mov	r1, r0
 8006a00:	6818      	ldr	r0, [r3, #0]
 8006a02:	f000 b823 	b.w	8006a4c <_malloc_r>
 8006a06:	bf00      	nop
 8006a08:	20000064 	.word	0x20000064

08006a0c <sbrk_aligned>:
 8006a0c:	b570      	push	{r4, r5, r6, lr}
 8006a0e:	4e0e      	ldr	r6, [pc, #56]	; (8006a48 <sbrk_aligned+0x3c>)
 8006a10:	460c      	mov	r4, r1
 8006a12:	6831      	ldr	r1, [r6, #0]
 8006a14:	4605      	mov	r5, r0
 8006a16:	b911      	cbnz	r1, 8006a1e <sbrk_aligned+0x12>
 8006a18:	f000 fe96 	bl	8007748 <_sbrk_r>
 8006a1c:	6030      	str	r0, [r6, #0]
 8006a1e:	4621      	mov	r1, r4
 8006a20:	4628      	mov	r0, r5
 8006a22:	f000 fe91 	bl	8007748 <_sbrk_r>
 8006a26:	1c43      	adds	r3, r0, #1
 8006a28:	d00a      	beq.n	8006a40 <sbrk_aligned+0x34>
 8006a2a:	1cc4      	adds	r4, r0, #3
 8006a2c:	f024 0403 	bic.w	r4, r4, #3
 8006a30:	42a0      	cmp	r0, r4
 8006a32:	d007      	beq.n	8006a44 <sbrk_aligned+0x38>
 8006a34:	1a21      	subs	r1, r4, r0
 8006a36:	4628      	mov	r0, r5
 8006a38:	f000 fe86 	bl	8007748 <_sbrk_r>
 8006a3c:	3001      	adds	r0, #1
 8006a3e:	d101      	bne.n	8006a44 <sbrk_aligned+0x38>
 8006a40:	f04f 34ff 	mov.w	r4, #4294967295
 8006a44:	4620      	mov	r0, r4
 8006a46:	bd70      	pop	{r4, r5, r6, pc}
 8006a48:	200003ec 	.word	0x200003ec

08006a4c <_malloc_r>:
 8006a4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a50:	1ccd      	adds	r5, r1, #3
 8006a52:	f025 0503 	bic.w	r5, r5, #3
 8006a56:	3508      	adds	r5, #8
 8006a58:	2d0c      	cmp	r5, #12
 8006a5a:	bf38      	it	cc
 8006a5c:	250c      	movcc	r5, #12
 8006a5e:	2d00      	cmp	r5, #0
 8006a60:	4607      	mov	r7, r0
 8006a62:	db01      	blt.n	8006a68 <_malloc_r+0x1c>
 8006a64:	42a9      	cmp	r1, r5
 8006a66:	d905      	bls.n	8006a74 <_malloc_r+0x28>
 8006a68:	230c      	movs	r3, #12
 8006a6a:	603b      	str	r3, [r7, #0]
 8006a6c:	2600      	movs	r6, #0
 8006a6e:	4630      	mov	r0, r6
 8006a70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a74:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006b48 <_malloc_r+0xfc>
 8006a78:	f000 f868 	bl	8006b4c <__malloc_lock>
 8006a7c:	f8d8 3000 	ldr.w	r3, [r8]
 8006a80:	461c      	mov	r4, r3
 8006a82:	bb5c      	cbnz	r4, 8006adc <_malloc_r+0x90>
 8006a84:	4629      	mov	r1, r5
 8006a86:	4638      	mov	r0, r7
 8006a88:	f7ff ffc0 	bl	8006a0c <sbrk_aligned>
 8006a8c:	1c43      	adds	r3, r0, #1
 8006a8e:	4604      	mov	r4, r0
 8006a90:	d155      	bne.n	8006b3e <_malloc_r+0xf2>
 8006a92:	f8d8 4000 	ldr.w	r4, [r8]
 8006a96:	4626      	mov	r6, r4
 8006a98:	2e00      	cmp	r6, #0
 8006a9a:	d145      	bne.n	8006b28 <_malloc_r+0xdc>
 8006a9c:	2c00      	cmp	r4, #0
 8006a9e:	d048      	beq.n	8006b32 <_malloc_r+0xe6>
 8006aa0:	6823      	ldr	r3, [r4, #0]
 8006aa2:	4631      	mov	r1, r6
 8006aa4:	4638      	mov	r0, r7
 8006aa6:	eb04 0903 	add.w	r9, r4, r3
 8006aaa:	f000 fe4d 	bl	8007748 <_sbrk_r>
 8006aae:	4581      	cmp	r9, r0
 8006ab0:	d13f      	bne.n	8006b32 <_malloc_r+0xe6>
 8006ab2:	6821      	ldr	r1, [r4, #0]
 8006ab4:	1a6d      	subs	r5, r5, r1
 8006ab6:	4629      	mov	r1, r5
 8006ab8:	4638      	mov	r0, r7
 8006aba:	f7ff ffa7 	bl	8006a0c <sbrk_aligned>
 8006abe:	3001      	adds	r0, #1
 8006ac0:	d037      	beq.n	8006b32 <_malloc_r+0xe6>
 8006ac2:	6823      	ldr	r3, [r4, #0]
 8006ac4:	442b      	add	r3, r5
 8006ac6:	6023      	str	r3, [r4, #0]
 8006ac8:	f8d8 3000 	ldr.w	r3, [r8]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d038      	beq.n	8006b42 <_malloc_r+0xf6>
 8006ad0:	685a      	ldr	r2, [r3, #4]
 8006ad2:	42a2      	cmp	r2, r4
 8006ad4:	d12b      	bne.n	8006b2e <_malloc_r+0xe2>
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	605a      	str	r2, [r3, #4]
 8006ada:	e00f      	b.n	8006afc <_malloc_r+0xb0>
 8006adc:	6822      	ldr	r2, [r4, #0]
 8006ade:	1b52      	subs	r2, r2, r5
 8006ae0:	d41f      	bmi.n	8006b22 <_malloc_r+0xd6>
 8006ae2:	2a0b      	cmp	r2, #11
 8006ae4:	d917      	bls.n	8006b16 <_malloc_r+0xca>
 8006ae6:	1961      	adds	r1, r4, r5
 8006ae8:	42a3      	cmp	r3, r4
 8006aea:	6025      	str	r5, [r4, #0]
 8006aec:	bf18      	it	ne
 8006aee:	6059      	strne	r1, [r3, #4]
 8006af0:	6863      	ldr	r3, [r4, #4]
 8006af2:	bf08      	it	eq
 8006af4:	f8c8 1000 	streq.w	r1, [r8]
 8006af8:	5162      	str	r2, [r4, r5]
 8006afa:	604b      	str	r3, [r1, #4]
 8006afc:	4638      	mov	r0, r7
 8006afe:	f104 060b 	add.w	r6, r4, #11
 8006b02:	f000 f829 	bl	8006b58 <__malloc_unlock>
 8006b06:	f026 0607 	bic.w	r6, r6, #7
 8006b0a:	1d23      	adds	r3, r4, #4
 8006b0c:	1af2      	subs	r2, r6, r3
 8006b0e:	d0ae      	beq.n	8006a6e <_malloc_r+0x22>
 8006b10:	1b9b      	subs	r3, r3, r6
 8006b12:	50a3      	str	r3, [r4, r2]
 8006b14:	e7ab      	b.n	8006a6e <_malloc_r+0x22>
 8006b16:	42a3      	cmp	r3, r4
 8006b18:	6862      	ldr	r2, [r4, #4]
 8006b1a:	d1dd      	bne.n	8006ad8 <_malloc_r+0x8c>
 8006b1c:	f8c8 2000 	str.w	r2, [r8]
 8006b20:	e7ec      	b.n	8006afc <_malloc_r+0xb0>
 8006b22:	4623      	mov	r3, r4
 8006b24:	6864      	ldr	r4, [r4, #4]
 8006b26:	e7ac      	b.n	8006a82 <_malloc_r+0x36>
 8006b28:	4634      	mov	r4, r6
 8006b2a:	6876      	ldr	r6, [r6, #4]
 8006b2c:	e7b4      	b.n	8006a98 <_malloc_r+0x4c>
 8006b2e:	4613      	mov	r3, r2
 8006b30:	e7cc      	b.n	8006acc <_malloc_r+0x80>
 8006b32:	230c      	movs	r3, #12
 8006b34:	603b      	str	r3, [r7, #0]
 8006b36:	4638      	mov	r0, r7
 8006b38:	f000 f80e 	bl	8006b58 <__malloc_unlock>
 8006b3c:	e797      	b.n	8006a6e <_malloc_r+0x22>
 8006b3e:	6025      	str	r5, [r4, #0]
 8006b40:	e7dc      	b.n	8006afc <_malloc_r+0xb0>
 8006b42:	605b      	str	r3, [r3, #4]
 8006b44:	deff      	udf	#255	; 0xff
 8006b46:	bf00      	nop
 8006b48:	200003e8 	.word	0x200003e8

08006b4c <__malloc_lock>:
 8006b4c:	4801      	ldr	r0, [pc, #4]	; (8006b54 <__malloc_lock+0x8>)
 8006b4e:	f7ff b88d 	b.w	8005c6c <__retarget_lock_acquire_recursive>
 8006b52:	bf00      	nop
 8006b54:	200003e4 	.word	0x200003e4

08006b58 <__malloc_unlock>:
 8006b58:	4801      	ldr	r0, [pc, #4]	; (8006b60 <__malloc_unlock+0x8>)
 8006b5a:	f7ff b888 	b.w	8005c6e <__retarget_lock_release_recursive>
 8006b5e:	bf00      	nop
 8006b60:	200003e4 	.word	0x200003e4

08006b64 <_Balloc>:
 8006b64:	b570      	push	{r4, r5, r6, lr}
 8006b66:	69c6      	ldr	r6, [r0, #28]
 8006b68:	4604      	mov	r4, r0
 8006b6a:	460d      	mov	r5, r1
 8006b6c:	b976      	cbnz	r6, 8006b8c <_Balloc+0x28>
 8006b6e:	2010      	movs	r0, #16
 8006b70:	f7ff ff44 	bl	80069fc <malloc>
 8006b74:	4602      	mov	r2, r0
 8006b76:	61e0      	str	r0, [r4, #28]
 8006b78:	b920      	cbnz	r0, 8006b84 <_Balloc+0x20>
 8006b7a:	4b18      	ldr	r3, [pc, #96]	; (8006bdc <_Balloc+0x78>)
 8006b7c:	4818      	ldr	r0, [pc, #96]	; (8006be0 <_Balloc+0x7c>)
 8006b7e:	216b      	movs	r1, #107	; 0x6b
 8006b80:	f000 fe00 	bl	8007784 <__assert_func>
 8006b84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b88:	6006      	str	r6, [r0, #0]
 8006b8a:	60c6      	str	r6, [r0, #12]
 8006b8c:	69e6      	ldr	r6, [r4, #28]
 8006b8e:	68f3      	ldr	r3, [r6, #12]
 8006b90:	b183      	cbz	r3, 8006bb4 <_Balloc+0x50>
 8006b92:	69e3      	ldr	r3, [r4, #28]
 8006b94:	68db      	ldr	r3, [r3, #12]
 8006b96:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006b9a:	b9b8      	cbnz	r0, 8006bcc <_Balloc+0x68>
 8006b9c:	2101      	movs	r1, #1
 8006b9e:	fa01 f605 	lsl.w	r6, r1, r5
 8006ba2:	1d72      	adds	r2, r6, #5
 8006ba4:	0092      	lsls	r2, r2, #2
 8006ba6:	4620      	mov	r0, r4
 8006ba8:	f000 fe0a 	bl	80077c0 <_calloc_r>
 8006bac:	b160      	cbz	r0, 8006bc8 <_Balloc+0x64>
 8006bae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006bb2:	e00e      	b.n	8006bd2 <_Balloc+0x6e>
 8006bb4:	2221      	movs	r2, #33	; 0x21
 8006bb6:	2104      	movs	r1, #4
 8006bb8:	4620      	mov	r0, r4
 8006bba:	f000 fe01 	bl	80077c0 <_calloc_r>
 8006bbe:	69e3      	ldr	r3, [r4, #28]
 8006bc0:	60f0      	str	r0, [r6, #12]
 8006bc2:	68db      	ldr	r3, [r3, #12]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d1e4      	bne.n	8006b92 <_Balloc+0x2e>
 8006bc8:	2000      	movs	r0, #0
 8006bca:	bd70      	pop	{r4, r5, r6, pc}
 8006bcc:	6802      	ldr	r2, [r0, #0]
 8006bce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006bd8:	e7f7      	b.n	8006bca <_Balloc+0x66>
 8006bda:	bf00      	nop
 8006bdc:	080079b5 	.word	0x080079b5
 8006be0:	08007a35 	.word	0x08007a35

08006be4 <_Bfree>:
 8006be4:	b570      	push	{r4, r5, r6, lr}
 8006be6:	69c6      	ldr	r6, [r0, #28]
 8006be8:	4605      	mov	r5, r0
 8006bea:	460c      	mov	r4, r1
 8006bec:	b976      	cbnz	r6, 8006c0c <_Bfree+0x28>
 8006bee:	2010      	movs	r0, #16
 8006bf0:	f7ff ff04 	bl	80069fc <malloc>
 8006bf4:	4602      	mov	r2, r0
 8006bf6:	61e8      	str	r0, [r5, #28]
 8006bf8:	b920      	cbnz	r0, 8006c04 <_Bfree+0x20>
 8006bfa:	4b09      	ldr	r3, [pc, #36]	; (8006c20 <_Bfree+0x3c>)
 8006bfc:	4809      	ldr	r0, [pc, #36]	; (8006c24 <_Bfree+0x40>)
 8006bfe:	218f      	movs	r1, #143	; 0x8f
 8006c00:	f000 fdc0 	bl	8007784 <__assert_func>
 8006c04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c08:	6006      	str	r6, [r0, #0]
 8006c0a:	60c6      	str	r6, [r0, #12]
 8006c0c:	b13c      	cbz	r4, 8006c1e <_Bfree+0x3a>
 8006c0e:	69eb      	ldr	r3, [r5, #28]
 8006c10:	6862      	ldr	r2, [r4, #4]
 8006c12:	68db      	ldr	r3, [r3, #12]
 8006c14:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006c18:	6021      	str	r1, [r4, #0]
 8006c1a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006c1e:	bd70      	pop	{r4, r5, r6, pc}
 8006c20:	080079b5 	.word	0x080079b5
 8006c24:	08007a35 	.word	0x08007a35

08006c28 <__multadd>:
 8006c28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c2c:	690d      	ldr	r5, [r1, #16]
 8006c2e:	4607      	mov	r7, r0
 8006c30:	460c      	mov	r4, r1
 8006c32:	461e      	mov	r6, r3
 8006c34:	f101 0c14 	add.w	ip, r1, #20
 8006c38:	2000      	movs	r0, #0
 8006c3a:	f8dc 3000 	ldr.w	r3, [ip]
 8006c3e:	b299      	uxth	r1, r3
 8006c40:	fb02 6101 	mla	r1, r2, r1, r6
 8006c44:	0c1e      	lsrs	r6, r3, #16
 8006c46:	0c0b      	lsrs	r3, r1, #16
 8006c48:	fb02 3306 	mla	r3, r2, r6, r3
 8006c4c:	b289      	uxth	r1, r1
 8006c4e:	3001      	adds	r0, #1
 8006c50:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006c54:	4285      	cmp	r5, r0
 8006c56:	f84c 1b04 	str.w	r1, [ip], #4
 8006c5a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006c5e:	dcec      	bgt.n	8006c3a <__multadd+0x12>
 8006c60:	b30e      	cbz	r6, 8006ca6 <__multadd+0x7e>
 8006c62:	68a3      	ldr	r3, [r4, #8]
 8006c64:	42ab      	cmp	r3, r5
 8006c66:	dc19      	bgt.n	8006c9c <__multadd+0x74>
 8006c68:	6861      	ldr	r1, [r4, #4]
 8006c6a:	4638      	mov	r0, r7
 8006c6c:	3101      	adds	r1, #1
 8006c6e:	f7ff ff79 	bl	8006b64 <_Balloc>
 8006c72:	4680      	mov	r8, r0
 8006c74:	b928      	cbnz	r0, 8006c82 <__multadd+0x5a>
 8006c76:	4602      	mov	r2, r0
 8006c78:	4b0c      	ldr	r3, [pc, #48]	; (8006cac <__multadd+0x84>)
 8006c7a:	480d      	ldr	r0, [pc, #52]	; (8006cb0 <__multadd+0x88>)
 8006c7c:	21ba      	movs	r1, #186	; 0xba
 8006c7e:	f000 fd81 	bl	8007784 <__assert_func>
 8006c82:	6922      	ldr	r2, [r4, #16]
 8006c84:	3202      	adds	r2, #2
 8006c86:	f104 010c 	add.w	r1, r4, #12
 8006c8a:	0092      	lsls	r2, r2, #2
 8006c8c:	300c      	adds	r0, #12
 8006c8e:	f000 fd6b 	bl	8007768 <memcpy>
 8006c92:	4621      	mov	r1, r4
 8006c94:	4638      	mov	r0, r7
 8006c96:	f7ff ffa5 	bl	8006be4 <_Bfree>
 8006c9a:	4644      	mov	r4, r8
 8006c9c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ca0:	3501      	adds	r5, #1
 8006ca2:	615e      	str	r6, [r3, #20]
 8006ca4:	6125      	str	r5, [r4, #16]
 8006ca6:	4620      	mov	r0, r4
 8006ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cac:	08007a24 	.word	0x08007a24
 8006cb0:	08007a35 	.word	0x08007a35

08006cb4 <__hi0bits>:
 8006cb4:	0c03      	lsrs	r3, r0, #16
 8006cb6:	041b      	lsls	r3, r3, #16
 8006cb8:	b9d3      	cbnz	r3, 8006cf0 <__hi0bits+0x3c>
 8006cba:	0400      	lsls	r0, r0, #16
 8006cbc:	2310      	movs	r3, #16
 8006cbe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006cc2:	bf04      	itt	eq
 8006cc4:	0200      	lsleq	r0, r0, #8
 8006cc6:	3308      	addeq	r3, #8
 8006cc8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006ccc:	bf04      	itt	eq
 8006cce:	0100      	lsleq	r0, r0, #4
 8006cd0:	3304      	addeq	r3, #4
 8006cd2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006cd6:	bf04      	itt	eq
 8006cd8:	0080      	lsleq	r0, r0, #2
 8006cda:	3302      	addeq	r3, #2
 8006cdc:	2800      	cmp	r0, #0
 8006cde:	db05      	blt.n	8006cec <__hi0bits+0x38>
 8006ce0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006ce4:	f103 0301 	add.w	r3, r3, #1
 8006ce8:	bf08      	it	eq
 8006cea:	2320      	moveq	r3, #32
 8006cec:	4618      	mov	r0, r3
 8006cee:	4770      	bx	lr
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	e7e4      	b.n	8006cbe <__hi0bits+0xa>

08006cf4 <__lo0bits>:
 8006cf4:	6803      	ldr	r3, [r0, #0]
 8006cf6:	f013 0207 	ands.w	r2, r3, #7
 8006cfa:	d00c      	beq.n	8006d16 <__lo0bits+0x22>
 8006cfc:	07d9      	lsls	r1, r3, #31
 8006cfe:	d422      	bmi.n	8006d46 <__lo0bits+0x52>
 8006d00:	079a      	lsls	r2, r3, #30
 8006d02:	bf49      	itett	mi
 8006d04:	085b      	lsrmi	r3, r3, #1
 8006d06:	089b      	lsrpl	r3, r3, #2
 8006d08:	6003      	strmi	r3, [r0, #0]
 8006d0a:	2201      	movmi	r2, #1
 8006d0c:	bf5c      	itt	pl
 8006d0e:	6003      	strpl	r3, [r0, #0]
 8006d10:	2202      	movpl	r2, #2
 8006d12:	4610      	mov	r0, r2
 8006d14:	4770      	bx	lr
 8006d16:	b299      	uxth	r1, r3
 8006d18:	b909      	cbnz	r1, 8006d1e <__lo0bits+0x2a>
 8006d1a:	0c1b      	lsrs	r3, r3, #16
 8006d1c:	2210      	movs	r2, #16
 8006d1e:	b2d9      	uxtb	r1, r3
 8006d20:	b909      	cbnz	r1, 8006d26 <__lo0bits+0x32>
 8006d22:	3208      	adds	r2, #8
 8006d24:	0a1b      	lsrs	r3, r3, #8
 8006d26:	0719      	lsls	r1, r3, #28
 8006d28:	bf04      	itt	eq
 8006d2a:	091b      	lsreq	r3, r3, #4
 8006d2c:	3204      	addeq	r2, #4
 8006d2e:	0799      	lsls	r1, r3, #30
 8006d30:	bf04      	itt	eq
 8006d32:	089b      	lsreq	r3, r3, #2
 8006d34:	3202      	addeq	r2, #2
 8006d36:	07d9      	lsls	r1, r3, #31
 8006d38:	d403      	bmi.n	8006d42 <__lo0bits+0x4e>
 8006d3a:	085b      	lsrs	r3, r3, #1
 8006d3c:	f102 0201 	add.w	r2, r2, #1
 8006d40:	d003      	beq.n	8006d4a <__lo0bits+0x56>
 8006d42:	6003      	str	r3, [r0, #0]
 8006d44:	e7e5      	b.n	8006d12 <__lo0bits+0x1e>
 8006d46:	2200      	movs	r2, #0
 8006d48:	e7e3      	b.n	8006d12 <__lo0bits+0x1e>
 8006d4a:	2220      	movs	r2, #32
 8006d4c:	e7e1      	b.n	8006d12 <__lo0bits+0x1e>
	...

08006d50 <__i2b>:
 8006d50:	b510      	push	{r4, lr}
 8006d52:	460c      	mov	r4, r1
 8006d54:	2101      	movs	r1, #1
 8006d56:	f7ff ff05 	bl	8006b64 <_Balloc>
 8006d5a:	4602      	mov	r2, r0
 8006d5c:	b928      	cbnz	r0, 8006d6a <__i2b+0x1a>
 8006d5e:	4b05      	ldr	r3, [pc, #20]	; (8006d74 <__i2b+0x24>)
 8006d60:	4805      	ldr	r0, [pc, #20]	; (8006d78 <__i2b+0x28>)
 8006d62:	f240 1145 	movw	r1, #325	; 0x145
 8006d66:	f000 fd0d 	bl	8007784 <__assert_func>
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	6144      	str	r4, [r0, #20]
 8006d6e:	6103      	str	r3, [r0, #16]
 8006d70:	bd10      	pop	{r4, pc}
 8006d72:	bf00      	nop
 8006d74:	08007a24 	.word	0x08007a24
 8006d78:	08007a35 	.word	0x08007a35

08006d7c <__multiply>:
 8006d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d80:	4691      	mov	r9, r2
 8006d82:	690a      	ldr	r2, [r1, #16]
 8006d84:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006d88:	429a      	cmp	r2, r3
 8006d8a:	bfb8      	it	lt
 8006d8c:	460b      	movlt	r3, r1
 8006d8e:	460c      	mov	r4, r1
 8006d90:	bfbc      	itt	lt
 8006d92:	464c      	movlt	r4, r9
 8006d94:	4699      	movlt	r9, r3
 8006d96:	6927      	ldr	r7, [r4, #16]
 8006d98:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006d9c:	68a3      	ldr	r3, [r4, #8]
 8006d9e:	6861      	ldr	r1, [r4, #4]
 8006da0:	eb07 060a 	add.w	r6, r7, sl
 8006da4:	42b3      	cmp	r3, r6
 8006da6:	b085      	sub	sp, #20
 8006da8:	bfb8      	it	lt
 8006daa:	3101      	addlt	r1, #1
 8006dac:	f7ff feda 	bl	8006b64 <_Balloc>
 8006db0:	b930      	cbnz	r0, 8006dc0 <__multiply+0x44>
 8006db2:	4602      	mov	r2, r0
 8006db4:	4b44      	ldr	r3, [pc, #272]	; (8006ec8 <__multiply+0x14c>)
 8006db6:	4845      	ldr	r0, [pc, #276]	; (8006ecc <__multiply+0x150>)
 8006db8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006dbc:	f000 fce2 	bl	8007784 <__assert_func>
 8006dc0:	f100 0514 	add.w	r5, r0, #20
 8006dc4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006dc8:	462b      	mov	r3, r5
 8006dca:	2200      	movs	r2, #0
 8006dcc:	4543      	cmp	r3, r8
 8006dce:	d321      	bcc.n	8006e14 <__multiply+0x98>
 8006dd0:	f104 0314 	add.w	r3, r4, #20
 8006dd4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006dd8:	f109 0314 	add.w	r3, r9, #20
 8006ddc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006de0:	9202      	str	r2, [sp, #8]
 8006de2:	1b3a      	subs	r2, r7, r4
 8006de4:	3a15      	subs	r2, #21
 8006de6:	f022 0203 	bic.w	r2, r2, #3
 8006dea:	3204      	adds	r2, #4
 8006dec:	f104 0115 	add.w	r1, r4, #21
 8006df0:	428f      	cmp	r7, r1
 8006df2:	bf38      	it	cc
 8006df4:	2204      	movcc	r2, #4
 8006df6:	9201      	str	r2, [sp, #4]
 8006df8:	9a02      	ldr	r2, [sp, #8]
 8006dfa:	9303      	str	r3, [sp, #12]
 8006dfc:	429a      	cmp	r2, r3
 8006dfe:	d80c      	bhi.n	8006e1a <__multiply+0x9e>
 8006e00:	2e00      	cmp	r6, #0
 8006e02:	dd03      	ble.n	8006e0c <__multiply+0x90>
 8006e04:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d05b      	beq.n	8006ec4 <__multiply+0x148>
 8006e0c:	6106      	str	r6, [r0, #16]
 8006e0e:	b005      	add	sp, #20
 8006e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e14:	f843 2b04 	str.w	r2, [r3], #4
 8006e18:	e7d8      	b.n	8006dcc <__multiply+0x50>
 8006e1a:	f8b3 a000 	ldrh.w	sl, [r3]
 8006e1e:	f1ba 0f00 	cmp.w	sl, #0
 8006e22:	d024      	beq.n	8006e6e <__multiply+0xf2>
 8006e24:	f104 0e14 	add.w	lr, r4, #20
 8006e28:	46a9      	mov	r9, r5
 8006e2a:	f04f 0c00 	mov.w	ip, #0
 8006e2e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006e32:	f8d9 1000 	ldr.w	r1, [r9]
 8006e36:	fa1f fb82 	uxth.w	fp, r2
 8006e3a:	b289      	uxth	r1, r1
 8006e3c:	fb0a 110b 	mla	r1, sl, fp, r1
 8006e40:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006e44:	f8d9 2000 	ldr.w	r2, [r9]
 8006e48:	4461      	add	r1, ip
 8006e4a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006e4e:	fb0a c20b 	mla	r2, sl, fp, ip
 8006e52:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006e56:	b289      	uxth	r1, r1
 8006e58:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006e5c:	4577      	cmp	r7, lr
 8006e5e:	f849 1b04 	str.w	r1, [r9], #4
 8006e62:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006e66:	d8e2      	bhi.n	8006e2e <__multiply+0xb2>
 8006e68:	9a01      	ldr	r2, [sp, #4]
 8006e6a:	f845 c002 	str.w	ip, [r5, r2]
 8006e6e:	9a03      	ldr	r2, [sp, #12]
 8006e70:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006e74:	3304      	adds	r3, #4
 8006e76:	f1b9 0f00 	cmp.w	r9, #0
 8006e7a:	d021      	beq.n	8006ec0 <__multiply+0x144>
 8006e7c:	6829      	ldr	r1, [r5, #0]
 8006e7e:	f104 0c14 	add.w	ip, r4, #20
 8006e82:	46ae      	mov	lr, r5
 8006e84:	f04f 0a00 	mov.w	sl, #0
 8006e88:	f8bc b000 	ldrh.w	fp, [ip]
 8006e8c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006e90:	fb09 220b 	mla	r2, r9, fp, r2
 8006e94:	4452      	add	r2, sl
 8006e96:	b289      	uxth	r1, r1
 8006e98:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006e9c:	f84e 1b04 	str.w	r1, [lr], #4
 8006ea0:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006ea4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006ea8:	f8be 1000 	ldrh.w	r1, [lr]
 8006eac:	fb09 110a 	mla	r1, r9, sl, r1
 8006eb0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006eb4:	4567      	cmp	r7, ip
 8006eb6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006eba:	d8e5      	bhi.n	8006e88 <__multiply+0x10c>
 8006ebc:	9a01      	ldr	r2, [sp, #4]
 8006ebe:	50a9      	str	r1, [r5, r2]
 8006ec0:	3504      	adds	r5, #4
 8006ec2:	e799      	b.n	8006df8 <__multiply+0x7c>
 8006ec4:	3e01      	subs	r6, #1
 8006ec6:	e79b      	b.n	8006e00 <__multiply+0x84>
 8006ec8:	08007a24 	.word	0x08007a24
 8006ecc:	08007a35 	.word	0x08007a35

08006ed0 <__pow5mult>:
 8006ed0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ed4:	4615      	mov	r5, r2
 8006ed6:	f012 0203 	ands.w	r2, r2, #3
 8006eda:	4606      	mov	r6, r0
 8006edc:	460f      	mov	r7, r1
 8006ede:	d007      	beq.n	8006ef0 <__pow5mult+0x20>
 8006ee0:	4c25      	ldr	r4, [pc, #148]	; (8006f78 <__pow5mult+0xa8>)
 8006ee2:	3a01      	subs	r2, #1
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006eea:	f7ff fe9d 	bl	8006c28 <__multadd>
 8006eee:	4607      	mov	r7, r0
 8006ef0:	10ad      	asrs	r5, r5, #2
 8006ef2:	d03d      	beq.n	8006f70 <__pow5mult+0xa0>
 8006ef4:	69f4      	ldr	r4, [r6, #28]
 8006ef6:	b97c      	cbnz	r4, 8006f18 <__pow5mult+0x48>
 8006ef8:	2010      	movs	r0, #16
 8006efa:	f7ff fd7f 	bl	80069fc <malloc>
 8006efe:	4602      	mov	r2, r0
 8006f00:	61f0      	str	r0, [r6, #28]
 8006f02:	b928      	cbnz	r0, 8006f10 <__pow5mult+0x40>
 8006f04:	4b1d      	ldr	r3, [pc, #116]	; (8006f7c <__pow5mult+0xac>)
 8006f06:	481e      	ldr	r0, [pc, #120]	; (8006f80 <__pow5mult+0xb0>)
 8006f08:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006f0c:	f000 fc3a 	bl	8007784 <__assert_func>
 8006f10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006f14:	6004      	str	r4, [r0, #0]
 8006f16:	60c4      	str	r4, [r0, #12]
 8006f18:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006f1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006f20:	b94c      	cbnz	r4, 8006f36 <__pow5mult+0x66>
 8006f22:	f240 2171 	movw	r1, #625	; 0x271
 8006f26:	4630      	mov	r0, r6
 8006f28:	f7ff ff12 	bl	8006d50 <__i2b>
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006f32:	4604      	mov	r4, r0
 8006f34:	6003      	str	r3, [r0, #0]
 8006f36:	f04f 0900 	mov.w	r9, #0
 8006f3a:	07eb      	lsls	r3, r5, #31
 8006f3c:	d50a      	bpl.n	8006f54 <__pow5mult+0x84>
 8006f3e:	4639      	mov	r1, r7
 8006f40:	4622      	mov	r2, r4
 8006f42:	4630      	mov	r0, r6
 8006f44:	f7ff ff1a 	bl	8006d7c <__multiply>
 8006f48:	4639      	mov	r1, r7
 8006f4a:	4680      	mov	r8, r0
 8006f4c:	4630      	mov	r0, r6
 8006f4e:	f7ff fe49 	bl	8006be4 <_Bfree>
 8006f52:	4647      	mov	r7, r8
 8006f54:	106d      	asrs	r5, r5, #1
 8006f56:	d00b      	beq.n	8006f70 <__pow5mult+0xa0>
 8006f58:	6820      	ldr	r0, [r4, #0]
 8006f5a:	b938      	cbnz	r0, 8006f6c <__pow5mult+0x9c>
 8006f5c:	4622      	mov	r2, r4
 8006f5e:	4621      	mov	r1, r4
 8006f60:	4630      	mov	r0, r6
 8006f62:	f7ff ff0b 	bl	8006d7c <__multiply>
 8006f66:	6020      	str	r0, [r4, #0]
 8006f68:	f8c0 9000 	str.w	r9, [r0]
 8006f6c:	4604      	mov	r4, r0
 8006f6e:	e7e4      	b.n	8006f3a <__pow5mult+0x6a>
 8006f70:	4638      	mov	r0, r7
 8006f72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f76:	bf00      	nop
 8006f78:	08007b80 	.word	0x08007b80
 8006f7c:	080079b5 	.word	0x080079b5
 8006f80:	08007a35 	.word	0x08007a35

08006f84 <__lshift>:
 8006f84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f88:	460c      	mov	r4, r1
 8006f8a:	6849      	ldr	r1, [r1, #4]
 8006f8c:	6923      	ldr	r3, [r4, #16]
 8006f8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006f92:	68a3      	ldr	r3, [r4, #8]
 8006f94:	4607      	mov	r7, r0
 8006f96:	4691      	mov	r9, r2
 8006f98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006f9c:	f108 0601 	add.w	r6, r8, #1
 8006fa0:	42b3      	cmp	r3, r6
 8006fa2:	db0b      	blt.n	8006fbc <__lshift+0x38>
 8006fa4:	4638      	mov	r0, r7
 8006fa6:	f7ff fddd 	bl	8006b64 <_Balloc>
 8006faa:	4605      	mov	r5, r0
 8006fac:	b948      	cbnz	r0, 8006fc2 <__lshift+0x3e>
 8006fae:	4602      	mov	r2, r0
 8006fb0:	4b28      	ldr	r3, [pc, #160]	; (8007054 <__lshift+0xd0>)
 8006fb2:	4829      	ldr	r0, [pc, #164]	; (8007058 <__lshift+0xd4>)
 8006fb4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006fb8:	f000 fbe4 	bl	8007784 <__assert_func>
 8006fbc:	3101      	adds	r1, #1
 8006fbe:	005b      	lsls	r3, r3, #1
 8006fc0:	e7ee      	b.n	8006fa0 <__lshift+0x1c>
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	f100 0114 	add.w	r1, r0, #20
 8006fc8:	f100 0210 	add.w	r2, r0, #16
 8006fcc:	4618      	mov	r0, r3
 8006fce:	4553      	cmp	r3, sl
 8006fd0:	db33      	blt.n	800703a <__lshift+0xb6>
 8006fd2:	6920      	ldr	r0, [r4, #16]
 8006fd4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006fd8:	f104 0314 	add.w	r3, r4, #20
 8006fdc:	f019 091f 	ands.w	r9, r9, #31
 8006fe0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006fe4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006fe8:	d02b      	beq.n	8007042 <__lshift+0xbe>
 8006fea:	f1c9 0e20 	rsb	lr, r9, #32
 8006fee:	468a      	mov	sl, r1
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	6818      	ldr	r0, [r3, #0]
 8006ff4:	fa00 f009 	lsl.w	r0, r0, r9
 8006ff8:	4310      	orrs	r0, r2
 8006ffa:	f84a 0b04 	str.w	r0, [sl], #4
 8006ffe:	f853 2b04 	ldr.w	r2, [r3], #4
 8007002:	459c      	cmp	ip, r3
 8007004:	fa22 f20e 	lsr.w	r2, r2, lr
 8007008:	d8f3      	bhi.n	8006ff2 <__lshift+0x6e>
 800700a:	ebac 0304 	sub.w	r3, ip, r4
 800700e:	3b15      	subs	r3, #21
 8007010:	f023 0303 	bic.w	r3, r3, #3
 8007014:	3304      	adds	r3, #4
 8007016:	f104 0015 	add.w	r0, r4, #21
 800701a:	4584      	cmp	ip, r0
 800701c:	bf38      	it	cc
 800701e:	2304      	movcc	r3, #4
 8007020:	50ca      	str	r2, [r1, r3]
 8007022:	b10a      	cbz	r2, 8007028 <__lshift+0xa4>
 8007024:	f108 0602 	add.w	r6, r8, #2
 8007028:	3e01      	subs	r6, #1
 800702a:	4638      	mov	r0, r7
 800702c:	612e      	str	r6, [r5, #16]
 800702e:	4621      	mov	r1, r4
 8007030:	f7ff fdd8 	bl	8006be4 <_Bfree>
 8007034:	4628      	mov	r0, r5
 8007036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800703a:	f842 0f04 	str.w	r0, [r2, #4]!
 800703e:	3301      	adds	r3, #1
 8007040:	e7c5      	b.n	8006fce <__lshift+0x4a>
 8007042:	3904      	subs	r1, #4
 8007044:	f853 2b04 	ldr.w	r2, [r3], #4
 8007048:	f841 2f04 	str.w	r2, [r1, #4]!
 800704c:	459c      	cmp	ip, r3
 800704e:	d8f9      	bhi.n	8007044 <__lshift+0xc0>
 8007050:	e7ea      	b.n	8007028 <__lshift+0xa4>
 8007052:	bf00      	nop
 8007054:	08007a24 	.word	0x08007a24
 8007058:	08007a35 	.word	0x08007a35

0800705c <__mcmp>:
 800705c:	b530      	push	{r4, r5, lr}
 800705e:	6902      	ldr	r2, [r0, #16]
 8007060:	690c      	ldr	r4, [r1, #16]
 8007062:	1b12      	subs	r2, r2, r4
 8007064:	d10e      	bne.n	8007084 <__mcmp+0x28>
 8007066:	f100 0314 	add.w	r3, r0, #20
 800706a:	3114      	adds	r1, #20
 800706c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007070:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007074:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007078:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800707c:	42a5      	cmp	r5, r4
 800707e:	d003      	beq.n	8007088 <__mcmp+0x2c>
 8007080:	d305      	bcc.n	800708e <__mcmp+0x32>
 8007082:	2201      	movs	r2, #1
 8007084:	4610      	mov	r0, r2
 8007086:	bd30      	pop	{r4, r5, pc}
 8007088:	4283      	cmp	r3, r0
 800708a:	d3f3      	bcc.n	8007074 <__mcmp+0x18>
 800708c:	e7fa      	b.n	8007084 <__mcmp+0x28>
 800708e:	f04f 32ff 	mov.w	r2, #4294967295
 8007092:	e7f7      	b.n	8007084 <__mcmp+0x28>

08007094 <__mdiff>:
 8007094:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007098:	460c      	mov	r4, r1
 800709a:	4606      	mov	r6, r0
 800709c:	4611      	mov	r1, r2
 800709e:	4620      	mov	r0, r4
 80070a0:	4690      	mov	r8, r2
 80070a2:	f7ff ffdb 	bl	800705c <__mcmp>
 80070a6:	1e05      	subs	r5, r0, #0
 80070a8:	d110      	bne.n	80070cc <__mdiff+0x38>
 80070aa:	4629      	mov	r1, r5
 80070ac:	4630      	mov	r0, r6
 80070ae:	f7ff fd59 	bl	8006b64 <_Balloc>
 80070b2:	b930      	cbnz	r0, 80070c2 <__mdiff+0x2e>
 80070b4:	4b3a      	ldr	r3, [pc, #232]	; (80071a0 <__mdiff+0x10c>)
 80070b6:	4602      	mov	r2, r0
 80070b8:	f240 2137 	movw	r1, #567	; 0x237
 80070bc:	4839      	ldr	r0, [pc, #228]	; (80071a4 <__mdiff+0x110>)
 80070be:	f000 fb61 	bl	8007784 <__assert_func>
 80070c2:	2301      	movs	r3, #1
 80070c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80070c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070cc:	bfa4      	itt	ge
 80070ce:	4643      	movge	r3, r8
 80070d0:	46a0      	movge	r8, r4
 80070d2:	4630      	mov	r0, r6
 80070d4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80070d8:	bfa6      	itte	ge
 80070da:	461c      	movge	r4, r3
 80070dc:	2500      	movge	r5, #0
 80070de:	2501      	movlt	r5, #1
 80070e0:	f7ff fd40 	bl	8006b64 <_Balloc>
 80070e4:	b920      	cbnz	r0, 80070f0 <__mdiff+0x5c>
 80070e6:	4b2e      	ldr	r3, [pc, #184]	; (80071a0 <__mdiff+0x10c>)
 80070e8:	4602      	mov	r2, r0
 80070ea:	f240 2145 	movw	r1, #581	; 0x245
 80070ee:	e7e5      	b.n	80070bc <__mdiff+0x28>
 80070f0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80070f4:	6926      	ldr	r6, [r4, #16]
 80070f6:	60c5      	str	r5, [r0, #12]
 80070f8:	f104 0914 	add.w	r9, r4, #20
 80070fc:	f108 0514 	add.w	r5, r8, #20
 8007100:	f100 0e14 	add.w	lr, r0, #20
 8007104:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007108:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800710c:	f108 0210 	add.w	r2, r8, #16
 8007110:	46f2      	mov	sl, lr
 8007112:	2100      	movs	r1, #0
 8007114:	f859 3b04 	ldr.w	r3, [r9], #4
 8007118:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800711c:	fa11 f88b 	uxtah	r8, r1, fp
 8007120:	b299      	uxth	r1, r3
 8007122:	0c1b      	lsrs	r3, r3, #16
 8007124:	eba8 0801 	sub.w	r8, r8, r1
 8007128:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800712c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007130:	fa1f f888 	uxth.w	r8, r8
 8007134:	1419      	asrs	r1, r3, #16
 8007136:	454e      	cmp	r6, r9
 8007138:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800713c:	f84a 3b04 	str.w	r3, [sl], #4
 8007140:	d8e8      	bhi.n	8007114 <__mdiff+0x80>
 8007142:	1b33      	subs	r3, r6, r4
 8007144:	3b15      	subs	r3, #21
 8007146:	f023 0303 	bic.w	r3, r3, #3
 800714a:	3304      	adds	r3, #4
 800714c:	3415      	adds	r4, #21
 800714e:	42a6      	cmp	r6, r4
 8007150:	bf38      	it	cc
 8007152:	2304      	movcc	r3, #4
 8007154:	441d      	add	r5, r3
 8007156:	4473      	add	r3, lr
 8007158:	469e      	mov	lr, r3
 800715a:	462e      	mov	r6, r5
 800715c:	4566      	cmp	r6, ip
 800715e:	d30e      	bcc.n	800717e <__mdiff+0xea>
 8007160:	f10c 0203 	add.w	r2, ip, #3
 8007164:	1b52      	subs	r2, r2, r5
 8007166:	f022 0203 	bic.w	r2, r2, #3
 800716a:	3d03      	subs	r5, #3
 800716c:	45ac      	cmp	ip, r5
 800716e:	bf38      	it	cc
 8007170:	2200      	movcc	r2, #0
 8007172:	4413      	add	r3, r2
 8007174:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007178:	b17a      	cbz	r2, 800719a <__mdiff+0x106>
 800717a:	6107      	str	r7, [r0, #16]
 800717c:	e7a4      	b.n	80070c8 <__mdiff+0x34>
 800717e:	f856 8b04 	ldr.w	r8, [r6], #4
 8007182:	fa11 f288 	uxtah	r2, r1, r8
 8007186:	1414      	asrs	r4, r2, #16
 8007188:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800718c:	b292      	uxth	r2, r2
 800718e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007192:	f84e 2b04 	str.w	r2, [lr], #4
 8007196:	1421      	asrs	r1, r4, #16
 8007198:	e7e0      	b.n	800715c <__mdiff+0xc8>
 800719a:	3f01      	subs	r7, #1
 800719c:	e7ea      	b.n	8007174 <__mdiff+0xe0>
 800719e:	bf00      	nop
 80071a0:	08007a24 	.word	0x08007a24
 80071a4:	08007a35 	.word	0x08007a35

080071a8 <__d2b>:
 80071a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80071ac:	460f      	mov	r7, r1
 80071ae:	2101      	movs	r1, #1
 80071b0:	ec59 8b10 	vmov	r8, r9, d0
 80071b4:	4616      	mov	r6, r2
 80071b6:	f7ff fcd5 	bl	8006b64 <_Balloc>
 80071ba:	4604      	mov	r4, r0
 80071bc:	b930      	cbnz	r0, 80071cc <__d2b+0x24>
 80071be:	4602      	mov	r2, r0
 80071c0:	4b24      	ldr	r3, [pc, #144]	; (8007254 <__d2b+0xac>)
 80071c2:	4825      	ldr	r0, [pc, #148]	; (8007258 <__d2b+0xb0>)
 80071c4:	f240 310f 	movw	r1, #783	; 0x30f
 80071c8:	f000 fadc 	bl	8007784 <__assert_func>
 80071cc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80071d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80071d4:	bb2d      	cbnz	r5, 8007222 <__d2b+0x7a>
 80071d6:	9301      	str	r3, [sp, #4]
 80071d8:	f1b8 0300 	subs.w	r3, r8, #0
 80071dc:	d026      	beq.n	800722c <__d2b+0x84>
 80071de:	4668      	mov	r0, sp
 80071e0:	9300      	str	r3, [sp, #0]
 80071e2:	f7ff fd87 	bl	8006cf4 <__lo0bits>
 80071e6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80071ea:	b1e8      	cbz	r0, 8007228 <__d2b+0x80>
 80071ec:	f1c0 0320 	rsb	r3, r0, #32
 80071f0:	fa02 f303 	lsl.w	r3, r2, r3
 80071f4:	430b      	orrs	r3, r1
 80071f6:	40c2      	lsrs	r2, r0
 80071f8:	6163      	str	r3, [r4, #20]
 80071fa:	9201      	str	r2, [sp, #4]
 80071fc:	9b01      	ldr	r3, [sp, #4]
 80071fe:	61a3      	str	r3, [r4, #24]
 8007200:	2b00      	cmp	r3, #0
 8007202:	bf14      	ite	ne
 8007204:	2202      	movne	r2, #2
 8007206:	2201      	moveq	r2, #1
 8007208:	6122      	str	r2, [r4, #16]
 800720a:	b1bd      	cbz	r5, 800723c <__d2b+0x94>
 800720c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007210:	4405      	add	r5, r0
 8007212:	603d      	str	r5, [r7, #0]
 8007214:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007218:	6030      	str	r0, [r6, #0]
 800721a:	4620      	mov	r0, r4
 800721c:	b003      	add	sp, #12
 800721e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007222:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007226:	e7d6      	b.n	80071d6 <__d2b+0x2e>
 8007228:	6161      	str	r1, [r4, #20]
 800722a:	e7e7      	b.n	80071fc <__d2b+0x54>
 800722c:	a801      	add	r0, sp, #4
 800722e:	f7ff fd61 	bl	8006cf4 <__lo0bits>
 8007232:	9b01      	ldr	r3, [sp, #4]
 8007234:	6163      	str	r3, [r4, #20]
 8007236:	3020      	adds	r0, #32
 8007238:	2201      	movs	r2, #1
 800723a:	e7e5      	b.n	8007208 <__d2b+0x60>
 800723c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007240:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007244:	6038      	str	r0, [r7, #0]
 8007246:	6918      	ldr	r0, [r3, #16]
 8007248:	f7ff fd34 	bl	8006cb4 <__hi0bits>
 800724c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007250:	e7e2      	b.n	8007218 <__d2b+0x70>
 8007252:	bf00      	nop
 8007254:	08007a24 	.word	0x08007a24
 8007258:	08007a35 	.word	0x08007a35

0800725c <__sfputc_r>:
 800725c:	6893      	ldr	r3, [r2, #8]
 800725e:	3b01      	subs	r3, #1
 8007260:	2b00      	cmp	r3, #0
 8007262:	b410      	push	{r4}
 8007264:	6093      	str	r3, [r2, #8]
 8007266:	da08      	bge.n	800727a <__sfputc_r+0x1e>
 8007268:	6994      	ldr	r4, [r2, #24]
 800726a:	42a3      	cmp	r3, r4
 800726c:	db01      	blt.n	8007272 <__sfputc_r+0x16>
 800726e:	290a      	cmp	r1, #10
 8007270:	d103      	bne.n	800727a <__sfputc_r+0x1e>
 8007272:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007276:	f7fe bbe8 	b.w	8005a4a <__swbuf_r>
 800727a:	6813      	ldr	r3, [r2, #0]
 800727c:	1c58      	adds	r0, r3, #1
 800727e:	6010      	str	r0, [r2, #0]
 8007280:	7019      	strb	r1, [r3, #0]
 8007282:	4608      	mov	r0, r1
 8007284:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007288:	4770      	bx	lr

0800728a <__sfputs_r>:
 800728a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800728c:	4606      	mov	r6, r0
 800728e:	460f      	mov	r7, r1
 8007290:	4614      	mov	r4, r2
 8007292:	18d5      	adds	r5, r2, r3
 8007294:	42ac      	cmp	r4, r5
 8007296:	d101      	bne.n	800729c <__sfputs_r+0x12>
 8007298:	2000      	movs	r0, #0
 800729a:	e007      	b.n	80072ac <__sfputs_r+0x22>
 800729c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072a0:	463a      	mov	r2, r7
 80072a2:	4630      	mov	r0, r6
 80072a4:	f7ff ffda 	bl	800725c <__sfputc_r>
 80072a8:	1c43      	adds	r3, r0, #1
 80072aa:	d1f3      	bne.n	8007294 <__sfputs_r+0xa>
 80072ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080072b0 <_vfiprintf_r>:
 80072b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072b4:	460d      	mov	r5, r1
 80072b6:	b09d      	sub	sp, #116	; 0x74
 80072b8:	4614      	mov	r4, r2
 80072ba:	4698      	mov	r8, r3
 80072bc:	4606      	mov	r6, r0
 80072be:	b118      	cbz	r0, 80072c8 <_vfiprintf_r+0x18>
 80072c0:	6a03      	ldr	r3, [r0, #32]
 80072c2:	b90b      	cbnz	r3, 80072c8 <_vfiprintf_r+0x18>
 80072c4:	f7fe fada 	bl	800587c <__sinit>
 80072c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80072ca:	07d9      	lsls	r1, r3, #31
 80072cc:	d405      	bmi.n	80072da <_vfiprintf_r+0x2a>
 80072ce:	89ab      	ldrh	r3, [r5, #12]
 80072d0:	059a      	lsls	r2, r3, #22
 80072d2:	d402      	bmi.n	80072da <_vfiprintf_r+0x2a>
 80072d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80072d6:	f7fe fcc9 	bl	8005c6c <__retarget_lock_acquire_recursive>
 80072da:	89ab      	ldrh	r3, [r5, #12]
 80072dc:	071b      	lsls	r3, r3, #28
 80072de:	d501      	bpl.n	80072e4 <_vfiprintf_r+0x34>
 80072e0:	692b      	ldr	r3, [r5, #16]
 80072e2:	b99b      	cbnz	r3, 800730c <_vfiprintf_r+0x5c>
 80072e4:	4629      	mov	r1, r5
 80072e6:	4630      	mov	r0, r6
 80072e8:	f7fe fbec 	bl	8005ac4 <__swsetup_r>
 80072ec:	b170      	cbz	r0, 800730c <_vfiprintf_r+0x5c>
 80072ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80072f0:	07dc      	lsls	r4, r3, #31
 80072f2:	d504      	bpl.n	80072fe <_vfiprintf_r+0x4e>
 80072f4:	f04f 30ff 	mov.w	r0, #4294967295
 80072f8:	b01d      	add	sp, #116	; 0x74
 80072fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072fe:	89ab      	ldrh	r3, [r5, #12]
 8007300:	0598      	lsls	r0, r3, #22
 8007302:	d4f7      	bmi.n	80072f4 <_vfiprintf_r+0x44>
 8007304:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007306:	f7fe fcb2 	bl	8005c6e <__retarget_lock_release_recursive>
 800730a:	e7f3      	b.n	80072f4 <_vfiprintf_r+0x44>
 800730c:	2300      	movs	r3, #0
 800730e:	9309      	str	r3, [sp, #36]	; 0x24
 8007310:	2320      	movs	r3, #32
 8007312:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007316:	f8cd 800c 	str.w	r8, [sp, #12]
 800731a:	2330      	movs	r3, #48	; 0x30
 800731c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80074d0 <_vfiprintf_r+0x220>
 8007320:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007324:	f04f 0901 	mov.w	r9, #1
 8007328:	4623      	mov	r3, r4
 800732a:	469a      	mov	sl, r3
 800732c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007330:	b10a      	cbz	r2, 8007336 <_vfiprintf_r+0x86>
 8007332:	2a25      	cmp	r2, #37	; 0x25
 8007334:	d1f9      	bne.n	800732a <_vfiprintf_r+0x7a>
 8007336:	ebba 0b04 	subs.w	fp, sl, r4
 800733a:	d00b      	beq.n	8007354 <_vfiprintf_r+0xa4>
 800733c:	465b      	mov	r3, fp
 800733e:	4622      	mov	r2, r4
 8007340:	4629      	mov	r1, r5
 8007342:	4630      	mov	r0, r6
 8007344:	f7ff ffa1 	bl	800728a <__sfputs_r>
 8007348:	3001      	adds	r0, #1
 800734a:	f000 80a9 	beq.w	80074a0 <_vfiprintf_r+0x1f0>
 800734e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007350:	445a      	add	r2, fp
 8007352:	9209      	str	r2, [sp, #36]	; 0x24
 8007354:	f89a 3000 	ldrb.w	r3, [sl]
 8007358:	2b00      	cmp	r3, #0
 800735a:	f000 80a1 	beq.w	80074a0 <_vfiprintf_r+0x1f0>
 800735e:	2300      	movs	r3, #0
 8007360:	f04f 32ff 	mov.w	r2, #4294967295
 8007364:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007368:	f10a 0a01 	add.w	sl, sl, #1
 800736c:	9304      	str	r3, [sp, #16]
 800736e:	9307      	str	r3, [sp, #28]
 8007370:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007374:	931a      	str	r3, [sp, #104]	; 0x68
 8007376:	4654      	mov	r4, sl
 8007378:	2205      	movs	r2, #5
 800737a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800737e:	4854      	ldr	r0, [pc, #336]	; (80074d0 <_vfiprintf_r+0x220>)
 8007380:	f7f8 ff2e 	bl	80001e0 <memchr>
 8007384:	9a04      	ldr	r2, [sp, #16]
 8007386:	b9d8      	cbnz	r0, 80073c0 <_vfiprintf_r+0x110>
 8007388:	06d1      	lsls	r1, r2, #27
 800738a:	bf44      	itt	mi
 800738c:	2320      	movmi	r3, #32
 800738e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007392:	0713      	lsls	r3, r2, #28
 8007394:	bf44      	itt	mi
 8007396:	232b      	movmi	r3, #43	; 0x2b
 8007398:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800739c:	f89a 3000 	ldrb.w	r3, [sl]
 80073a0:	2b2a      	cmp	r3, #42	; 0x2a
 80073a2:	d015      	beq.n	80073d0 <_vfiprintf_r+0x120>
 80073a4:	9a07      	ldr	r2, [sp, #28]
 80073a6:	4654      	mov	r4, sl
 80073a8:	2000      	movs	r0, #0
 80073aa:	f04f 0c0a 	mov.w	ip, #10
 80073ae:	4621      	mov	r1, r4
 80073b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073b4:	3b30      	subs	r3, #48	; 0x30
 80073b6:	2b09      	cmp	r3, #9
 80073b8:	d94d      	bls.n	8007456 <_vfiprintf_r+0x1a6>
 80073ba:	b1b0      	cbz	r0, 80073ea <_vfiprintf_r+0x13a>
 80073bc:	9207      	str	r2, [sp, #28]
 80073be:	e014      	b.n	80073ea <_vfiprintf_r+0x13a>
 80073c0:	eba0 0308 	sub.w	r3, r0, r8
 80073c4:	fa09 f303 	lsl.w	r3, r9, r3
 80073c8:	4313      	orrs	r3, r2
 80073ca:	9304      	str	r3, [sp, #16]
 80073cc:	46a2      	mov	sl, r4
 80073ce:	e7d2      	b.n	8007376 <_vfiprintf_r+0xc6>
 80073d0:	9b03      	ldr	r3, [sp, #12]
 80073d2:	1d19      	adds	r1, r3, #4
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	9103      	str	r1, [sp, #12]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	bfbb      	ittet	lt
 80073dc:	425b      	neglt	r3, r3
 80073de:	f042 0202 	orrlt.w	r2, r2, #2
 80073e2:	9307      	strge	r3, [sp, #28]
 80073e4:	9307      	strlt	r3, [sp, #28]
 80073e6:	bfb8      	it	lt
 80073e8:	9204      	strlt	r2, [sp, #16]
 80073ea:	7823      	ldrb	r3, [r4, #0]
 80073ec:	2b2e      	cmp	r3, #46	; 0x2e
 80073ee:	d10c      	bne.n	800740a <_vfiprintf_r+0x15a>
 80073f0:	7863      	ldrb	r3, [r4, #1]
 80073f2:	2b2a      	cmp	r3, #42	; 0x2a
 80073f4:	d134      	bne.n	8007460 <_vfiprintf_r+0x1b0>
 80073f6:	9b03      	ldr	r3, [sp, #12]
 80073f8:	1d1a      	adds	r2, r3, #4
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	9203      	str	r2, [sp, #12]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	bfb8      	it	lt
 8007402:	f04f 33ff 	movlt.w	r3, #4294967295
 8007406:	3402      	adds	r4, #2
 8007408:	9305      	str	r3, [sp, #20]
 800740a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80074e0 <_vfiprintf_r+0x230>
 800740e:	7821      	ldrb	r1, [r4, #0]
 8007410:	2203      	movs	r2, #3
 8007412:	4650      	mov	r0, sl
 8007414:	f7f8 fee4 	bl	80001e0 <memchr>
 8007418:	b138      	cbz	r0, 800742a <_vfiprintf_r+0x17a>
 800741a:	9b04      	ldr	r3, [sp, #16]
 800741c:	eba0 000a 	sub.w	r0, r0, sl
 8007420:	2240      	movs	r2, #64	; 0x40
 8007422:	4082      	lsls	r2, r0
 8007424:	4313      	orrs	r3, r2
 8007426:	3401      	adds	r4, #1
 8007428:	9304      	str	r3, [sp, #16]
 800742a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800742e:	4829      	ldr	r0, [pc, #164]	; (80074d4 <_vfiprintf_r+0x224>)
 8007430:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007434:	2206      	movs	r2, #6
 8007436:	f7f8 fed3 	bl	80001e0 <memchr>
 800743a:	2800      	cmp	r0, #0
 800743c:	d03f      	beq.n	80074be <_vfiprintf_r+0x20e>
 800743e:	4b26      	ldr	r3, [pc, #152]	; (80074d8 <_vfiprintf_r+0x228>)
 8007440:	bb1b      	cbnz	r3, 800748a <_vfiprintf_r+0x1da>
 8007442:	9b03      	ldr	r3, [sp, #12]
 8007444:	3307      	adds	r3, #7
 8007446:	f023 0307 	bic.w	r3, r3, #7
 800744a:	3308      	adds	r3, #8
 800744c:	9303      	str	r3, [sp, #12]
 800744e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007450:	443b      	add	r3, r7
 8007452:	9309      	str	r3, [sp, #36]	; 0x24
 8007454:	e768      	b.n	8007328 <_vfiprintf_r+0x78>
 8007456:	fb0c 3202 	mla	r2, ip, r2, r3
 800745a:	460c      	mov	r4, r1
 800745c:	2001      	movs	r0, #1
 800745e:	e7a6      	b.n	80073ae <_vfiprintf_r+0xfe>
 8007460:	2300      	movs	r3, #0
 8007462:	3401      	adds	r4, #1
 8007464:	9305      	str	r3, [sp, #20]
 8007466:	4619      	mov	r1, r3
 8007468:	f04f 0c0a 	mov.w	ip, #10
 800746c:	4620      	mov	r0, r4
 800746e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007472:	3a30      	subs	r2, #48	; 0x30
 8007474:	2a09      	cmp	r2, #9
 8007476:	d903      	bls.n	8007480 <_vfiprintf_r+0x1d0>
 8007478:	2b00      	cmp	r3, #0
 800747a:	d0c6      	beq.n	800740a <_vfiprintf_r+0x15a>
 800747c:	9105      	str	r1, [sp, #20]
 800747e:	e7c4      	b.n	800740a <_vfiprintf_r+0x15a>
 8007480:	fb0c 2101 	mla	r1, ip, r1, r2
 8007484:	4604      	mov	r4, r0
 8007486:	2301      	movs	r3, #1
 8007488:	e7f0      	b.n	800746c <_vfiprintf_r+0x1bc>
 800748a:	ab03      	add	r3, sp, #12
 800748c:	9300      	str	r3, [sp, #0]
 800748e:	462a      	mov	r2, r5
 8007490:	4b12      	ldr	r3, [pc, #72]	; (80074dc <_vfiprintf_r+0x22c>)
 8007492:	a904      	add	r1, sp, #16
 8007494:	4630      	mov	r0, r6
 8007496:	f7fd fdb1 	bl	8004ffc <_printf_float>
 800749a:	4607      	mov	r7, r0
 800749c:	1c78      	adds	r0, r7, #1
 800749e:	d1d6      	bne.n	800744e <_vfiprintf_r+0x19e>
 80074a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80074a2:	07d9      	lsls	r1, r3, #31
 80074a4:	d405      	bmi.n	80074b2 <_vfiprintf_r+0x202>
 80074a6:	89ab      	ldrh	r3, [r5, #12]
 80074a8:	059a      	lsls	r2, r3, #22
 80074aa:	d402      	bmi.n	80074b2 <_vfiprintf_r+0x202>
 80074ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80074ae:	f7fe fbde 	bl	8005c6e <__retarget_lock_release_recursive>
 80074b2:	89ab      	ldrh	r3, [r5, #12]
 80074b4:	065b      	lsls	r3, r3, #25
 80074b6:	f53f af1d 	bmi.w	80072f4 <_vfiprintf_r+0x44>
 80074ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 80074bc:	e71c      	b.n	80072f8 <_vfiprintf_r+0x48>
 80074be:	ab03      	add	r3, sp, #12
 80074c0:	9300      	str	r3, [sp, #0]
 80074c2:	462a      	mov	r2, r5
 80074c4:	4b05      	ldr	r3, [pc, #20]	; (80074dc <_vfiprintf_r+0x22c>)
 80074c6:	a904      	add	r1, sp, #16
 80074c8:	4630      	mov	r0, r6
 80074ca:	f7fe f83b 	bl	8005544 <_printf_i>
 80074ce:	e7e4      	b.n	800749a <_vfiprintf_r+0x1ea>
 80074d0:	08007b8c 	.word	0x08007b8c
 80074d4:	08007b96 	.word	0x08007b96
 80074d8:	08004ffd 	.word	0x08004ffd
 80074dc:	0800728b 	.word	0x0800728b
 80074e0:	08007b92 	.word	0x08007b92

080074e4 <__sflush_r>:
 80074e4:	898a      	ldrh	r2, [r1, #12]
 80074e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074ea:	4605      	mov	r5, r0
 80074ec:	0710      	lsls	r0, r2, #28
 80074ee:	460c      	mov	r4, r1
 80074f0:	d458      	bmi.n	80075a4 <__sflush_r+0xc0>
 80074f2:	684b      	ldr	r3, [r1, #4]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	dc05      	bgt.n	8007504 <__sflush_r+0x20>
 80074f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	dc02      	bgt.n	8007504 <__sflush_r+0x20>
 80074fe:	2000      	movs	r0, #0
 8007500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007504:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007506:	2e00      	cmp	r6, #0
 8007508:	d0f9      	beq.n	80074fe <__sflush_r+0x1a>
 800750a:	2300      	movs	r3, #0
 800750c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007510:	682f      	ldr	r7, [r5, #0]
 8007512:	6a21      	ldr	r1, [r4, #32]
 8007514:	602b      	str	r3, [r5, #0]
 8007516:	d032      	beq.n	800757e <__sflush_r+0x9a>
 8007518:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800751a:	89a3      	ldrh	r3, [r4, #12]
 800751c:	075a      	lsls	r2, r3, #29
 800751e:	d505      	bpl.n	800752c <__sflush_r+0x48>
 8007520:	6863      	ldr	r3, [r4, #4]
 8007522:	1ac0      	subs	r0, r0, r3
 8007524:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007526:	b10b      	cbz	r3, 800752c <__sflush_r+0x48>
 8007528:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800752a:	1ac0      	subs	r0, r0, r3
 800752c:	2300      	movs	r3, #0
 800752e:	4602      	mov	r2, r0
 8007530:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007532:	6a21      	ldr	r1, [r4, #32]
 8007534:	4628      	mov	r0, r5
 8007536:	47b0      	blx	r6
 8007538:	1c43      	adds	r3, r0, #1
 800753a:	89a3      	ldrh	r3, [r4, #12]
 800753c:	d106      	bne.n	800754c <__sflush_r+0x68>
 800753e:	6829      	ldr	r1, [r5, #0]
 8007540:	291d      	cmp	r1, #29
 8007542:	d82b      	bhi.n	800759c <__sflush_r+0xb8>
 8007544:	4a29      	ldr	r2, [pc, #164]	; (80075ec <__sflush_r+0x108>)
 8007546:	410a      	asrs	r2, r1
 8007548:	07d6      	lsls	r6, r2, #31
 800754a:	d427      	bmi.n	800759c <__sflush_r+0xb8>
 800754c:	2200      	movs	r2, #0
 800754e:	6062      	str	r2, [r4, #4]
 8007550:	04d9      	lsls	r1, r3, #19
 8007552:	6922      	ldr	r2, [r4, #16]
 8007554:	6022      	str	r2, [r4, #0]
 8007556:	d504      	bpl.n	8007562 <__sflush_r+0x7e>
 8007558:	1c42      	adds	r2, r0, #1
 800755a:	d101      	bne.n	8007560 <__sflush_r+0x7c>
 800755c:	682b      	ldr	r3, [r5, #0]
 800755e:	b903      	cbnz	r3, 8007562 <__sflush_r+0x7e>
 8007560:	6560      	str	r0, [r4, #84]	; 0x54
 8007562:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007564:	602f      	str	r7, [r5, #0]
 8007566:	2900      	cmp	r1, #0
 8007568:	d0c9      	beq.n	80074fe <__sflush_r+0x1a>
 800756a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800756e:	4299      	cmp	r1, r3
 8007570:	d002      	beq.n	8007578 <__sflush_r+0x94>
 8007572:	4628      	mov	r0, r5
 8007574:	f7ff f9f6 	bl	8006964 <_free_r>
 8007578:	2000      	movs	r0, #0
 800757a:	6360      	str	r0, [r4, #52]	; 0x34
 800757c:	e7c0      	b.n	8007500 <__sflush_r+0x1c>
 800757e:	2301      	movs	r3, #1
 8007580:	4628      	mov	r0, r5
 8007582:	47b0      	blx	r6
 8007584:	1c41      	adds	r1, r0, #1
 8007586:	d1c8      	bne.n	800751a <__sflush_r+0x36>
 8007588:	682b      	ldr	r3, [r5, #0]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d0c5      	beq.n	800751a <__sflush_r+0x36>
 800758e:	2b1d      	cmp	r3, #29
 8007590:	d001      	beq.n	8007596 <__sflush_r+0xb2>
 8007592:	2b16      	cmp	r3, #22
 8007594:	d101      	bne.n	800759a <__sflush_r+0xb6>
 8007596:	602f      	str	r7, [r5, #0]
 8007598:	e7b1      	b.n	80074fe <__sflush_r+0x1a>
 800759a:	89a3      	ldrh	r3, [r4, #12]
 800759c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80075a0:	81a3      	strh	r3, [r4, #12]
 80075a2:	e7ad      	b.n	8007500 <__sflush_r+0x1c>
 80075a4:	690f      	ldr	r7, [r1, #16]
 80075a6:	2f00      	cmp	r7, #0
 80075a8:	d0a9      	beq.n	80074fe <__sflush_r+0x1a>
 80075aa:	0793      	lsls	r3, r2, #30
 80075ac:	680e      	ldr	r6, [r1, #0]
 80075ae:	bf08      	it	eq
 80075b0:	694b      	ldreq	r3, [r1, #20]
 80075b2:	600f      	str	r7, [r1, #0]
 80075b4:	bf18      	it	ne
 80075b6:	2300      	movne	r3, #0
 80075b8:	eba6 0807 	sub.w	r8, r6, r7
 80075bc:	608b      	str	r3, [r1, #8]
 80075be:	f1b8 0f00 	cmp.w	r8, #0
 80075c2:	dd9c      	ble.n	80074fe <__sflush_r+0x1a>
 80075c4:	6a21      	ldr	r1, [r4, #32]
 80075c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80075c8:	4643      	mov	r3, r8
 80075ca:	463a      	mov	r2, r7
 80075cc:	4628      	mov	r0, r5
 80075ce:	47b0      	blx	r6
 80075d0:	2800      	cmp	r0, #0
 80075d2:	dc06      	bgt.n	80075e2 <__sflush_r+0xfe>
 80075d4:	89a3      	ldrh	r3, [r4, #12]
 80075d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80075da:	81a3      	strh	r3, [r4, #12]
 80075dc:	f04f 30ff 	mov.w	r0, #4294967295
 80075e0:	e78e      	b.n	8007500 <__sflush_r+0x1c>
 80075e2:	4407      	add	r7, r0
 80075e4:	eba8 0800 	sub.w	r8, r8, r0
 80075e8:	e7e9      	b.n	80075be <__sflush_r+0xda>
 80075ea:	bf00      	nop
 80075ec:	dfbffffe 	.word	0xdfbffffe

080075f0 <_fflush_r>:
 80075f0:	b538      	push	{r3, r4, r5, lr}
 80075f2:	690b      	ldr	r3, [r1, #16]
 80075f4:	4605      	mov	r5, r0
 80075f6:	460c      	mov	r4, r1
 80075f8:	b913      	cbnz	r3, 8007600 <_fflush_r+0x10>
 80075fa:	2500      	movs	r5, #0
 80075fc:	4628      	mov	r0, r5
 80075fe:	bd38      	pop	{r3, r4, r5, pc}
 8007600:	b118      	cbz	r0, 800760a <_fflush_r+0x1a>
 8007602:	6a03      	ldr	r3, [r0, #32]
 8007604:	b90b      	cbnz	r3, 800760a <_fflush_r+0x1a>
 8007606:	f7fe f939 	bl	800587c <__sinit>
 800760a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d0f3      	beq.n	80075fa <_fflush_r+0xa>
 8007612:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007614:	07d0      	lsls	r0, r2, #31
 8007616:	d404      	bmi.n	8007622 <_fflush_r+0x32>
 8007618:	0599      	lsls	r1, r3, #22
 800761a:	d402      	bmi.n	8007622 <_fflush_r+0x32>
 800761c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800761e:	f7fe fb25 	bl	8005c6c <__retarget_lock_acquire_recursive>
 8007622:	4628      	mov	r0, r5
 8007624:	4621      	mov	r1, r4
 8007626:	f7ff ff5d 	bl	80074e4 <__sflush_r>
 800762a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800762c:	07da      	lsls	r2, r3, #31
 800762e:	4605      	mov	r5, r0
 8007630:	d4e4      	bmi.n	80075fc <_fflush_r+0xc>
 8007632:	89a3      	ldrh	r3, [r4, #12]
 8007634:	059b      	lsls	r3, r3, #22
 8007636:	d4e1      	bmi.n	80075fc <_fflush_r+0xc>
 8007638:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800763a:	f7fe fb18 	bl	8005c6e <__retarget_lock_release_recursive>
 800763e:	e7dd      	b.n	80075fc <_fflush_r+0xc>

08007640 <__swhatbuf_r>:
 8007640:	b570      	push	{r4, r5, r6, lr}
 8007642:	460c      	mov	r4, r1
 8007644:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007648:	2900      	cmp	r1, #0
 800764a:	b096      	sub	sp, #88	; 0x58
 800764c:	4615      	mov	r5, r2
 800764e:	461e      	mov	r6, r3
 8007650:	da0d      	bge.n	800766e <__swhatbuf_r+0x2e>
 8007652:	89a3      	ldrh	r3, [r4, #12]
 8007654:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007658:	f04f 0100 	mov.w	r1, #0
 800765c:	bf0c      	ite	eq
 800765e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007662:	2340      	movne	r3, #64	; 0x40
 8007664:	2000      	movs	r0, #0
 8007666:	6031      	str	r1, [r6, #0]
 8007668:	602b      	str	r3, [r5, #0]
 800766a:	b016      	add	sp, #88	; 0x58
 800766c:	bd70      	pop	{r4, r5, r6, pc}
 800766e:	466a      	mov	r2, sp
 8007670:	f000 f848 	bl	8007704 <_fstat_r>
 8007674:	2800      	cmp	r0, #0
 8007676:	dbec      	blt.n	8007652 <__swhatbuf_r+0x12>
 8007678:	9901      	ldr	r1, [sp, #4]
 800767a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800767e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007682:	4259      	negs	r1, r3
 8007684:	4159      	adcs	r1, r3
 8007686:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800768a:	e7eb      	b.n	8007664 <__swhatbuf_r+0x24>

0800768c <__smakebuf_r>:
 800768c:	898b      	ldrh	r3, [r1, #12]
 800768e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007690:	079d      	lsls	r5, r3, #30
 8007692:	4606      	mov	r6, r0
 8007694:	460c      	mov	r4, r1
 8007696:	d507      	bpl.n	80076a8 <__smakebuf_r+0x1c>
 8007698:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800769c:	6023      	str	r3, [r4, #0]
 800769e:	6123      	str	r3, [r4, #16]
 80076a0:	2301      	movs	r3, #1
 80076a2:	6163      	str	r3, [r4, #20]
 80076a4:	b002      	add	sp, #8
 80076a6:	bd70      	pop	{r4, r5, r6, pc}
 80076a8:	ab01      	add	r3, sp, #4
 80076aa:	466a      	mov	r2, sp
 80076ac:	f7ff ffc8 	bl	8007640 <__swhatbuf_r>
 80076b0:	9900      	ldr	r1, [sp, #0]
 80076b2:	4605      	mov	r5, r0
 80076b4:	4630      	mov	r0, r6
 80076b6:	f7ff f9c9 	bl	8006a4c <_malloc_r>
 80076ba:	b948      	cbnz	r0, 80076d0 <__smakebuf_r+0x44>
 80076bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076c0:	059a      	lsls	r2, r3, #22
 80076c2:	d4ef      	bmi.n	80076a4 <__smakebuf_r+0x18>
 80076c4:	f023 0303 	bic.w	r3, r3, #3
 80076c8:	f043 0302 	orr.w	r3, r3, #2
 80076cc:	81a3      	strh	r3, [r4, #12]
 80076ce:	e7e3      	b.n	8007698 <__smakebuf_r+0xc>
 80076d0:	89a3      	ldrh	r3, [r4, #12]
 80076d2:	6020      	str	r0, [r4, #0]
 80076d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076d8:	81a3      	strh	r3, [r4, #12]
 80076da:	9b00      	ldr	r3, [sp, #0]
 80076dc:	6163      	str	r3, [r4, #20]
 80076de:	9b01      	ldr	r3, [sp, #4]
 80076e0:	6120      	str	r0, [r4, #16]
 80076e2:	b15b      	cbz	r3, 80076fc <__smakebuf_r+0x70>
 80076e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80076e8:	4630      	mov	r0, r6
 80076ea:	f000 f81d 	bl	8007728 <_isatty_r>
 80076ee:	b128      	cbz	r0, 80076fc <__smakebuf_r+0x70>
 80076f0:	89a3      	ldrh	r3, [r4, #12]
 80076f2:	f023 0303 	bic.w	r3, r3, #3
 80076f6:	f043 0301 	orr.w	r3, r3, #1
 80076fa:	81a3      	strh	r3, [r4, #12]
 80076fc:	89a3      	ldrh	r3, [r4, #12]
 80076fe:	431d      	orrs	r5, r3
 8007700:	81a5      	strh	r5, [r4, #12]
 8007702:	e7cf      	b.n	80076a4 <__smakebuf_r+0x18>

08007704 <_fstat_r>:
 8007704:	b538      	push	{r3, r4, r5, lr}
 8007706:	4d07      	ldr	r5, [pc, #28]	; (8007724 <_fstat_r+0x20>)
 8007708:	2300      	movs	r3, #0
 800770a:	4604      	mov	r4, r0
 800770c:	4608      	mov	r0, r1
 800770e:	4611      	mov	r1, r2
 8007710:	602b      	str	r3, [r5, #0]
 8007712:	f7fa fcb0 	bl	8002076 <_fstat>
 8007716:	1c43      	adds	r3, r0, #1
 8007718:	d102      	bne.n	8007720 <_fstat_r+0x1c>
 800771a:	682b      	ldr	r3, [r5, #0]
 800771c:	b103      	cbz	r3, 8007720 <_fstat_r+0x1c>
 800771e:	6023      	str	r3, [r4, #0]
 8007720:	bd38      	pop	{r3, r4, r5, pc}
 8007722:	bf00      	nop
 8007724:	200003e0 	.word	0x200003e0

08007728 <_isatty_r>:
 8007728:	b538      	push	{r3, r4, r5, lr}
 800772a:	4d06      	ldr	r5, [pc, #24]	; (8007744 <_isatty_r+0x1c>)
 800772c:	2300      	movs	r3, #0
 800772e:	4604      	mov	r4, r0
 8007730:	4608      	mov	r0, r1
 8007732:	602b      	str	r3, [r5, #0]
 8007734:	f7fa fcaf 	bl	8002096 <_isatty>
 8007738:	1c43      	adds	r3, r0, #1
 800773a:	d102      	bne.n	8007742 <_isatty_r+0x1a>
 800773c:	682b      	ldr	r3, [r5, #0]
 800773e:	b103      	cbz	r3, 8007742 <_isatty_r+0x1a>
 8007740:	6023      	str	r3, [r4, #0]
 8007742:	bd38      	pop	{r3, r4, r5, pc}
 8007744:	200003e0 	.word	0x200003e0

08007748 <_sbrk_r>:
 8007748:	b538      	push	{r3, r4, r5, lr}
 800774a:	4d06      	ldr	r5, [pc, #24]	; (8007764 <_sbrk_r+0x1c>)
 800774c:	2300      	movs	r3, #0
 800774e:	4604      	mov	r4, r0
 8007750:	4608      	mov	r0, r1
 8007752:	602b      	str	r3, [r5, #0]
 8007754:	f7fa fcb8 	bl	80020c8 <_sbrk>
 8007758:	1c43      	adds	r3, r0, #1
 800775a:	d102      	bne.n	8007762 <_sbrk_r+0x1a>
 800775c:	682b      	ldr	r3, [r5, #0]
 800775e:	b103      	cbz	r3, 8007762 <_sbrk_r+0x1a>
 8007760:	6023      	str	r3, [r4, #0]
 8007762:	bd38      	pop	{r3, r4, r5, pc}
 8007764:	200003e0 	.word	0x200003e0

08007768 <memcpy>:
 8007768:	440a      	add	r2, r1
 800776a:	4291      	cmp	r1, r2
 800776c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007770:	d100      	bne.n	8007774 <memcpy+0xc>
 8007772:	4770      	bx	lr
 8007774:	b510      	push	{r4, lr}
 8007776:	f811 4b01 	ldrb.w	r4, [r1], #1
 800777a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800777e:	4291      	cmp	r1, r2
 8007780:	d1f9      	bne.n	8007776 <memcpy+0xe>
 8007782:	bd10      	pop	{r4, pc}

08007784 <__assert_func>:
 8007784:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007786:	4614      	mov	r4, r2
 8007788:	461a      	mov	r2, r3
 800778a:	4b09      	ldr	r3, [pc, #36]	; (80077b0 <__assert_func+0x2c>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4605      	mov	r5, r0
 8007790:	68d8      	ldr	r0, [r3, #12]
 8007792:	b14c      	cbz	r4, 80077a8 <__assert_func+0x24>
 8007794:	4b07      	ldr	r3, [pc, #28]	; (80077b4 <__assert_func+0x30>)
 8007796:	9100      	str	r1, [sp, #0]
 8007798:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800779c:	4906      	ldr	r1, [pc, #24]	; (80077b8 <__assert_func+0x34>)
 800779e:	462b      	mov	r3, r5
 80077a0:	f000 f844 	bl	800782c <fiprintf>
 80077a4:	f000 f854 	bl	8007850 <abort>
 80077a8:	4b04      	ldr	r3, [pc, #16]	; (80077bc <__assert_func+0x38>)
 80077aa:	461c      	mov	r4, r3
 80077ac:	e7f3      	b.n	8007796 <__assert_func+0x12>
 80077ae:	bf00      	nop
 80077b0:	20000064 	.word	0x20000064
 80077b4:	08007ba7 	.word	0x08007ba7
 80077b8:	08007bb4 	.word	0x08007bb4
 80077bc:	08007be2 	.word	0x08007be2

080077c0 <_calloc_r>:
 80077c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80077c2:	fba1 2402 	umull	r2, r4, r1, r2
 80077c6:	b94c      	cbnz	r4, 80077dc <_calloc_r+0x1c>
 80077c8:	4611      	mov	r1, r2
 80077ca:	9201      	str	r2, [sp, #4]
 80077cc:	f7ff f93e 	bl	8006a4c <_malloc_r>
 80077d0:	9a01      	ldr	r2, [sp, #4]
 80077d2:	4605      	mov	r5, r0
 80077d4:	b930      	cbnz	r0, 80077e4 <_calloc_r+0x24>
 80077d6:	4628      	mov	r0, r5
 80077d8:	b003      	add	sp, #12
 80077da:	bd30      	pop	{r4, r5, pc}
 80077dc:	220c      	movs	r2, #12
 80077de:	6002      	str	r2, [r0, #0]
 80077e0:	2500      	movs	r5, #0
 80077e2:	e7f8      	b.n	80077d6 <_calloc_r+0x16>
 80077e4:	4621      	mov	r1, r4
 80077e6:	f7fe f9c5 	bl	8005b74 <memset>
 80077ea:	e7f4      	b.n	80077d6 <_calloc_r+0x16>

080077ec <__ascii_mbtowc>:
 80077ec:	b082      	sub	sp, #8
 80077ee:	b901      	cbnz	r1, 80077f2 <__ascii_mbtowc+0x6>
 80077f0:	a901      	add	r1, sp, #4
 80077f2:	b142      	cbz	r2, 8007806 <__ascii_mbtowc+0x1a>
 80077f4:	b14b      	cbz	r3, 800780a <__ascii_mbtowc+0x1e>
 80077f6:	7813      	ldrb	r3, [r2, #0]
 80077f8:	600b      	str	r3, [r1, #0]
 80077fa:	7812      	ldrb	r2, [r2, #0]
 80077fc:	1e10      	subs	r0, r2, #0
 80077fe:	bf18      	it	ne
 8007800:	2001      	movne	r0, #1
 8007802:	b002      	add	sp, #8
 8007804:	4770      	bx	lr
 8007806:	4610      	mov	r0, r2
 8007808:	e7fb      	b.n	8007802 <__ascii_mbtowc+0x16>
 800780a:	f06f 0001 	mvn.w	r0, #1
 800780e:	e7f8      	b.n	8007802 <__ascii_mbtowc+0x16>

08007810 <__ascii_wctomb>:
 8007810:	b149      	cbz	r1, 8007826 <__ascii_wctomb+0x16>
 8007812:	2aff      	cmp	r2, #255	; 0xff
 8007814:	bf85      	ittet	hi
 8007816:	238a      	movhi	r3, #138	; 0x8a
 8007818:	6003      	strhi	r3, [r0, #0]
 800781a:	700a      	strbls	r2, [r1, #0]
 800781c:	f04f 30ff 	movhi.w	r0, #4294967295
 8007820:	bf98      	it	ls
 8007822:	2001      	movls	r0, #1
 8007824:	4770      	bx	lr
 8007826:	4608      	mov	r0, r1
 8007828:	4770      	bx	lr
	...

0800782c <fiprintf>:
 800782c:	b40e      	push	{r1, r2, r3}
 800782e:	b503      	push	{r0, r1, lr}
 8007830:	4601      	mov	r1, r0
 8007832:	ab03      	add	r3, sp, #12
 8007834:	4805      	ldr	r0, [pc, #20]	; (800784c <fiprintf+0x20>)
 8007836:	f853 2b04 	ldr.w	r2, [r3], #4
 800783a:	6800      	ldr	r0, [r0, #0]
 800783c:	9301      	str	r3, [sp, #4]
 800783e:	f7ff fd37 	bl	80072b0 <_vfiprintf_r>
 8007842:	b002      	add	sp, #8
 8007844:	f85d eb04 	ldr.w	lr, [sp], #4
 8007848:	b003      	add	sp, #12
 800784a:	4770      	bx	lr
 800784c:	20000064 	.word	0x20000064

08007850 <abort>:
 8007850:	b508      	push	{r3, lr}
 8007852:	2006      	movs	r0, #6
 8007854:	f000 f82c 	bl	80078b0 <raise>
 8007858:	2001      	movs	r0, #1
 800785a:	f7fa fbd9 	bl	8002010 <_exit>

0800785e <_raise_r>:
 800785e:	291f      	cmp	r1, #31
 8007860:	b538      	push	{r3, r4, r5, lr}
 8007862:	4604      	mov	r4, r0
 8007864:	460d      	mov	r5, r1
 8007866:	d904      	bls.n	8007872 <_raise_r+0x14>
 8007868:	2316      	movs	r3, #22
 800786a:	6003      	str	r3, [r0, #0]
 800786c:	f04f 30ff 	mov.w	r0, #4294967295
 8007870:	bd38      	pop	{r3, r4, r5, pc}
 8007872:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007874:	b112      	cbz	r2, 800787c <_raise_r+0x1e>
 8007876:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800787a:	b94b      	cbnz	r3, 8007890 <_raise_r+0x32>
 800787c:	4620      	mov	r0, r4
 800787e:	f000 f831 	bl	80078e4 <_getpid_r>
 8007882:	462a      	mov	r2, r5
 8007884:	4601      	mov	r1, r0
 8007886:	4620      	mov	r0, r4
 8007888:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800788c:	f000 b818 	b.w	80078c0 <_kill_r>
 8007890:	2b01      	cmp	r3, #1
 8007892:	d00a      	beq.n	80078aa <_raise_r+0x4c>
 8007894:	1c59      	adds	r1, r3, #1
 8007896:	d103      	bne.n	80078a0 <_raise_r+0x42>
 8007898:	2316      	movs	r3, #22
 800789a:	6003      	str	r3, [r0, #0]
 800789c:	2001      	movs	r0, #1
 800789e:	e7e7      	b.n	8007870 <_raise_r+0x12>
 80078a0:	2400      	movs	r4, #0
 80078a2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80078a6:	4628      	mov	r0, r5
 80078a8:	4798      	blx	r3
 80078aa:	2000      	movs	r0, #0
 80078ac:	e7e0      	b.n	8007870 <_raise_r+0x12>
	...

080078b0 <raise>:
 80078b0:	4b02      	ldr	r3, [pc, #8]	; (80078bc <raise+0xc>)
 80078b2:	4601      	mov	r1, r0
 80078b4:	6818      	ldr	r0, [r3, #0]
 80078b6:	f7ff bfd2 	b.w	800785e <_raise_r>
 80078ba:	bf00      	nop
 80078bc:	20000064 	.word	0x20000064

080078c0 <_kill_r>:
 80078c0:	b538      	push	{r3, r4, r5, lr}
 80078c2:	4d07      	ldr	r5, [pc, #28]	; (80078e0 <_kill_r+0x20>)
 80078c4:	2300      	movs	r3, #0
 80078c6:	4604      	mov	r4, r0
 80078c8:	4608      	mov	r0, r1
 80078ca:	4611      	mov	r1, r2
 80078cc:	602b      	str	r3, [r5, #0]
 80078ce:	f7fa fb8f 	bl	8001ff0 <_kill>
 80078d2:	1c43      	adds	r3, r0, #1
 80078d4:	d102      	bne.n	80078dc <_kill_r+0x1c>
 80078d6:	682b      	ldr	r3, [r5, #0]
 80078d8:	b103      	cbz	r3, 80078dc <_kill_r+0x1c>
 80078da:	6023      	str	r3, [r4, #0]
 80078dc:	bd38      	pop	{r3, r4, r5, pc}
 80078de:	bf00      	nop
 80078e0:	200003e0 	.word	0x200003e0

080078e4 <_getpid_r>:
 80078e4:	f7fa bb7c 	b.w	8001fe0 <_getpid>

080078e8 <_init>:
 80078e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078ea:	bf00      	nop
 80078ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078ee:	bc08      	pop	{r3}
 80078f0:	469e      	mov	lr, r3
 80078f2:	4770      	bx	lr

080078f4 <_fini>:
 80078f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078f6:	bf00      	nop
 80078f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078fa:	bc08      	pop	{r3}
 80078fc:	469e      	mov	lr, r3
 80078fe:	4770      	bx	lr
