m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/FPGA_Laboratory/Lab2/5_Running_Light/Sim/questa
T_opt
!s110 1730273992
VzbMZWza7:]md74@h_een42
04 16 4 work tb_running_light fast 0
=1-a029422e883a-6721e2c7-30e-e9c
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vrunning_light
2C:/FPGA_Laboratory/Lab2/5_Running_Light/RTL/running_light.v
!s110 1730273990
!i10b 1
!s100 X`^4cQGWC19Jnj`Tn<AAK3
I=OGLWz0>>?^2fgJc5jRV^3
R1
w1730273258
8C:/FPGA_Laboratory/Lab2/5_Running_Light/RTL/running_light.v
FC:/FPGA_Laboratory/Lab2/5_Running_Light/RTL/running_light.v
!i122 0
L0 1 57
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2023.3;77
r1
!s85 0
31
!s108 1730273990.000000
!s107 C:/FPGA_Laboratory/Lab2/5_Running_Light/RTL/running_light.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA_Laboratory/Lab2/5_Running_Light/RTL|C:/FPGA_Laboratory/Lab2/5_Running_Light/RTL/running_light.v|
!i113 0
Z5 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab2/5_Running_Light/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_running_light
2C:/FPGA_Laboratory/Lab2/5_Running_Light/Quartus_prj/../Sim/tb_running_light.v
!s110 1730273991
!i10b 1
!s100 GW=D3UHEcGAj8EO3BNCBS0
I4_aTXI8oA1`Lo;5;dDc^83
R1
w1730273918
8C:/FPGA_Laboratory/Lab2/5_Running_Light/Quartus_prj/../Sim/tb_running_light.v
FC:/FPGA_Laboratory/Lab2/5_Running_Light/Quartus_prj/../Sim/tb_running_light.v
!i122 1
L0 2 35
R3
R4
r1
!s85 0
31
!s108 1730273991.000000
!s107 C:/FPGA_Laboratory/Lab2/5_Running_Light/Quartus_prj/../Sim/tb_running_light.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA_Laboratory/Lab2/5_Running_Light/Quartus_prj/../Sim|C:/FPGA_Laboratory/Lab2/5_Running_Light/Quartus_prj/../Sim/tb_running_light.v|
!i113 0
R5
!s92 -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab2/5_Running_Light/Quartus_prj/../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
