{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552076697451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552076697458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 20:24:57 2019 " "Processing started: Fri Mar 08 20:24:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552076697458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552076697458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_divider -c clock_divider " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock_divider -c clock_divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552076697458 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552076698613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552076698614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividern.v 1 1 " "Found 1 design units, including 1 entities, in source file dividern.v" { { "Info" "ISGN_ENTITY_NAME" "1 dividern " "Found entity 1: dividern" {  } { { "dividern.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/clock_divider2/dividern.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552076715261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552076715261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counternbit.v 1 1 " "Found 1 design units, including 1 entities, in source file counternbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CounterNBit " "Found entity 1: CounterNBit" {  } { { "CounterNBit.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/clock_divider2/CounterNBit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552076715268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552076715268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator32Bit " "Found entity 1: Comparator32Bit" {  } { { "Comparator32Bit.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/clock_divider2/Comparator32Bit.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552076715275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552076715275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/clock_divider2/divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552076715282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552076715282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider2.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider2 " "Found entity 1: clock_divider2" {  } { { "clock_divider2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/clock_divider2/clock_divider2.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552076715289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552076715289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_en_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_en_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_en_divider " "Found entity 1: clk_en_divider" {  } { { "clk_en_divider.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/clock_divider2/clk_en_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552076715297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552076715297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_divider2 " "Elaborating entity \"clock_divider2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552076715370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dividern dividern:div " "Elaborating entity \"dividern\" for hierarchy \"dividern:div\"" {  } { { "clock_divider2.v" "div" { Text "C:/Users/Kasem/Documents/Quartus_Projects/clock_divider2/clock_divider2.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552076715373 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d_n_clks dividern.v(27) " "Output port \"d_n_clks\" at dividern.v(27) has no driver" {  } { { "dividern.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/clock_divider2/dividern.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552076715377 "|clock_divider2|dividern:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterNBit dividern:div\|CounterNBit:clk_Counter " "Elaborating entity \"CounterNBit\" for hierarchy \"dividern:div\|CounterNBit:clk_Counter\"" {  } { { "dividern.v" "clk_Counter" { Text "C:/Users/Kasem/Documents/Quartus_Projects/clock_divider2/dividern.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552076715399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator32Bit dividern:div\|Comparator32Bit:clk_compare " "Elaborating entity \"Comparator32Bit\" for hierarchy \"dividern:div\|Comparator32Bit:clk_compare\"" {  } { { "dividern.v" "clk_compare" { Text "C:/Users/Kasem/Documents/Quartus_Projects/clock_divider2/dividern.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552076715402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterNBit dividern:div\|CounterNBit:pwm_Counter " "Elaborating entity \"CounterNBit\" for hierarchy \"dividern:div\|CounterNBit:pwm_Counter\"" {  } { { "dividern.v" "pwm_Counter" { Text "C:/Users/Kasem/Documents/Quartus_Projects/clock_divider2/dividern.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552076715406 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1552076716186 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1552076716374 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552076716903 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552076716903 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552076716995 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552076716995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552076716995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552076716995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552076717042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 20:25:17 2019 " "Processing ended: Fri Mar 08 20:25:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552076717042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552076717042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552076717042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552076717042 ""}
