Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Oct 13 16:50:49 2019
| Host         : PC-20180520MDXC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file pps_out2_timing_summary_routed.rpt -rpx pps_out2_timing_summary_routed.rpx -warn_on_violation
| Design       : pps_out2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 27 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pps_1hz/clk_1s_reg/Q (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: pps_adjust/flag_H_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 338 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.952     -390.125                    193                  379        0.216        0.000                      0                  379        0.345        0.000                       0                   176  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
CLK_400_out/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_400M_clk_wiz_0      {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_400_out/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_400M_clk_wiz_0           -4.952     -390.125                    193                  379        0.216        0.000                      0                  379        0.345        0.000                       0                   172  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_400_out/inst/clk_in1
  To Clock:  CLK_400_out/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_400_out/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_400_out/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_400_out/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_400_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_400_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_400_out/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_400_out/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_400_out/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_400M_clk_wiz_0
  To Clock:  clk_400M_clk_wiz_0

Setup :          193  Failing Endpoints,  Worst Slack       -4.952ns,  Total Violation     -390.125ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.952ns  (required time - arrival time)
  Source:                 pps_adjust/out_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pps_adjust/cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400M_clk_wiz_0 rise@2.500ns - clk_400M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.159ns  (logic 2.887ns (40.328%)  route 4.272ns (59.672%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( -0.445 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          1.233     1.233    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         1.558    -2.412    pps_adjust/clk_400M
    SLICE_X54Y58         FDRE                                         r  pps_adjust/out_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.894 r  pps_adjust/out_index_reg[0]/Q
                         net (fo=80, routed)          1.069    -0.825    pps_adjust/memory_H_reg_0_3_6_11/ADDRB0
    SLICE_X56Y58         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    -0.673 r  pps_adjust/memory_H_reg_0_3_6_11/RAMB/O
                         net (fo=5, routed)           0.982     0.309    pps_adjust/memory_H_reg_0_3_6_11_n_3
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.348     0.657 r  pps_adjust/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.657    pps_adjust/i__carry__0_i_8__0_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.170 r  pps_adjust/cnt1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.170    pps_adjust/cnt1_inferred__1/i__carry__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.287 r  pps_adjust/cnt1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.287    pps_adjust/cnt1_inferred__1/i__carry__1_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.404 r  pps_adjust/cnt1_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           0.754     2.158    pps_adjust/cnt1
    SLICE_X57Y64         LUT3 (Prop_lut3_I0_O)        0.124     2.282 r  pps_adjust/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.282    pps_adjust/i__carry_i_8__0_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.814 r  pps_adjust/cnt0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.814    pps_adjust/cnt0_inferred__0/i__carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.928 r  pps_adjust/cnt0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.928    pps_adjust/cnt0_inferred__0/i__carry__0_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  pps_adjust/cnt0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.042    pps_adjust/cnt0_inferred__0/i__carry__1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.156 r  pps_adjust/cnt0_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.638     3.794    pps_adjust/cnt0
    SLICE_X54Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  pps_adjust/cnt[0]_i_2/O
                         net (fo=31, routed)          0.829     4.746    pps_adjust/cnt[0]_i_2_n_0
    SLICE_X55Y61         FDRE                                         r  pps_adjust/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W5                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          1.162     3.662    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -3.556 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.974    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.883 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         1.439    -0.445    pps_adjust/clk_400M
    SLICE_X55Y61         FDRE                                         r  pps_adjust/cnt_reg[4]/C
                         clock pessimism              0.505     0.061    
                         clock uncertainty           -0.062    -0.001    
    SLICE_X55Y61         FDRE (Setup_fdre_C_CE)      -0.205    -0.206    pps_adjust/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                          -4.746    
  -------------------------------------------------------------------
                         slack                                 -4.952    

Slack (VIOLATED) :        -4.952ns  (required time - arrival time)
  Source:                 pps_adjust/out_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pps_adjust/cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400M_clk_wiz_0 rise@2.500ns - clk_400M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.159ns  (logic 2.887ns (40.328%)  route 4.272ns (59.672%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( -0.445 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          1.233     1.233    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         1.558    -2.412    pps_adjust/clk_400M
    SLICE_X54Y58         FDRE                                         r  pps_adjust/out_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.894 r  pps_adjust/out_index_reg[0]/Q
                         net (fo=80, routed)          1.069    -0.825    pps_adjust/memory_H_reg_0_3_6_11/ADDRB0
    SLICE_X56Y58         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    -0.673 r  pps_adjust/memory_H_reg_0_3_6_11/RAMB/O
                         net (fo=5, routed)           0.982     0.309    pps_adjust/memory_H_reg_0_3_6_11_n_3
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.348     0.657 r  pps_adjust/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.657    pps_adjust/i__carry__0_i_8__0_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.170 r  pps_adjust/cnt1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.170    pps_adjust/cnt1_inferred__1/i__carry__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.287 r  pps_adjust/cnt1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.287    pps_adjust/cnt1_inferred__1/i__carry__1_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.404 r  pps_adjust/cnt1_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           0.754     2.158    pps_adjust/cnt1
    SLICE_X57Y64         LUT3 (Prop_lut3_I0_O)        0.124     2.282 r  pps_adjust/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.282    pps_adjust/i__carry_i_8__0_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.814 r  pps_adjust/cnt0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.814    pps_adjust/cnt0_inferred__0/i__carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.928 r  pps_adjust/cnt0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.928    pps_adjust/cnt0_inferred__0/i__carry__0_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  pps_adjust/cnt0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.042    pps_adjust/cnt0_inferred__0/i__carry__1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.156 r  pps_adjust/cnt0_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.638     3.794    pps_adjust/cnt0
    SLICE_X54Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  pps_adjust/cnt[0]_i_2/O
                         net (fo=31, routed)          0.829     4.746    pps_adjust/cnt[0]_i_2_n_0
    SLICE_X55Y61         FDRE                                         r  pps_adjust/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W5                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          1.162     3.662    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -3.556 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.974    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.883 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         1.439    -0.445    pps_adjust/clk_400M
    SLICE_X55Y61         FDRE                                         r  pps_adjust/cnt_reg[5]/C
                         clock pessimism              0.505     0.061    
                         clock uncertainty           -0.062    -0.001    
    SLICE_X55Y61         FDRE (Setup_fdre_C_CE)      -0.205    -0.206    pps_adjust/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                          -4.746    
  -------------------------------------------------------------------
                         slack                                 -4.952    

Slack (VIOLATED) :        -4.952ns  (required time - arrival time)
  Source:                 pps_adjust/out_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pps_adjust/cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400M_clk_wiz_0 rise@2.500ns - clk_400M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.159ns  (logic 2.887ns (40.328%)  route 4.272ns (59.672%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( -0.445 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          1.233     1.233    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         1.558    -2.412    pps_adjust/clk_400M
    SLICE_X54Y58         FDRE                                         r  pps_adjust/out_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.894 r  pps_adjust/out_index_reg[0]/Q
                         net (fo=80, routed)          1.069    -0.825    pps_adjust/memory_H_reg_0_3_6_11/ADDRB0
    SLICE_X56Y58         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    -0.673 r  pps_adjust/memory_H_reg_0_3_6_11/RAMB/O
                         net (fo=5, routed)           0.982     0.309    pps_adjust/memory_H_reg_0_3_6_11_n_3
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.348     0.657 r  pps_adjust/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.657    pps_adjust/i__carry__0_i_8__0_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.170 r  pps_adjust/cnt1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.170    pps_adjust/cnt1_inferred__1/i__carry__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.287 r  pps_adjust/cnt1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.287    pps_adjust/cnt1_inferred__1/i__carry__1_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.404 r  pps_adjust/cnt1_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           0.754     2.158    pps_adjust/cnt1
    SLICE_X57Y64         LUT3 (Prop_lut3_I0_O)        0.124     2.282 r  pps_adjust/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.282    pps_adjust/i__carry_i_8__0_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.814 r  pps_adjust/cnt0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.814    pps_adjust/cnt0_inferred__0/i__carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.928 r  pps_adjust/cnt0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.928    pps_adjust/cnt0_inferred__0/i__carry__0_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  pps_adjust/cnt0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.042    pps_adjust/cnt0_inferred__0/i__carry__1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.156 r  pps_adjust/cnt0_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.638     3.794    pps_adjust/cnt0
    SLICE_X54Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  pps_adjust/cnt[0]_i_2/O
                         net (fo=31, routed)          0.829     4.746    pps_adjust/cnt[0]_i_2_n_0
    SLICE_X55Y61         FDRE                                         r  pps_adjust/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W5                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          1.162     3.662    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -3.556 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.974    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.883 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         1.439    -0.445    pps_adjust/clk_400M
    SLICE_X55Y61         FDRE                                         r  pps_adjust/cnt_reg[6]/C
                         clock pessimism              0.505     0.061    
                         clock uncertainty           -0.062    -0.001    
    SLICE_X55Y61         FDRE (Setup_fdre_C_CE)      -0.205    -0.206    pps_adjust/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                          -4.746    
  -------------------------------------------------------------------
                         slack                                 -4.952    

Slack (VIOLATED) :        -4.952ns  (required time - arrival time)
  Source:                 pps_adjust/out_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pps_adjust/cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400M_clk_wiz_0 rise@2.500ns - clk_400M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.159ns  (logic 2.887ns (40.328%)  route 4.272ns (59.672%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( -0.445 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          1.233     1.233    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         1.558    -2.412    pps_adjust/clk_400M
    SLICE_X54Y58         FDRE                                         r  pps_adjust/out_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.894 r  pps_adjust/out_index_reg[0]/Q
                         net (fo=80, routed)          1.069    -0.825    pps_adjust/memory_H_reg_0_3_6_11/ADDRB0
    SLICE_X56Y58         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    -0.673 r  pps_adjust/memory_H_reg_0_3_6_11/RAMB/O
                         net (fo=5, routed)           0.982     0.309    pps_adjust/memory_H_reg_0_3_6_11_n_3
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.348     0.657 r  pps_adjust/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.657    pps_adjust/i__carry__0_i_8__0_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.170 r  pps_adjust/cnt1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.170    pps_adjust/cnt1_inferred__1/i__carry__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.287 r  pps_adjust/cnt1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.287    pps_adjust/cnt1_inferred__1/i__carry__1_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.404 r  pps_adjust/cnt1_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           0.754     2.158    pps_adjust/cnt1
    SLICE_X57Y64         LUT3 (Prop_lut3_I0_O)        0.124     2.282 r  pps_adjust/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.282    pps_adjust/i__carry_i_8__0_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.814 r  pps_adjust/cnt0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.814    pps_adjust/cnt0_inferred__0/i__carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.928 r  pps_adjust/cnt0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.928    pps_adjust/cnt0_inferred__0/i__carry__0_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  pps_adjust/cnt0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.042    pps_adjust/cnt0_inferred__0/i__carry__1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.156 r  pps_adjust/cnt0_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.638     3.794    pps_adjust/cnt0
    SLICE_X54Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  pps_adjust/cnt[0]_i_2/O
                         net (fo=31, routed)          0.829     4.746    pps_adjust/cnt[0]_i_2_n_0
    SLICE_X55Y61         FDRE                                         r  pps_adjust/cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W5                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          1.162     3.662    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -3.556 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.974    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.883 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         1.439    -0.445    pps_adjust/clk_400M
    SLICE_X55Y61         FDRE                                         r  pps_adjust/cnt_reg[7]/C
                         clock pessimism              0.505     0.061    
                         clock uncertainty           -0.062    -0.001    
    SLICE_X55Y61         FDRE (Setup_fdre_C_CE)      -0.205    -0.206    pps_adjust/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                          -4.746    
  -------------------------------------------------------------------
                         slack                                 -4.952    

Slack (VIOLATED) :        -4.811ns  (required time - arrival time)
  Source:                 pps_adjust/out_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pps_adjust/cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400M_clk_wiz_0 rise@2.500ns - clk_400M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 2.887ns (41.150%)  route 4.129ns (58.850%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( -0.447 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          1.233     1.233    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         1.558    -2.412    pps_adjust/clk_400M
    SLICE_X54Y58         FDRE                                         r  pps_adjust/out_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.894 r  pps_adjust/out_index_reg[0]/Q
                         net (fo=80, routed)          1.069    -0.825    pps_adjust/memory_H_reg_0_3_6_11/ADDRB0
    SLICE_X56Y58         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    -0.673 r  pps_adjust/memory_H_reg_0_3_6_11/RAMB/O
                         net (fo=5, routed)           0.982     0.309    pps_adjust/memory_H_reg_0_3_6_11_n_3
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.348     0.657 r  pps_adjust/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.657    pps_adjust/i__carry__0_i_8__0_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.170 r  pps_adjust/cnt1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.170    pps_adjust/cnt1_inferred__1/i__carry__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.287 r  pps_adjust/cnt1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.287    pps_adjust/cnt1_inferred__1/i__carry__1_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.404 r  pps_adjust/cnt1_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           0.754     2.158    pps_adjust/cnt1
    SLICE_X57Y64         LUT3 (Prop_lut3_I0_O)        0.124     2.282 r  pps_adjust/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.282    pps_adjust/i__carry_i_8__0_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.814 r  pps_adjust/cnt0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.814    pps_adjust/cnt0_inferred__0/i__carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.928 r  pps_adjust/cnt0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.928    pps_adjust/cnt0_inferred__0/i__carry__0_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  pps_adjust/cnt0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.042    pps_adjust/cnt0_inferred__0/i__carry__1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.156 r  pps_adjust/cnt0_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.638     3.794    pps_adjust/cnt0
    SLICE_X54Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  pps_adjust/cnt[0]_i_2/O
                         net (fo=31, routed)          0.686     4.603    pps_adjust/cnt[0]_i_2_n_0
    SLICE_X55Y63         FDRE                                         r  pps_adjust/cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W5                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          1.162     3.662    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -3.556 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.974    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.883 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         1.437    -0.447    pps_adjust/clk_400M
    SLICE_X55Y63         FDRE                                         r  pps_adjust/cnt_reg[12]/C
                         clock pessimism              0.505     0.059    
                         clock uncertainty           -0.062    -0.003    
    SLICE_X55Y63         FDRE (Setup_fdre_C_CE)      -0.205    -0.208    pps_adjust/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                 -4.811    

Slack (VIOLATED) :        -4.811ns  (required time - arrival time)
  Source:                 pps_adjust/out_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pps_adjust/cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400M_clk_wiz_0 rise@2.500ns - clk_400M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 2.887ns (41.150%)  route 4.129ns (58.850%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( -0.447 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          1.233     1.233    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         1.558    -2.412    pps_adjust/clk_400M
    SLICE_X54Y58         FDRE                                         r  pps_adjust/out_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.894 r  pps_adjust/out_index_reg[0]/Q
                         net (fo=80, routed)          1.069    -0.825    pps_adjust/memory_H_reg_0_3_6_11/ADDRB0
    SLICE_X56Y58         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    -0.673 r  pps_adjust/memory_H_reg_0_3_6_11/RAMB/O
                         net (fo=5, routed)           0.982     0.309    pps_adjust/memory_H_reg_0_3_6_11_n_3
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.348     0.657 r  pps_adjust/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.657    pps_adjust/i__carry__0_i_8__0_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.170 r  pps_adjust/cnt1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.170    pps_adjust/cnt1_inferred__1/i__carry__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.287 r  pps_adjust/cnt1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.287    pps_adjust/cnt1_inferred__1/i__carry__1_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.404 r  pps_adjust/cnt1_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           0.754     2.158    pps_adjust/cnt1
    SLICE_X57Y64         LUT3 (Prop_lut3_I0_O)        0.124     2.282 r  pps_adjust/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.282    pps_adjust/i__carry_i_8__0_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.814 r  pps_adjust/cnt0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.814    pps_adjust/cnt0_inferred__0/i__carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.928 r  pps_adjust/cnt0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.928    pps_adjust/cnt0_inferred__0/i__carry__0_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  pps_adjust/cnt0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.042    pps_adjust/cnt0_inferred__0/i__carry__1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.156 r  pps_adjust/cnt0_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.638     3.794    pps_adjust/cnt0
    SLICE_X54Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  pps_adjust/cnt[0]_i_2/O
                         net (fo=31, routed)          0.686     4.603    pps_adjust/cnt[0]_i_2_n_0
    SLICE_X55Y63         FDRE                                         r  pps_adjust/cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W5                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          1.162     3.662    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -3.556 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.974    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.883 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         1.437    -0.447    pps_adjust/clk_400M
    SLICE_X55Y63         FDRE                                         r  pps_adjust/cnt_reg[13]/C
                         clock pessimism              0.505     0.059    
                         clock uncertainty           -0.062    -0.003    
    SLICE_X55Y63         FDRE (Setup_fdre_C_CE)      -0.205    -0.208    pps_adjust/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                 -4.811    

Slack (VIOLATED) :        -4.811ns  (required time - arrival time)
  Source:                 pps_adjust/out_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pps_adjust/cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400M_clk_wiz_0 rise@2.500ns - clk_400M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 2.887ns (41.150%)  route 4.129ns (58.850%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( -0.447 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          1.233     1.233    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         1.558    -2.412    pps_adjust/clk_400M
    SLICE_X54Y58         FDRE                                         r  pps_adjust/out_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.894 r  pps_adjust/out_index_reg[0]/Q
                         net (fo=80, routed)          1.069    -0.825    pps_adjust/memory_H_reg_0_3_6_11/ADDRB0
    SLICE_X56Y58         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    -0.673 r  pps_adjust/memory_H_reg_0_3_6_11/RAMB/O
                         net (fo=5, routed)           0.982     0.309    pps_adjust/memory_H_reg_0_3_6_11_n_3
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.348     0.657 r  pps_adjust/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.657    pps_adjust/i__carry__0_i_8__0_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.170 r  pps_adjust/cnt1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.170    pps_adjust/cnt1_inferred__1/i__carry__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.287 r  pps_adjust/cnt1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.287    pps_adjust/cnt1_inferred__1/i__carry__1_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.404 r  pps_adjust/cnt1_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           0.754     2.158    pps_adjust/cnt1
    SLICE_X57Y64         LUT3 (Prop_lut3_I0_O)        0.124     2.282 r  pps_adjust/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.282    pps_adjust/i__carry_i_8__0_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.814 r  pps_adjust/cnt0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.814    pps_adjust/cnt0_inferred__0/i__carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.928 r  pps_adjust/cnt0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.928    pps_adjust/cnt0_inferred__0/i__carry__0_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  pps_adjust/cnt0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.042    pps_adjust/cnt0_inferred__0/i__carry__1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.156 r  pps_adjust/cnt0_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.638     3.794    pps_adjust/cnt0
    SLICE_X54Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  pps_adjust/cnt[0]_i_2/O
                         net (fo=31, routed)          0.686     4.603    pps_adjust/cnt[0]_i_2_n_0
    SLICE_X55Y63         FDRE                                         r  pps_adjust/cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W5                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          1.162     3.662    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -3.556 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.974    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.883 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         1.437    -0.447    pps_adjust/clk_400M
    SLICE_X55Y63         FDRE                                         r  pps_adjust/cnt_reg[14]/C
                         clock pessimism              0.505     0.059    
                         clock uncertainty           -0.062    -0.003    
    SLICE_X55Y63         FDRE (Setup_fdre_C_CE)      -0.205    -0.208    pps_adjust/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                 -4.811    

Slack (VIOLATED) :        -4.811ns  (required time - arrival time)
  Source:                 pps_adjust/out_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pps_adjust/cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400M_clk_wiz_0 rise@2.500ns - clk_400M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 2.887ns (41.150%)  route 4.129ns (58.850%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( -0.447 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          1.233     1.233    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         1.558    -2.412    pps_adjust/clk_400M
    SLICE_X54Y58         FDRE                                         r  pps_adjust/out_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.894 r  pps_adjust/out_index_reg[0]/Q
                         net (fo=80, routed)          1.069    -0.825    pps_adjust/memory_H_reg_0_3_6_11/ADDRB0
    SLICE_X56Y58         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    -0.673 r  pps_adjust/memory_H_reg_0_3_6_11/RAMB/O
                         net (fo=5, routed)           0.982     0.309    pps_adjust/memory_H_reg_0_3_6_11_n_3
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.348     0.657 r  pps_adjust/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.657    pps_adjust/i__carry__0_i_8__0_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.170 r  pps_adjust/cnt1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.170    pps_adjust/cnt1_inferred__1/i__carry__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.287 r  pps_adjust/cnt1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.287    pps_adjust/cnt1_inferred__1/i__carry__1_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.404 r  pps_adjust/cnt1_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           0.754     2.158    pps_adjust/cnt1
    SLICE_X57Y64         LUT3 (Prop_lut3_I0_O)        0.124     2.282 r  pps_adjust/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.282    pps_adjust/i__carry_i_8__0_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.814 r  pps_adjust/cnt0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.814    pps_adjust/cnt0_inferred__0/i__carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.928 r  pps_adjust/cnt0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.928    pps_adjust/cnt0_inferred__0/i__carry__0_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  pps_adjust/cnt0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.042    pps_adjust/cnt0_inferred__0/i__carry__1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.156 r  pps_adjust/cnt0_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.638     3.794    pps_adjust/cnt0
    SLICE_X54Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  pps_adjust/cnt[0]_i_2/O
                         net (fo=31, routed)          0.686     4.603    pps_adjust/cnt[0]_i_2_n_0
    SLICE_X55Y63         FDRE                                         r  pps_adjust/cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W5                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          1.162     3.662    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -3.556 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.974    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.883 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         1.437    -0.447    pps_adjust/clk_400M
    SLICE_X55Y63         FDRE                                         r  pps_adjust/cnt_reg[15]/C
                         clock pessimism              0.505     0.059    
                         clock uncertainty           -0.062    -0.003    
    SLICE_X55Y63         FDRE (Setup_fdre_C_CE)      -0.205    -0.208    pps_adjust/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                 -4.811    

Slack (VIOLATED) :        -4.795ns  (required time - arrival time)
  Source:                 pps_adjust/out_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pps_adjust/cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400M_clk_wiz_0 rise@2.500ns - clk_400M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 2.887ns (41.242%)  route 4.113ns (58.758%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( -0.446 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          1.233     1.233    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         1.558    -2.412    pps_adjust/clk_400M
    SLICE_X54Y58         FDRE                                         r  pps_adjust/out_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.894 r  pps_adjust/out_index_reg[0]/Q
                         net (fo=80, routed)          1.069    -0.825    pps_adjust/memory_H_reg_0_3_6_11/ADDRB0
    SLICE_X56Y58         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    -0.673 r  pps_adjust/memory_H_reg_0_3_6_11/RAMB/O
                         net (fo=5, routed)           0.982     0.309    pps_adjust/memory_H_reg_0_3_6_11_n_3
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.348     0.657 r  pps_adjust/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.657    pps_adjust/i__carry__0_i_8__0_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.170 r  pps_adjust/cnt1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.170    pps_adjust/cnt1_inferred__1/i__carry__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.287 r  pps_adjust/cnt1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.287    pps_adjust/cnt1_inferred__1/i__carry__1_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.404 r  pps_adjust/cnt1_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           0.754     2.158    pps_adjust/cnt1
    SLICE_X57Y64         LUT3 (Prop_lut3_I0_O)        0.124     2.282 r  pps_adjust/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.282    pps_adjust/i__carry_i_8__0_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.814 r  pps_adjust/cnt0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.814    pps_adjust/cnt0_inferred__0/i__carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.928 r  pps_adjust/cnt0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.928    pps_adjust/cnt0_inferred__0/i__carry__0_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  pps_adjust/cnt0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.042    pps_adjust/cnt0_inferred__0/i__carry__1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.156 r  pps_adjust/cnt0_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.638     3.794    pps_adjust/cnt0
    SLICE_X54Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  pps_adjust/cnt[0]_i_2/O
                         net (fo=31, routed)          0.670     4.588    pps_adjust/cnt[0]_i_2_n_0
    SLICE_X55Y62         FDRE                                         r  pps_adjust/cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W5                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          1.162     3.662    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -3.556 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.974    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.883 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         1.438    -0.446    pps_adjust/clk_400M
    SLICE_X55Y62         FDRE                                         r  pps_adjust/cnt_reg[10]/C
                         clock pessimism              0.505     0.060    
                         clock uncertainty           -0.062    -0.002    
    SLICE_X55Y62         FDRE (Setup_fdre_C_CE)      -0.205    -0.207    pps_adjust/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                 -4.795    

Slack (VIOLATED) :        -4.795ns  (required time - arrival time)
  Source:                 pps_adjust/out_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pps_adjust/cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400M_clk_wiz_0 rise@2.500ns - clk_400M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 2.887ns (41.242%)  route 4.113ns (58.758%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( -0.446 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          1.233     1.233    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         1.558    -2.412    pps_adjust/clk_400M
    SLICE_X54Y58         FDRE                                         r  pps_adjust/out_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.894 r  pps_adjust/out_index_reg[0]/Q
                         net (fo=80, routed)          1.069    -0.825    pps_adjust/memory_H_reg_0_3_6_11/ADDRB0
    SLICE_X56Y58         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    -0.673 r  pps_adjust/memory_H_reg_0_3_6_11/RAMB/O
                         net (fo=5, routed)           0.982     0.309    pps_adjust/memory_H_reg_0_3_6_11_n_3
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.348     0.657 r  pps_adjust/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.657    pps_adjust/i__carry__0_i_8__0_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.170 r  pps_adjust/cnt1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.170    pps_adjust/cnt1_inferred__1/i__carry__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.287 r  pps_adjust/cnt1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.287    pps_adjust/cnt1_inferred__1/i__carry__1_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.404 r  pps_adjust/cnt1_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           0.754     2.158    pps_adjust/cnt1
    SLICE_X57Y64         LUT3 (Prop_lut3_I0_O)        0.124     2.282 r  pps_adjust/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.282    pps_adjust/i__carry_i_8__0_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.814 r  pps_adjust/cnt0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.814    pps_adjust/cnt0_inferred__0/i__carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.928 r  pps_adjust/cnt0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.928    pps_adjust/cnt0_inferred__0/i__carry__0_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  pps_adjust/cnt0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.042    pps_adjust/cnt0_inferred__0/i__carry__1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.156 r  pps_adjust/cnt0_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.638     3.794    pps_adjust/cnt0
    SLICE_X54Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  pps_adjust/cnt[0]_i_2/O
                         net (fo=31, routed)          0.670     4.588    pps_adjust/cnt[0]_i_2_n_0
    SLICE_X55Y62         FDRE                                         r  pps_adjust/cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W5                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          1.162     3.662    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -3.556 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.974    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.883 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         1.438    -0.446    pps_adjust/clk_400M
    SLICE_X55Y62         FDRE                                         r  pps_adjust/cnt_reg[11]/C
                         clock pessimism              0.505     0.060    
                         clock uncertainty           -0.062    -0.002    
    SLICE_X55Y62         FDRE (Setup_fdre_C_CE)      -0.205    -0.207    pps_adjust/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                 -4.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pps_adjust/cnt_T_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pps_adjust/T_buff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400M_clk_wiz_0 rise@0.000ns - clk_400M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.719%)  route 0.159ns (43.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          0.440     0.440    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         0.589    -0.819    pps_adjust/clk_400M
    SLICE_X64Y65         FDRE                                         r  pps_adjust/cnt_T_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.655 r  pps_adjust/cnt_T_reg[24]/Q
                         net (fo=2, routed)           0.159    -0.495    pps_adjust/cnt_T[24]
    SLICE_X60Y66         LUT2 (Prop_lut2_I0_O)        0.045    -0.450 r  pps_adjust/T_buff[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.450    pps_adjust/T_buff[24]_i_1_n_0
    SLICE_X60Y66         FDRE                                         r  pps_adjust/T_buff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          0.480     0.480    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         0.855    -1.249    pps_adjust/clk_400M
    SLICE_X60Y66         FDRE                                         r  pps_adjust/T_buff_reg[24]/C
                         clock pessimism              0.462    -0.787    
    SLICE_X60Y66         FDRE (Hold_fdre_C_D)         0.120    -0.667    pps_adjust/T_buff_reg[24]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 pps_adjust/out_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pps_adjust/out_index_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400M_clk_wiz_0 rise@0.000ns - clk_400M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.001%)  route 0.135ns (41.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          0.440     0.440    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         0.589    -0.819    pps_adjust/clk_400M
    SLICE_X63Y65         FDRE                                         r  pps_adjust/out_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  pps_adjust/out_index_reg[3]/Q
                         net (fo=5, routed)           0.135    -0.543    pps_adjust/out_index_reg__1[3]
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.498 r  pps_adjust/out_index[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.498    pps_adjust/p_0_in__0[5]
    SLICE_X63Y65         FDRE                                         r  pps_adjust/out_index_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          0.480     0.480    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         0.857    -1.246    pps_adjust/clk_400M
    SLICE_X63Y65         FDRE                                         r  pps_adjust/out_index_reg[5]/C
                         clock pessimism              0.427    -0.819    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.091    -0.728    pps_adjust/out_index_reg[5]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 pps_adjust/cnt_H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pps_adjust/H_buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400M_clk_wiz_0 rise@0.000ns - clk_400M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.184ns (44.202%)  route 0.232ns (55.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          0.440     0.440    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         0.563    -0.845    pps_adjust/clk_400M
    SLICE_X55Y57         FDRE                                         r  pps_adjust/cnt_H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pps_adjust/cnt_H_reg[6]/Q
                         net (fo=2, routed)           0.232    -0.471    pps_adjust/cnt_H[6]
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.043    -0.428 r  pps_adjust/H_buff[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.428    pps_adjust/H_buff[6]_i_1_n_0
    SLICE_X56Y57         FDRE                                         r  pps_adjust/H_buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          0.480     0.480    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         0.833    -1.270    pps_adjust/clk_400M
    SLICE_X56Y57         FDRE                                         r  pps_adjust/H_buff_reg[6]/C
                         clock pessimism              0.462    -0.808    
    SLICE_X56Y57         FDRE (Hold_fdre_C_D)         0.131    -0.677    pps_adjust/H_buff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 pps_adjust/out_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pps_adjust/out_index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400M_clk_wiz_0 rise@0.000ns - clk_400M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.230ns (63.801%)  route 0.130ns (36.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          0.440     0.440    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         0.589    -0.819    pps_adjust/clk_400M
    SLICE_X63Y65         FDRE                                         r  pps_adjust/out_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.691 r  pps_adjust/out_index_reg[2]/Q
                         net (fo=6, routed)           0.130    -0.560    pps_adjust/out_index_reg__1[2]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.102    -0.458 r  pps_adjust/out_index[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.458    pps_adjust/p_0_in__0[4]
    SLICE_X63Y65         FDRE                                         r  pps_adjust/out_index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          0.480     0.480    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         0.857    -1.246    pps_adjust/clk_400M
    SLICE_X63Y65         FDRE                                         r  pps_adjust/out_index_reg[4]/C
                         clock pessimism              0.427    -0.819    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.107    -0.712    pps_adjust/out_index_reg[4]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 pps_adjust/cnt_H_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pps_adjust/H_buff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400M_clk_wiz_0 rise@0.000ns - clk_400M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.144%)  route 0.209ns (52.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          0.440     0.440    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         0.559    -0.849    pps_adjust/clk_400M
    SLICE_X57Y68         FDRE                                         r  pps_adjust/cnt_H_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  pps_adjust/cnt_H_reg[29]/Q
                         net (fo=2, routed)           0.209    -0.499    pps_adjust/cnt_H[29]
    SLICE_X56Y67         LUT2 (Prop_lut2_I0_O)        0.045    -0.454 r  pps_adjust/H_buff[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.454    pps_adjust/H_buff[29]_i_1_n_0
    SLICE_X56Y67         FDRE                                         r  pps_adjust/H_buff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          0.480     0.480    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         0.826    -1.277    pps_adjust/clk_400M
    SLICE_X56Y67         FDRE                                         r  pps_adjust/H_buff_reg[29]/C
                         clock pessimism              0.443    -0.834    
    SLICE_X56Y67         FDRE (Hold_fdre_C_D)         0.121    -0.713    pps_adjust/H_buff_reg[29]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pps_adjust/out_index_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pps_adjust/out_index_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400M_clk_wiz_0 rise@0.000ns - clk_400M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.230ns (56.728%)  route 0.175ns (43.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          0.440     0.440    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         0.589    -0.819    pps_adjust/clk_400M
    SLICE_X63Y65         FDRE                                         r  pps_adjust/out_index_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.691 r  pps_adjust/out_index_reg[7]/Q
                         net (fo=4, routed)           0.175    -0.515    pps_adjust/out_index_reg__1[7]
    SLICE_X61Y64         LUT5 (Prop_lut5_I0_O)        0.102    -0.413 r  pps_adjust/out_index[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.413    pps_adjust/p_0_in__0[9]
    SLICE_X61Y64         FDRE                                         r  pps_adjust/out_index_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          0.480     0.480    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         0.856    -1.247    pps_adjust/clk_400M
    SLICE_X61Y64         FDRE                                         r  pps_adjust/out_index_reg[9]/C
                         clock pessimism              0.462    -0.785    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.107    -0.678    pps_adjust/out_index_reg[9]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pps_adjust/out_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pps_adjust/out_index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400M_clk_wiz_0 rise@0.000ns - clk_400M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          0.440     0.440    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         0.589    -0.819    pps_adjust/clk_400M
    SLICE_X63Y65         FDRE                                         r  pps_adjust/out_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.691 r  pps_adjust/out_index_reg[2]/Q
                         net (fo=6, routed)           0.130    -0.560    pps_adjust/out_index_reg__1[2]
    SLICE_X63Y65         LUT4 (Prop_lut4_I2_O)        0.098    -0.462 r  pps_adjust/out_index[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.462    pps_adjust/p_0_in__0[3]
    SLICE_X63Y65         FDRE                                         r  pps_adjust/out_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          0.480     0.480    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         0.857    -1.246    pps_adjust/clk_400M
    SLICE_X63Y65         FDRE                                         r  pps_adjust/out_index_reg[3]/C
                         clock pessimism              0.427    -0.819    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.092    -0.727    pps_adjust/out_index_reg[3]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pps_adjust/cnt_T_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pps_adjust/cnt_T_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400M_clk_wiz_0 rise@0.000ns - clk_400M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          0.440     0.440    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         0.589    -0.819    pps_adjust/clk_400M
    SLICE_X64Y64         FDRE                                         r  pps_adjust/cnt_T_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.655 r  pps_adjust/cnt_T_reg[19]/Q
                         net (fo=2, routed)           0.127    -0.528    pps_adjust/cnt_T[19]
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.418 r  pps_adjust/cnt_T_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.418    pps_adjust/cnt_T0[19]
    SLICE_X64Y64         FDRE                                         r  pps_adjust/cnt_T_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          0.480     0.480    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         0.858    -1.245    pps_adjust/clk_400M
    SLICE_X64Y64         FDRE                                         r  pps_adjust/cnt_T_reg[19]/C
                         clock pessimism              0.426    -0.819    
    SLICE_X64Y64         FDRE (Hold_fdre_C_D)         0.134    -0.685    pps_adjust/cnt_T_reg[19]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pps_adjust/cnt_T_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pps_adjust/cnt_T_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400M_clk_wiz_0 rise@0.000ns - clk_400M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          0.440     0.440    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         0.588    -0.820    pps_adjust/clk_400M
    SLICE_X64Y66         FDRE                                         r  pps_adjust/cnt_T_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.656 r  pps_adjust/cnt_T_reg[27]/Q
                         net (fo=2, routed)           0.127    -0.529    pps_adjust/cnt_T[27]
    SLICE_X64Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.419 r  pps_adjust/cnt_T_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.419    pps_adjust/cnt_T0[27]
    SLICE_X64Y66         FDRE                                         r  pps_adjust/cnt_T_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          0.480     0.480    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         0.856    -1.247    pps_adjust/clk_400M
    SLICE_X64Y66         FDRE                                         r  pps_adjust/cnt_T_reg[27]/C
                         clock pessimism              0.427    -0.820    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.134    -0.686    pps_adjust/cnt_T_reg[27]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pps_adjust/cnt_T_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pps_adjust/cnt_T_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_400M_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400M_clk_wiz_0 rise@0.000ns - clk_400M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          0.440     0.440    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         0.589    -0.819    pps_adjust/clk_400M
    SLICE_X64Y63         FDRE                                         r  pps_adjust/cnt_T_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.655 r  pps_adjust/cnt_T_reg[15]/Q
                         net (fo=2, routed)           0.127    -0.528    pps_adjust/cnt_T[15]
    SLICE_X64Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.418 r  pps_adjust/cnt_T_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.418    pps_adjust/cnt_T0[15]
    SLICE_X64Y63         FDRE                                         r  pps_adjust/cnt_T_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=28, routed)          0.480     0.480    CLK_400_out/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    CLK_400_out/inst/clk_400M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  CLK_400_out/inst/clkout1_buf/O
                         net (fo=170, routed)         0.858    -1.245    pps_adjust/clk_400M
    SLICE_X64Y63         FDRE                                         r  pps_adjust/cnt_T_reg[15]/C
                         clock pessimism              0.426    -0.819    
    SLICE_X64Y63         FDRE (Hold_fdre_C_D)         0.134    -0.685    pps_adjust/cnt_T_reg[15]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_400M_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { CLK_400_out/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y0    CLK_400_out/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y0  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X58Y59     pps_adjust/H_buff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X58Y58     pps_adjust/H_buff_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X58Y58     pps_adjust/H_buff_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X58Y58     pps_adjust/H_buff_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X58Y60     pps_adjust/H_buff_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X58Y60     pps_adjust/H_buff_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X60Y66     pps_adjust/T_buff_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X58Y66     pps_adjust/T_buff_reg[26]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y0  CLK_400_out/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X58Y65     pps_adjust/T_buff_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X58Y65     pps_adjust/T_buff_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X55Y64     pps_adjust/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X55Y64     pps_adjust/cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X55Y64     pps_adjust/cnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X55Y60     pps_adjust/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X52Y61     pps_adjust/H_buff_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X52Y61     pps_adjust/H_buff_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X52Y61     pps_adjust/H_buff_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X52Y61     pps_adjust/H_buff_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X58Y58     pps_adjust/H_buff_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X58Y58     pps_adjust/H_buff_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X58Y58     pps_adjust/H_buff_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X61Y57     pps_adjust/next_pos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X61Y57     pps_adjust/next_pos_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X56Y67     pps_adjust/H_buff_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X56Y67     pps_adjust/H_buff_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X56Y67     pps_adjust/H_buff_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X56Y67     pps_adjust/H_buff_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X56Y67     pps_adjust/H_buff_reg[29]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_400_out/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_400_out/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_400_out/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_400_out/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_400_out/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_400_out/inst/mmcm_adv_inst/CLKFBOUT



