Loading plugins phase: Elapsed time ==> 0s.609ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p E:\New_Dell_Laptop_18.04.2021\Drive_D\hda\Summer_Semester_2020\Embedded Architecture and Application\Lab1\Work_Space_RTE\RTE_Electronic_Clock.cydsn\RTE_Electronic_Clock.cyprj -d CY8C5888LTI-LP097 -s E:\New_Dell_Laptop_18.04.2021\Drive_D\hda\Summer_Semester_2020\Embedded Architecture and Application\Lab1\Work_Space_RTE\RTE_Electronic_Clock.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "vdac_ref" on ADC_SAR_SEQ_v2_10 is unconnected.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Signal: vdac_ref)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Shape_798)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Shape_885)

ADD: fit.M0032: warning: Clock Warning: (Clock_1's accuracy range '24 MHz +/- 1%, (23.76 MHz - 24.24 MHz)' is not within the specified tolerance range '20 MHz +/- 5%, (19 MHz - 21 MHz)'.).
 * E:\New_Dell_Laptop_18.04.2021\Drive_D\hda\Summer_Semester_2020\Embedded Architecture and Application\Lab1\Work_Space_RTE\RTE_Electronic_Clock.cydsn\RTE_Electronic_Clock.cydwr (Clock_1)
 * E:\New_Dell_Laptop_18.04.2021\Drive_D\hda\Summer_Semester_2020\Embedded Architecture and Application\Lab1\Work_Space_RTE\RTE_Electronic_Clock.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.132ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.203ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RTE_Electronic_Clock.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\New_Dell_Laptop_18.04.2021\Drive_D\hda\Summer_Semester_2020\Embedded Architecture and Application\Lab1\Work_Space_RTE\RTE_Electronic_Clock.cydsn\RTE_Electronic_Clock.cyprj -dcpsoc3 RTE_Electronic_Clock.v -verilog
======================================================================

======================================================================
Compiling:  RTE_Electronic_Clock.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\New_Dell_Laptop_18.04.2021\Drive_D\hda\Summer_Semester_2020\Embedded Architecture and Application\Lab1\Work_Space_RTE\RTE_Electronic_Clock.cydsn\RTE_Electronic_Clock.cyprj -dcpsoc3 RTE_Electronic_Clock.v -verilog
======================================================================

======================================================================
Compiling:  RTE_Electronic_Clock.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\New_Dell_Laptop_18.04.2021\Drive_D\hda\Summer_Semester_2020\Embedded Architecture and Application\Lab1\Work_Space_RTE\RTE_Electronic_Clock.cydsn\RTE_Electronic_Clock.cyprj -dcpsoc3 -verilog RTE_Electronic_Clock.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Nov 07 21:28:28 2022


======================================================================
Compiling:  RTE_Electronic_Clock.v
Program  :   vpp
Options  :    -yv2 -q10 RTE_Electronic_Clock.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Nov 07 21:28:28 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RTE_Electronic_Clock.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
RTE_Electronic_Clock.v (line 1255, col 82):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  RTE_Electronic_Clock.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\New_Dell_Laptop_18.04.2021\Drive_D\hda\Summer_Semester_2020\Embedded Architecture and Application\Lab1\Work_Space_RTE\RTE_Electronic_Clock.cydsn\RTE_Electronic_Clock.cyprj -dcpsoc3 -verilog RTE_Electronic_Clock.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Nov 07 21:28:29 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\New_Dell_Laptop_18.04.2021\Drive_D\hda\Summer_Semester_2020\Embedded Architecture and Application\Lab1\Work_Space_RTE\RTE_Electronic_Clock.cydsn\codegentemp\RTE_Electronic_Clock.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'E:\New_Dell_Laptop_18.04.2021\Drive_D\hda\Summer_Semester_2020\Embedded Architecture and Application\Lab1\Work_Space_RTE\RTE_Electronic_Clock.cydsn\codegentemp\RTE_Electronic_Clock.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  RTE_Electronic_Clock.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\New_Dell_Laptop_18.04.2021\Drive_D\hda\Summer_Semester_2020\Embedded Architecture and Application\Lab1\Work_Space_RTE\RTE_Electronic_Clock.cydsn\RTE_Electronic_Clock.cyprj -dcpsoc3 -verilog RTE_Electronic_Clock.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Nov 07 21:28:31 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\New_Dell_Laptop_18.04.2021\Drive_D\hda\Summer_Semester_2020\Embedded Architecture and Application\Lab1\Work_Space_RTE\RTE_Electronic_Clock.cydsn\codegentemp\RTE_Electronic_Clock.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'E:\New_Dell_Laptop_18.04.2021\Drive_D\hda\Summer_Semester_2020\Embedded Architecture and Application\Lab1\Work_Space_RTE\RTE_Electronic_Clock.cydsn\codegentemp\RTE_Electronic_Clock.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_LOG:BUART:reset_sr\
	Net_177
	Net_178
	\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_172
	\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART_LOG:BUART:sRX:MODULE_6:lt\
	\UART_LOG:BUART:sRX:MODULE_6:eq\
	\UART_LOG:BUART:sRX:MODULE_6:gt\
	\UART_LOG:BUART:sRX:MODULE_6:gte\
	\UART_LOG:BUART:sRX:MODULE_6:lte\
	\RGB_PWM_red:PWMUDB:km_run\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_red:PWMUDB:capt_rising\
	\RGB_PWM_red:PWMUDB:capt_falling\
	\RGB_PWM_red:PWMUDB:trig_rise\
	\RGB_PWM_red:PWMUDB:trig_fall\
	\RGB_PWM_red:PWMUDB:sc_kill\
	\RGB_PWM_red:PWMUDB:min_kill\
	\RGB_PWM_red:PWMUDB:km_tc\
	\RGB_PWM_red:PWMUDB:db_tc\
	\RGB_PWM_red:PWMUDB:dith_sel\
	\RGB_PWM_red:PWMUDB:compare2\
	\RGB_PWM_red:Net_101\
	Net_185
	Net_186
	\RGB_PWM_red:PWMUDB:cmp2\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_31\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_30\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_29\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_28\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_27\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_26\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_25\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_24\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_23\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_22\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_21\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_20\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_19\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_18\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_17\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_16\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_15\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_14\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_13\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_12\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_11\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_10\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_9\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_8\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_7\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_6\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_5\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_4\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_3\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_2\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_1\
	\RGB_PWM_red:PWMUDB:MODULE_7:b_0\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_31\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_30\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_29\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_28\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_27\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_26\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_25\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_24\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_31\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_30\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_29\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_28\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_27\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_26\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_25\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_24\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_23\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_22\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_21\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_20\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_19\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_18\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_17\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_16\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_15\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_14\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_13\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_12\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_11\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_10\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_9\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_8\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_7\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_6\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_5\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_4\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_3\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_2\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_1\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_0\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_31\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_30\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_29\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_28\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_27\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_26\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_25\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_24\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_23\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_22\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_21\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_20\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_19\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_18\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_17\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_16\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_15\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_14\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_13\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_12\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_11\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_10\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_9\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_8\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_7\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_6\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_5\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_4\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_3\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_2\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_187
	Net_184
	\RGB_PWM_red:Net_113\
	\RGB_PWM_red:Net_107\
	\RGB_PWM_red:Net_114\
	\RGB_PWM_green:PWMUDB:km_run\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_green:PWMUDB:capt_rising\
	\RGB_PWM_green:PWMUDB:capt_falling\
	\RGB_PWM_green:PWMUDB:trig_rise\
	\RGB_PWM_green:PWMUDB:trig_fall\
	\RGB_PWM_green:PWMUDB:sc_kill\
	\RGB_PWM_green:PWMUDB:min_kill\
	\RGB_PWM_green:PWMUDB:km_tc\
	\RGB_PWM_green:PWMUDB:db_tc\
	\RGB_PWM_green:PWMUDB:dith_sel\
	\RGB_PWM_green:PWMUDB:compare2\
	\RGB_PWM_green:Net_101\
	Net_198
	Net_199
	\RGB_PWM_green:PWMUDB:cmp2\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_31\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_30\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_29\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_28\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_27\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_26\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_25\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_24\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_23\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_22\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_21\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_20\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_19\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_18\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_17\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_16\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_15\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_14\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_13\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_12\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_11\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_10\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_9\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_8\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_7\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_6\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_5\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_4\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_3\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_2\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_1\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_0\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_31\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_30\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_29\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_28\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_27\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_26\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_25\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_24\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_31\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_30\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_29\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_28\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_27\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_26\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_25\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_24\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_23\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_22\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_21\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_20\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_19\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_18\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_17\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_16\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_15\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_14\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_13\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_12\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_11\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_10\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_9\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_8\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_7\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_6\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_5\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_4\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_3\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_2\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_1\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_0\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_31\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_30\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_29\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_28\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_27\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_26\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_25\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_24\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_23\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_22\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_21\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_20\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_19\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_18\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_17\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_16\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_15\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_14\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_13\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_12\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_11\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_10\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_9\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_8\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_7\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_6\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_5\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_4\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_3\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_2\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_200
	Net_197
	\RGB_PWM_green:Net_113\
	\RGB_PWM_green:Net_107\
	\RGB_PWM_green:Net_114\
	\RGB_PWM_blue:PWMUDB:km_run\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_blue:PWMUDB:capt_rising\
	\RGB_PWM_blue:PWMUDB:capt_falling\
	\RGB_PWM_blue:PWMUDB:trig_rise\
	\RGB_PWM_blue:PWMUDB:trig_fall\
	\RGB_PWM_blue:PWMUDB:sc_kill\
	\RGB_PWM_blue:PWMUDB:min_kill\
	\RGB_PWM_blue:PWMUDB:km_tc\
	\RGB_PWM_blue:PWMUDB:db_tc\
	\RGB_PWM_blue:PWMUDB:dith_sel\
	\RGB_PWM_blue:PWMUDB:compare2\
	\RGB_PWM_blue:Net_101\
	Net_210
	Net_211
	\RGB_PWM_blue:PWMUDB:cmp2\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_31\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_30\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_29\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_28\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_27\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_26\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_25\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_24\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_23\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_22\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_21\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_20\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_19\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_18\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_17\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_16\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_15\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_14\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_13\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_12\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_11\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_10\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_9\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_8\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_7\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_6\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_5\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_4\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_3\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_2\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_1\
	\RGB_PWM_blue:PWMUDB:MODULE_9:b_0\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_31\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_30\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_29\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_28\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_27\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_26\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_25\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_24\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_31\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_30\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_29\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_28\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_27\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_26\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_25\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_24\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_23\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_22\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_21\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_20\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_19\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_18\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_17\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_16\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_15\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_14\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_13\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_12\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_11\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_10\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_9\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_8\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_7\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_6\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_5\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_4\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_3\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_2\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_1\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_0\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_31\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_30\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_29\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_28\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_27\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_26\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_25\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_24\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_23\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_22\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_21\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_20\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_19\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_18\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_17\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_16\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_15\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_14\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_13\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_12\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_11\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_10\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_9\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_8\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_7\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_6\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_5\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_4\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_3\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_2\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_212
	Net_209
	\RGB_PWM_blue:Net_113\
	\RGB_PWM_blue:Net_107\
	\RGB_PWM_blue:Net_114\
	\JOYSTICK_ADC_XY:SAR:Net_221\
	\JOYSTICK_ADC_XY:SAR:Net_383\
	\JOYSTICK_ADC_XY:bSAR_SEQ:sw_soc\
	\JOYSTICK_ADC_XY:soc_out\
	\JOYSTICK_ADC_XY:Net_3905\
	\JOYSTICK_ADC_XY:Net_3867\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:albi_2\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:agbi_2\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:albi_1\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:agbi_1\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:albi_0\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:agbi_0\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xneq\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xlt\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xlte\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xgt\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xgte\
	\JOYSTICK_ADC_XY:MODULE_1:lt\
	\JOYSTICK_ADC_XY:MODULE_1:gt\
	\JOYSTICK_ADC_XY:MODULE_1:gte\
	\JOYSTICK_ADC_XY:MODULE_1:lte\
	\JOYSTICK_ADC_XY:MODULE_1:neq\
	\SPIM:BSPIM:mosi_after_ld\
	\SPIM:BSPIM:so_send\
	\SPIM:BSPIM:mosi_fin\
	\SPIM:BSPIM:mosi_cpha_1\
	\SPIM:BSPIM:mosi_cpha_0\
	\SPIM:BSPIM:pre_mosi\
	\SPIM:BSPIM:dpcounter_zero\
	\SPIM:BSPIM:control_7\
	\SPIM:BSPIM:control_6\
	\SPIM:BSPIM:control_5\
	\SPIM:BSPIM:control_4\
	\SPIM:BSPIM:control_3\
	\SPIM:BSPIM:control_2\
	\SPIM:BSPIM:control_1\
	\SPIM:BSPIM:control_0\
	\SPIM:Net_294\

    Synthesized names
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_31\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_30\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_29\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_28\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_27\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_26\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_25\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_24\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_23\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_22\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_21\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_20\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_19\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_18\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_17\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_16\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_15\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_14\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_13\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_12\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_11\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_10\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_9\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_8\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_7\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_6\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_5\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_4\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_3\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_2\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_31\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_30\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_29\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_28\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_27\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_26\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_25\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_24\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_23\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_22\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_21\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_20\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_19\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_18\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_17\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_16\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_15\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_14\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_13\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_12\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_11\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_10\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_9\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_8\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_7\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_6\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_5\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_4\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_3\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_2\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_31\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_30\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_29\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_28\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_27\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_26\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_25\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_24\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_23\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_22\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_21\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_20\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_19\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_18\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_17\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_16\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_15\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_14\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_13\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_12\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_11\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_10\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_9\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_8\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_7\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_6\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_5\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_4\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_3\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_2\

Deleted 470 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_B_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_C_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_D_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_E_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_F_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_G_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_DP_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_SELECT_net_0 to tmpOE__SEVEN_A_net_0
Aliasing \SEVEN_reg:clk\ to zero
Aliasing \SEVEN_reg:rst\ to zero
Aliasing tmpOE__BUTTON_1_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__BUTTON_2_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__BUTTON_3_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__BUTTON_4_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__LED_yellow_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__LED_green_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__LED_red_net_0 to tmpOE__SEVEN_A_net_0
Aliasing \UART_LOG:BUART:tx_hd_send_break\ to zero
Aliasing \UART_LOG:BUART:HalfDuplexSend\ to zero
Aliasing \UART_LOG:BUART:FinalParityType_1\ to zero
Aliasing \UART_LOG:BUART:FinalParityType_0\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_LOG:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_LOG:BUART:tx_status_6\ to zero
Aliasing \UART_LOG:BUART:tx_status_5\ to zero
Aliasing \UART_LOG:BUART:tx_status_4\ to zero
Aliasing \UART_LOG:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_A_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN4_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN4_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to tmpOE__SEVEN_A_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN5_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN5_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to tmpOE__SEVEN_A_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_1\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_2\ to tmpOE__SEVEN_A_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_1\ to tmpOE__SEVEN_A_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__DEBUG_RX_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__DEBUG_TX_net_0 to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_red:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_red:PWMUDB:trig_out\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_red:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_kill\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_red:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_red:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_red:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_green:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_green:PWMUDB:trig_out\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_green:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_kill\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_green:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_green:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_green:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_blue:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:trig_out\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_blue:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_kill\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__RGB_R_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__RGB_G_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__RGB_B_net_0 to tmpOE__SEVEN_A_net_0
Aliasing \Buttons_Status:status_2\ to zero
Aliasing \Buttons_Status:status_3\ to zero
Aliasing \Buttons_Status:status_4\ to zero
Aliasing \Buttons_Status:status_5\ to zero
Aliasing \Buttons_Status:status_6\ to zero
Aliasing \Buttons_Status:status_7\ to zero
Aliasing tmpOE__Joystrick_Horizontal_net_0 to tmpOE__SEVEN_A_net_0
Aliasing \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\ to tmpOE__SEVEN_A_net_0
Aliasing \JOYSTICK_ADC_XY:SAR:vp_ctl_0\ to zero
Aliasing \JOYSTICK_ADC_XY:SAR:vp_ctl_2\ to zero
Aliasing \JOYSTICK_ADC_XY:SAR:vn_ctl_1\ to zero
Aliasing \JOYSTICK_ADC_XY:SAR:vn_ctl_3\ to zero
Aliasing \JOYSTICK_ADC_XY:SAR:vp_ctl_1\ to zero
Aliasing \JOYSTICK_ADC_XY:SAR:vp_ctl_3\ to zero
Aliasing \JOYSTICK_ADC_XY:SAR:vn_ctl_0\ to zero
Aliasing \JOYSTICK_ADC_XY:SAR:vn_ctl_2\ to zero
Aliasing \JOYSTICK_ADC_XY:SAR:soc\ to zero
Aliasing \JOYSTICK_ADC_XY:SAR:tmpOE__Bypass_net_0\ to tmpOE__SEVEN_A_net_0
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_7\ to zero
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_6\ to zero
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_5\ to zero
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_4\ to zero
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_3\ to zero
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_2\ to zero
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_1\ to zero
Aliasing Net_1409 to \JOYSTICK_ADC_XY:bSAR_SEQ:status_0\
Aliasing \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__Joystrick_Vertical_net_0 to tmpOE__SEVEN_A_net_0
Aliasing \SPIM:BSPIM:pol_supprt\ to tmpOE__SEVEN_A_net_0
Aliasing \SPIM:BSPIM:tx_status_3\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:tx_status_6\ to zero
Aliasing \SPIM:BSPIM:tx_status_5\ to zero
Aliasing \SPIM:BSPIM:rx_status_3\ to zero
Aliasing \SPIM:BSPIM:rx_status_2\ to zero
Aliasing \SPIM:BSPIM:rx_status_1\ to zero
Aliasing \SPIM:BSPIM:rx_status_0\ to zero
Aliasing Net_144 to tmpOE__SEVEN_A_net_0
Aliasing \SPIM:Net_289\ to zero
Aliasing tmpOE__SCL_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SI_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__CS_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__RS_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__RST_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__AAA_net_0 to tmpOE__SEVEN_A_net_0
Aliasing \UART_LOG:BUART:reset_reg\\D\ to zero
Aliasing \UART_LOG:BUART:rx_break_status\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_red:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_green:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_green:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_blue:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\\D\ to \JOYSTICK_ADC_XY:MODIN1_5\
Aliasing \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\\D\ to \JOYSTICK_ADC_XY:MODIN1_4\
Aliasing \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\\D\ to \JOYSTICK_ADC_XY:MODIN1_3\
Aliasing \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\\D\ to \JOYSTICK_ADC_XY:MODIN1_2\
Aliasing \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\\D\ to \JOYSTICK_ADC_XY:MODIN1_1\
Aliasing \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\\D\ to \JOYSTICK_ADC_XY:MODIN1_0\
Aliasing \SPIM:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPIM:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPIM:BSPIM:dpcounter_one_reg\\D\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:ld_ident\\D\ to zero
Removing Rhs of wire Net_148[2] = \SEVEN_reg:control_out_7\[82]
Removing Rhs of wire Net_148[2] = \SEVEN_reg:control_7\[84]
Removing Lhs of wire one[8] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_B_net_0[11] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_150[12] = \SEVEN_reg:control_out_6\[81]
Removing Rhs of wire Net_150[12] = \SEVEN_reg:control_6\[85]
Removing Lhs of wire tmpOE__SEVEN_C_net_0[19] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_152[20] = \SEVEN_reg:control_out_5\[80]
Removing Rhs of wire Net_152[20] = \SEVEN_reg:control_5\[86]
Removing Lhs of wire tmpOE__SEVEN_D_net_0[27] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_154[28] = \SEVEN_reg:control_out_4\[79]
Removing Rhs of wire Net_154[28] = \SEVEN_reg:control_4\[87]
Removing Lhs of wire tmpOE__SEVEN_E_net_0[35] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_156[36] = \SEVEN_reg:control_out_3\[78]
Removing Rhs of wire Net_156[36] = \SEVEN_reg:control_3\[88]
Removing Lhs of wire tmpOE__SEVEN_F_net_0[43] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_158[44] = \SEVEN_reg:control_out_2\[77]
Removing Rhs of wire Net_158[44] = \SEVEN_reg:control_2\[89]
Removing Lhs of wire tmpOE__SEVEN_G_net_0[51] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_160[52] = \SEVEN_reg:control_out_1\[76]
Removing Rhs of wire Net_160[52] = \SEVEN_reg:control_1\[90]
Removing Lhs of wire tmpOE__SEVEN_DP_net_0[59] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_162[60] = \SEVEN_reg:control_out_0\[75]
Removing Rhs of wire Net_162[60] = \SEVEN_reg:control_0\[91]
Removing Lhs of wire tmpOE__SEVEN_SELECT_net_0[67] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \SEVEN_reg:clk\[73] = zero[7]
Removing Lhs of wire \SEVEN_reg:rst\[74] = zero[7]
Removing Lhs of wire tmpOE__BUTTON_1_net_0[93] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__BUTTON_2_net_0[102] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__BUTTON_3_net_0[109] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__BUTTON_4_net_0[116] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__LED_yellow_net_0[123] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__LED_green_net_0[129] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__LED_red_net_0[135] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:Net_61\[142] = \UART_LOG:Net_9\[141]
Removing Lhs of wire \UART_LOG:BUART:tx_hd_send_break\[146] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:HalfDuplexSend\[147] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_1\[148] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_0\[149] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_2\[150] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_1\[151] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_0\[152] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark\[153] = zero[7]
Removing Rhs of wire \UART_LOG:BUART:tx_bitclk_enable_pre\[165] = \UART_LOG:BUART:tx_bitclk_dp\[201]
Removing Lhs of wire \UART_LOG:BUART:tx_counter_tc\[211] = \UART_LOG:BUART:tx_counter_dp\[202]
Removing Lhs of wire \UART_LOG:BUART:tx_status_6\[212] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:tx_status_5\[213] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:tx_status_4\[214] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:tx_status_1\[216] = \UART_LOG:BUART:tx_fifo_empty\[179]
Removing Lhs of wire \UART_LOG:BUART:tx_status_3\[218] = \UART_LOG:BUART:tx_fifo_notfull\[178]
Removing Lhs of wire \UART_LOG:BUART:rx_count7_bit8_wire\[278] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[286] = \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[297]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[288] = \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[298]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[289] = \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[314]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[290] = \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[328]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[291] = \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\[292]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\[292] = \UART_LOG:BUART:pollcount_1\[284]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[293] = \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\[294]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\[294] = \UART_LOG:BUART:pollcount_0\[287]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[300] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[301] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[302] = \UART_LOG:BUART:pollcount_1\[284]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN4_1\[303] = \UART_LOG:BUART:pollcount_1\[284]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[304] = \UART_LOG:BUART:pollcount_0\[287]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN4_0\[305] = \UART_LOG:BUART:pollcount_0\[287]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[306] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[307] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[308] = \UART_LOG:BUART:pollcount_1\[284]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[309] = \UART_LOG:BUART:pollcount_0\[287]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[310] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[311] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[316] = \UART_LOG:BUART:pollcount_1\[284]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN5_1\[317] = \UART_LOG:BUART:pollcount_1\[284]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[318] = \UART_LOG:BUART:pollcount_0\[287]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN5_0\[319] = \UART_LOG:BUART:pollcount_0\[287]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[320] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[321] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[322] = \UART_LOG:BUART:pollcount_1\[284]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[323] = \UART_LOG:BUART:pollcount_0\[287]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[324] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[325] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:rx_status_1\[332] = zero[7]
Removing Rhs of wire \UART_LOG:BUART:rx_status_2\[333] = \UART_LOG:BUART:rx_parity_error_status\[334]
Removing Rhs of wire \UART_LOG:BUART:rx_status_3\[335] = \UART_LOG:BUART:rx_stop_bit_error\[336]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_5\[346] = \UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_0\[395]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_6\[350] = \UART_LOG:BUART:sRX:MODULE_6:g1:a0:xneq\[417]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_6\[351] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_5\[352] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_4\[353] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_3\[354] = \UART_LOG:BUART:sRX:MODIN6_6\[355]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN6_6\[355] = \UART_LOG:BUART:rx_count_6\[273]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_2\[356] = \UART_LOG:BUART:sRX:MODIN6_5\[357]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN6_5\[357] = \UART_LOG:BUART:rx_count_5\[274]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_1\[358] = \UART_LOG:BUART:sRX:MODIN6_4\[359]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN6_4\[359] = \UART_LOG:BUART:rx_count_4\[275]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_0\[360] = \UART_LOG:BUART:sRX:MODIN6_3\[361]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN6_3\[361] = \UART_LOG:BUART:rx_count_3\[276]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_6\[362] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_5\[363] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_4\[364] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_3\[365] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_2\[366] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_1\[367] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_0\[368] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_6\[369] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_5\[370] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_4\[371] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_3\[372] = \UART_LOG:BUART:rx_count_6\[273]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_2\[373] = \UART_LOG:BUART:rx_count_5\[274]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_1\[374] = \UART_LOG:BUART:rx_count_4\[275]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_0\[375] = \UART_LOG:BUART:rx_count_3\[276]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_6\[376] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_5\[377] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_4\[378] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_3\[379] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_2\[380] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_1\[381] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_0\[382] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_6:g1:a0:newa_0\[397] = \UART_LOG:BUART:rx_postpoll\[232]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_6:g1:a0:newb_0\[398] = \UART_LOG:BUART:rx_parity_bit\[349]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_6:g1:a0:dataa_0\[399] = \UART_LOG:BUART:rx_postpoll\[232]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_6:g1:a0:datab_0\[400] = \UART_LOG:BUART:rx_parity_bit\[349]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[401] = \UART_LOG:BUART:rx_postpoll\[232]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[402] = \UART_LOG:BUART:rx_parity_bit\[349]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[404] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[405] = \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[403]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[406] = \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[403]
Removing Lhs of wire tmpOE__DEBUG_RX_net_0[428] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__DEBUG_TX_net_0[433] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ctrl_enable\[452] = \RGB_PWM_red:PWMUDB:control_7\[444]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:hwCapture\[462] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:hwEnable\[463] = \RGB_PWM_red:PWMUDB:control_7\[444]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:trig_out\[467] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\R\[469] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\S\[470] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_enable\[471] = \RGB_PWM_red:PWMUDB:runmode_enable\[468]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\R\[475] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\S\[476] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\R\[477] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\S\[478] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill\[481] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_1\[485] = \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_1\[703]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_0\[487] = \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_0\[704]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_1\\R\[488] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_1\\S\[489] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_0\\R\[490] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_0\\S\[491] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_2\[493] = \RGB_PWM_red:PWMUDB:tc_i\[473]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_1\[494] = \RGB_PWM_red:PWMUDB:runmode_enable\[468]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_0\[495] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:compare1\[529] = \RGB_PWM_red:PWMUDB:cmp1_less\[499]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm1_i\[534] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm2_i\[536] = zero[7]
Removing Rhs of wire \RGB_PWM_red:Net_96\[539] = \RGB_PWM_red:PWMUDB:pwm_i_reg\[531]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:pwm_temp\[542] = \RGB_PWM_red:PWMUDB:cmp1\[543]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_23\[585] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_22\[586] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_21\[587] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_20\[588] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_19\[589] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_18\[590] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_17\[591] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_16\[592] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_15\[593] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_14\[594] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_13\[595] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_12\[596] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_11\[597] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_10\[598] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_9\[599] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_8\[600] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_7\[601] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_6\[602] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_5\[603] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_4\[604] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_3\[605] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_2\[606] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_1\[607] = \RGB_PWM_red:PWMUDB:MODIN7_1\[608]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODIN7_1\[608] = \RGB_PWM_red:PWMUDB:dith_count_1\[484]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_0\[609] = \RGB_PWM_red:PWMUDB:MODIN7_0\[610]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODIN7_0\[610] = \RGB_PWM_red:PWMUDB:dith_count_0\[486]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[742] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[743] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_403[744] = \RGB_PWM_red:Net_96\[539]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ctrl_enable\[765] = \RGB_PWM_green:PWMUDB:control_7\[757]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:hwCapture\[775] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:hwEnable\[776] = \RGB_PWM_green:PWMUDB:control_7\[757]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:trig_out\[780] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\R\[782] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\S\[783] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_enable\[784] = \RGB_PWM_green:PWMUDB:runmode_enable\[781]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\R\[788] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\S\[789] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\R\[790] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\S\[791] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill\[794] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_1\[798] = \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_1\[1016]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_0\[800] = \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_0\[1017]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_1\\R\[801] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_1\\S\[802] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_0\\R\[803] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_0\\S\[804] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_2\[806] = \RGB_PWM_green:PWMUDB:tc_i\[786]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_1\[807] = \RGB_PWM_green:PWMUDB:runmode_enable\[781]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_0\[808] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:compare1\[842] = \RGB_PWM_green:PWMUDB:cmp1_less\[812]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm1_i\[847] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm2_i\[849] = zero[7]
Removing Rhs of wire \RGB_PWM_green:Net_96\[852] = \RGB_PWM_green:PWMUDB:pwm_i_reg\[844]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:pwm_temp\[855] = \RGB_PWM_green:PWMUDB:cmp1\[856]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_23\[898] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_22\[899] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_21\[900] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_20\[901] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_19\[902] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_18\[903] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_17\[904] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_16\[905] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_15\[906] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_14\[907] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_13\[908] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_12\[909] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_11\[910] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_10\[911] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_9\[912] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_8\[913] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_7\[914] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_6\[915] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_5\[916] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_4\[917] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_3\[918] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_2\[919] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_1\[920] = \RGB_PWM_green:PWMUDB:MODIN8_1\[921]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODIN8_1\[921] = \RGB_PWM_green:PWMUDB:dith_count_1\[797]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_0\[922] = \RGB_PWM_green:PWMUDB:MODIN8_0\[923]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODIN8_0\[923] = \RGB_PWM_green:PWMUDB:dith_count_0\[799]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1055] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1056] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_481[1057] = \RGB_PWM_green:Net_96\[852]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ctrl_enable\[1077] = \RGB_PWM_blue:PWMUDB:control_7\[1069]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:hwCapture\[1087] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:hwEnable\[1088] = \RGB_PWM_blue:PWMUDB:control_7\[1069]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:trig_out\[1092] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\R\[1094] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\S\[1095] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_enable\[1096] = \RGB_PWM_blue:PWMUDB:runmode_enable\[1093]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\R\[1100] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\S\[1101] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\R\[1102] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\S\[1103] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill\[1106] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_1\[1110] = \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_1\[1328]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_0\[1112] = \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_0\[1329]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_1\\R\[1113] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_1\\S\[1114] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_0\\R\[1115] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_0\\S\[1116] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_2\[1118] = \RGB_PWM_blue:PWMUDB:tc_i\[1098]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_1\[1119] = \RGB_PWM_blue:PWMUDB:runmode_enable\[1093]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_0\[1120] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:compare1\[1154] = \RGB_PWM_blue:PWMUDB:cmp1_less\[1124]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm1_i\[1159] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm2_i\[1161] = zero[7]
Removing Rhs of wire \RGB_PWM_blue:Net_96\[1164] = \RGB_PWM_blue:PWMUDB:pwm_i_reg\[1156]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:pwm_temp\[1167] = \RGB_PWM_blue:PWMUDB:cmp1\[1168]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_23\[1210] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_22\[1211] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_21\[1212] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_20\[1213] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_19\[1214] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_18\[1215] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_17\[1216] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_16\[1217] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_15\[1218] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_14\[1219] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_13\[1220] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_12\[1221] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_11\[1222] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_10\[1223] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_9\[1224] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_8\[1225] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_7\[1226] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_6\[1227] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_5\[1228] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_4\[1229] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_3\[1230] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_2\[1231] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_1\[1232] = \RGB_PWM_blue:PWMUDB:MODIN9_1\[1233]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODIN9_1\[1233] = \RGB_PWM_blue:PWMUDB:dith_count_1\[1109]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_0\[1234] = \RGB_PWM_blue:PWMUDB:MODIN9_0\[1235]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODIN9_0\[1235] = \RGB_PWM_blue:PWMUDB:dith_count_0\[1111]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1367] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1368] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_429[1369] = \RGB_PWM_blue:Net_96\[1164]
Removing Lhs of wire tmpOE__RGB_R_net_0[1377] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__RGB_G_net_0[1383] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__RGB_B_net_0[1389] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \Buttons_Status:status_0\[1394] = Net_664[94]
Removing Lhs of wire \Buttons_Status:status_1\[1395] = Net_665[103]
Removing Lhs of wire \Buttons_Status:status_2\[1396] = zero[7]
Removing Lhs of wire \Buttons_Status:status_3\[1397] = zero[7]
Removing Lhs of wire \Buttons_Status:status_4\[1398] = zero[7]
Removing Lhs of wire \Buttons_Status:status_5\[1399] = zero[7]
Removing Lhs of wire \Buttons_Status:status_6\[1400] = zero[7]
Removing Lhs of wire \Buttons_Status:status_7\[1401] = zero[7]
Removing Lhs of wire tmpOE__Joystrick_Horizontal_net_0[1404] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\[1410] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \JOYSTICK_ADC_XY:cmp_vv_vv_MODGEN_1\[1412] = \JOYSTICK_ADC_XY:MODULE_1:g1:a0:xeq\[1753]
Removing Rhs of wire \JOYSTICK_ADC_XY:clock\[1413] = \JOYSTICK_ADC_XY:Net_3874\[1653]
Removing Rhs of wire \JOYSTICK_ADC_XY:ch_addr_5\[1415] = \JOYSTICK_ADC_XY:bSAR_SEQ:count_5\[1620]
Removing Rhs of wire \JOYSTICK_ADC_XY:ch_addr_4\[1417] = \JOYSTICK_ADC_XY:bSAR_SEQ:count_4\[1621]
Removing Rhs of wire \JOYSTICK_ADC_XY:ch_addr_3\[1419] = \JOYSTICK_ADC_XY:bSAR_SEQ:count_3\[1622]
Removing Rhs of wire \JOYSTICK_ADC_XY:ch_addr_2\[1421] = \JOYSTICK_ADC_XY:bSAR_SEQ:count_2\[1623]
Removing Rhs of wire \JOYSTICK_ADC_XY:ch_addr_1\[1423] = \JOYSTICK_ADC_XY:bSAR_SEQ:count_1\[1624]
Removing Rhs of wire \JOYSTICK_ADC_XY:ch_addr_0\[1425] = \JOYSTICK_ADC_XY:bSAR_SEQ:count_0\[1625]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vp_ctl_0\[1558] = zero[7]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vp_ctl_2\[1559] = zero[7]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vn_ctl_1\[1560] = zero[7]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vn_ctl_3\[1561] = zero[7]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vp_ctl_1\[1562] = zero[7]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vp_ctl_3\[1563] = zero[7]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vn_ctl_0\[1564] = zero[7]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vn_ctl_2\[1565] = zero[7]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:Net_188\[1566] = \JOYSTICK_ADC_XY:clock\[1413]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:soc\[1572] = zero[7]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:tmpOE__Bypass_net_0\[1591] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:enable\[1610] = \JOYSTICK_ADC_XY:bSAR_SEQ:control_0\[1611]
Removing Rhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:load_period\[1612] = \JOYSTICK_ADC_XY:bSAR_SEQ:control_1\[1613]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_7\[1626] = zero[7]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_6\[1627] = zero[7]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_5\[1628] = zero[7]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_4\[1629] = zero[7]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_3\[1630] = zero[7]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_2\[1631] = zero[7]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_1\[1632] = zero[7]
Removing Rhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_0\[1633] = \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_edge_detect_reg\[1634]
Removing Rhs of wire Net_1409[1641] = \JOYSTICK_ADC_XY:bSAR_SEQ:status_0\[1633]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_5\[1664] = \JOYSTICK_ADC_XY:MODIN1_5\[1665]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN1_5\[1665] = \JOYSTICK_ADC_XY:ch_addr_5\[1415]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_4\[1666] = \JOYSTICK_ADC_XY:MODIN1_4\[1667]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN1_4\[1667] = \JOYSTICK_ADC_XY:ch_addr_4\[1417]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_3\[1668] = \JOYSTICK_ADC_XY:MODIN1_3\[1669]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN1_3\[1669] = \JOYSTICK_ADC_XY:ch_addr_3\[1419]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_2\[1670] = \JOYSTICK_ADC_XY:MODIN1_2\[1671]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN1_2\[1671] = \JOYSTICK_ADC_XY:ch_addr_2\[1421]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_1\[1672] = \JOYSTICK_ADC_XY:MODIN1_1\[1673]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN1_1\[1673] = \JOYSTICK_ADC_XY:ch_addr_1\[1423]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_0\[1674] = \JOYSTICK_ADC_XY:MODIN1_0\[1675]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN1_0\[1675] = \JOYSTICK_ADC_XY:ch_addr_0\[1425]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_5\[1676] = \JOYSTICK_ADC_XY:MODIN2_5\[1677]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN2_5\[1677] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\[1414]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_4\[1678] = \JOYSTICK_ADC_XY:MODIN2_4\[1679]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN2_4\[1679] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\[1416]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_3\[1680] = \JOYSTICK_ADC_XY:MODIN2_3\[1681]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN2_3\[1681] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\[1418]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_2\[1682] = \JOYSTICK_ADC_XY:MODIN2_2\[1683]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN2_2\[1683] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\[1420]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_1\[1684] = \JOYSTICK_ADC_XY:MODIN2_1\[1685]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN2_1\[1685] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\[1422]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_0\[1686] = \JOYSTICK_ADC_XY:MODIN2_0\[1687]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN2_0\[1687] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\[1424]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_5\[1688] = \JOYSTICK_ADC_XY:ch_addr_5\[1415]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_4\[1689] = \JOYSTICK_ADC_XY:ch_addr_4\[1417]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_3\[1690] = \JOYSTICK_ADC_XY:ch_addr_3\[1419]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_2\[1691] = \JOYSTICK_ADC_XY:ch_addr_2\[1421]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_1\[1692] = \JOYSTICK_ADC_XY:ch_addr_1\[1423]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_0\[1693] = \JOYSTICK_ADC_XY:ch_addr_0\[1425]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_5\[1694] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\[1414]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_4\[1695] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\[1416]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_3\[1696] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\[1418]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_2\[1697] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\[1420]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_1\[1698] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\[1422]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_0\[1699] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\[1424]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_5\[1700] = \JOYSTICK_ADC_XY:ch_addr_5\[1415]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_4\[1701] = \JOYSTICK_ADC_XY:ch_addr_4\[1417]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_3\[1702] = \JOYSTICK_ADC_XY:ch_addr_3\[1419]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_2\[1703] = \JOYSTICK_ADC_XY:ch_addr_2\[1421]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_1\[1704] = \JOYSTICK_ADC_XY:ch_addr_1\[1423]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_0\[1705] = \JOYSTICK_ADC_XY:ch_addr_0\[1425]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_5\[1706] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\[1414]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_4\[1707] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\[1416]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_3\[1708] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\[1418]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_2\[1709] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\[1420]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_1\[1710] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\[1422]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_0\[1711] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\[1424]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:aeqb_0\[1718] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_0\[1719] = \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_0\[1717]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eqi_0\[1725] = \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_5\[1724]
Removing Rhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:xeq\[1753] = \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:aeqb_1\[1726]
Removing Lhs of wire tmpOE__Joystrick_Vertical_net_0[1765] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \SPIM:Net_276\[1770] = Net_20[1771]
Removing Rhs of wire \SPIM:BSPIM:load_rx_data\[1774] = \SPIM:BSPIM:dpcounter_one\[1775]
Removing Lhs of wire \SPIM:BSPIM:pol_supprt\[1776] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \SPIM:BSPIM:miso_to_dp\[1777] = \SPIM:Net_244\[1778]
Removing Lhs of wire \SPIM:Net_244\[1778] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_1539[1782] = \SPIM:BSPIM:mosi_reg\[1783]
Removing Rhs of wire \SPIM:BSPIM:tx_status_1\[1805] = \SPIM:BSPIM:dpMOSI_fifo_empty\[1806]
Removing Rhs of wire \SPIM:BSPIM:tx_status_2\[1807] = \SPIM:BSPIM:dpMOSI_fifo_not_full\[1808]
Removing Lhs of wire \SPIM:BSPIM:tx_status_3\[1809] = \SPIM:BSPIM:load_rx_data\[1774]
Removing Rhs of wire \SPIM:BSPIM:rx_status_4\[1811] = \SPIM:BSPIM:dpMISO_fifo_full\[1812]
Removing Rhs of wire \SPIM:BSPIM:rx_status_5\[1813] = \SPIM:BSPIM:dpMISO_fifo_not_empty\[1814]
Removing Lhs of wire \SPIM:BSPIM:tx_status_6\[1816] = zero[7]
Removing Lhs of wire \SPIM:BSPIM:tx_status_5\[1817] = zero[7]
Removing Lhs of wire \SPIM:BSPIM:rx_status_3\[1818] = zero[7]
Removing Lhs of wire \SPIM:BSPIM:rx_status_2\[1819] = zero[7]
Removing Lhs of wire \SPIM:BSPIM:rx_status_1\[1820] = zero[7]
Removing Lhs of wire \SPIM:BSPIM:rx_status_0\[1821] = zero[7]
Removing Lhs of wire \SPIM:Net_273\[1832] = zero[7]
Removing Lhs of wire Net_144[1871] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \SPIM:Net_289\[1872] = zero[7]
Removing Lhs of wire tmpOE__SCL_net_0[1874] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__SI_net_0[1880] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__CS_net_0[1887] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__RS_net_0[1893] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__RST_net_0[1899] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__AAA_net_0[1905] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:reset_reg\\D\[1910] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:rx_bitclk\\D\[1925] = \UART_LOG:BUART:rx_bitclk_pre\[267]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_pre\\D\[1934] = \UART_LOG:BUART:rx_parity_error_pre\[344]
Removing Lhs of wire \UART_LOG:BUART:rx_break_status\\D\[1935] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\D\[1939] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:prevCapture\\D\[1940] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:trig_last\\D\[1941] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\D\[1944] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm_i_reg\\D\[1947] = \RGB_PWM_red:PWMUDB:pwm_i\[532]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm1_i_reg\\D\[1948] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm2_i_reg\\D\[1949] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\D\[1951] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:prevCapture\\D\[1952] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:trig_last\\D\[1953] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\D\[1956] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm_i_reg\\D\[1959] = \RGB_PWM_green:PWMUDB:pwm_i\[845]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm1_i_reg\\D\[1960] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm2_i_reg\\D\[1961] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\D\[1963] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:prevCapture\\D\[1964] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:trig_last\\D\[1965] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\D\[1968] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm_i_reg\\D\[1971] = \RGB_PWM_blue:PWMUDB:pwm_i\[1157]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm1_i_reg\\D\[1972] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm2_i_reg\\D\[1973] = zero[7]
Removing Lhs of wire \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\\D\[1975] = \JOYSTICK_ADC_XY:ch_addr_5\[1415]
Removing Lhs of wire \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\\D\[1976] = \JOYSTICK_ADC_XY:ch_addr_4\[1417]
Removing Lhs of wire \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\\D\[1977] = \JOYSTICK_ADC_XY:ch_addr_3\[1419]
Removing Lhs of wire \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\\D\[1978] = \JOYSTICK_ADC_XY:ch_addr_2\[1421]
Removing Lhs of wire \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\\D\[1979] = \JOYSTICK_ADC_XY:ch_addr_1\[1423]
Removing Lhs of wire \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\\D\[1980] = \JOYSTICK_ADC_XY:ch_addr_0\[1425]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_edge_detect_reg\\D\[2045] = \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_edge_detect\[1640]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\\D\[2047] = \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\[1637]
Removing Lhs of wire \SPIM:BSPIM:so_send_reg\\D\[2048] = zero[7]
Removing Lhs of wire \SPIM:BSPIM:mosi_pre_reg\\D\[2054] = zero[7]
Removing Lhs of wire \SPIM:BSPIM:dpcounter_one_reg\\D\[2056] = \SPIM:BSPIM:load_rx_data\[1774]
Removing Lhs of wire \SPIM:BSPIM:mosi_from_dp_reg\\D\[2057] = \SPIM:BSPIM:mosi_from_dp\[1789]
Removing Lhs of wire \SPIM:BSPIM:ld_ident\\D\[2058] = zero[7]

------------------------------------------------------
Aliased 0 equations, 454 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SEVEN_A_net_0' (cost = 0):
tmpOE__SEVEN_A_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_addressmatch\' (cost = 0):
\UART_LOG:BUART:rx_addressmatch\ <= (\UART_LOG:BUART:rx_addressmatch2\
	OR \UART_LOG:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre\' (cost = 1):
\UART_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_LOG:BUART:rx_bitclk_pre16x\ <= ((not \UART_LOG:BUART:rx_count_2\ and \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit1\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit1\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit2\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit2\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:pollingrange\' (cost = 4):
\UART_LOG:BUART:pollingrange\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:pwm_temp\' (cost = 0):
\RGB_PWM_red:PWMUDB:pwm_temp\ <= (\RGB_PWM_red:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \RGB_PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_red:PWMUDB:dith_count_1\ and \RGB_PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:pwm_temp\' (cost = 0):
\RGB_PWM_green:PWMUDB:pwm_temp\ <= (\RGB_PWM_green:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \RGB_PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_green:PWMUDB:dith_count_1\ and \RGB_PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:pwm_temp\' (cost = 0):
\RGB_PWM_blue:PWMUDB:pwm_temp\ <= (\RGB_PWM_blue:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_blue:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \RGB_PWM_blue:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_blue:PWMUDB:dith_count_1\ and \RGB_PWM_blue:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_5\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_3\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 8):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 16):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_2\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_3\' (cost = 32):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_3\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_4\' (cost = 64):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_4\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_5\' (cost = 64):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_5\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_3\' (cost = 2):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_3\ <= ((not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_3\' (cost = 2):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_3\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_4\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_4\ <= ((not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_4\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_4\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 2):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_0\ <= ((not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 2):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_0\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_1\ <= ((not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_1\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\));

Note:  Expanding virtual equation for '\SPIM:BSPIM:load_rx_data\' (cost = 1):
\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:pollcount_1\)
	OR (not \UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \RGB_PWM_red:PWMUDB:dith_count_0\ and \RGB_PWM_red:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_red:PWMUDB:dith_count_1\ and \RGB_PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \RGB_PWM_green:PWMUDB:dith_count_0\ and \RGB_PWM_green:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_green:PWMUDB:dith_count_1\ and \RGB_PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \RGB_PWM_blue:PWMUDB:dith_count_0\ and \RGB_PWM_blue:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_blue:PWMUDB:dith_count_1\ and \RGB_PWM_blue:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xeq\' (cost = 64):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xeq\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_postpoll\' (cost = 72):
\UART_LOG:BUART:rx_postpoll\ <= (\UART_LOG:BUART:pollcount_1\
	OR (Net_176 and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_176 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_176 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_176 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_176 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Virtual signal \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 126 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_LOG:BUART:rx_status_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_6\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_LOG:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_LOG:BUART:rx_bitclk_enable\[231] = \UART_LOG:BUART:rx_bitclk\[279]
Removing Lhs of wire \UART_LOG:BUART:rx_status_0\[330] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:rx_status_6\[339] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_capture\[497] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[713] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[723] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[733] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_capture\[810] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1026] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1036] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1046] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_capture\[1122] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1338] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1348] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1358] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark_last\\D\[1917] = \UART_LOG:BUART:tx_ctrl_mark_last\[222]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_status\\D\[1929] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_status\\D\[1930] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:rx_addr_match_status\\D\[1932] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_pre\\D\[1933] = \UART_LOG:BUART:rx_markspace_pre\[343]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_bit\\D\[1938] = \UART_LOG:BUART:rx_parity_bit\[349]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\D\[1942] = \RGB_PWM_red:PWMUDB:control_7\[444]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\D\[1954] = \RGB_PWM_green:PWMUDB:control_7\[757]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\D\[1966] = \RGB_PWM_blue:PWMUDB:control_7\[1069]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_LOG:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART_LOG:BUART:rx_parity_bit\ and Net_176 and \UART_LOG:BUART:pollcount_0\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not Net_176 and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:rx_parity_bit\ and \UART_LOG:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=E:\New_Dell_Laptop_18.04.2021\Drive_D\hda\Summer_Semester_2020\Embedded Architecture and Application\Lab1\Work_Space_RTE\RTE_Electronic_Clock.cydsn\RTE_Electronic_Clock.cyprj" -dcpsoc3 RTE_Electronic_Clock.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.155ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Monday, 07 November 2022 21:28:32
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\New_Dell_Laptop_18.04.2021\Drive_D\hda\Summer_Semester_2020\Embedded Architecture and Application\Lab1\Work_Space_RTE\RTE_Electronic_Clock.cydsn\RTE_Electronic_Clock.cyprj -d CY8C5888LTI-LP097 RTE_Electronic_Clock.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lti_1\ kept \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_5\
    Removed wire end \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gti_1\ kept \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_5\
    Removed wire end \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lti_0\ kept \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_2\
    Removed wire end \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gti_0\ kept \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \UART_LOG:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:ld_ident\ from registered to combinatorial
Assigning clock JOYSTICK_ADC_XY_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_20
    Digital Clock 1: Automatic-assigning  clock 'PWM_Clock'. Fanout=3, Signal=Net_2605
    Digital Clock 2: Automatic-assigning  clock 'JOYSTICK_ADC_XY_IntClock'. Fanout=73, Signal=\JOYSTICK_ADC_XY:clock\
    Digital Clock 3: Automatic-assigning  clock 'UART_LOG_IntClock'. Fanout=1, Signal=\UART_LOG:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_LOG:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_LOG_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_LOG_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_red:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_green:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_blue:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \JOYSTICK_ADC_XY:bSAR_SEQ:ClkEn\: with output requested to be synchronous
        ClockIn: JOYSTICK_ADC_XY_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: JOYSTICK_ADC_XY_IntClock, EnableOut: \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\:controlcell.control_0
    UDB Clk/Enable \JOYSTICK_ADC_XY:bSAR_SEQ:ClkCtrl\: with output requested to be synchronous
        ClockIn: JOYSTICK_ADC_XY_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: JOYSTICK_ADC_XY_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: \JOYSTICK_ADC_XY:SAR:Bypass(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_LOG:BUART:rx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:rx_address_detected\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_LOG:BUART:rx_parity_error_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_markspace_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_state_1\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_state_1\ (fanout=8)

    Removing \UART_LOG:BUART:tx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:tx_mark\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SEVEN_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_A(0)__PA ,
            pin_input => Net_148 ,
            pad => SEVEN_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_B(0)__PA ,
            pin_input => Net_150 ,
            pad => SEVEN_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_C(0)__PA ,
            pin_input => Net_152 ,
            pad => SEVEN_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_D(0)__PA ,
            pin_input => Net_154 ,
            pad => SEVEN_D(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_E(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_E(0)__PA ,
            pin_input => Net_156 ,
            pad => SEVEN_E(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_F(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_F(0)__PA ,
            pin_input => Net_158 ,
            pad => SEVEN_F(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_G(0)__PA ,
            pin_input => Net_160 ,
            pad => SEVEN_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_DP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_DP(0)__PA ,
            pin_input => Net_162 ,
            pad => SEVEN_DP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_SELECT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_SELECT(0)__PA ,
            pad => SEVEN_SELECT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_1(0)__PA ,
            fb => Net_664 ,
            pad => BUTTON_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_2(0)__PA ,
            fb => Net_665 ,
            pad => BUTTON_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_3(0)__PA ,
            fb => Net_667 ,
            pad => BUTTON_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_4(0)__PA ,
            fb => Net_668 ,
            pad => BUTTON_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_yellow(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_yellow(0)__PA ,
            pad => LED_yellow(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_green(0)__PA ,
            pad => LED_green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_red(0)__PA ,
            pad => LED_red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DEBUG_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DEBUG_RX(0)__PA ,
            fb => Net_176 ,
            pad => DEBUG_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DEBUG_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DEBUG_TX(0)__PA ,
            pin_input => Net_171 ,
            pad => DEBUG_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_R(0)__PA ,
            pin_input => Net_403 ,
            pad => RGB_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_G(0)__PA ,
            pin_input => Net_481 ,
            pad => RGB_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_B(0)__PA ,
            pin_input => Net_429 ,
            pad => RGB_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Joystrick_Horizontal(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Joystrick_Horizontal(0)__PA ,
            analog_term => Net_1410 ,
            pad => Joystrick_Horizontal(0)_PAD ,
            pin_input => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\ );
        Properties:
        {
        }

    Pin : Name = \JOYSTICK_ADC_XY:SAR:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \JOYSTICK_ADC_XY:SAR:Bypass(0)\__PA ,
            analog_term => \JOYSTICK_ADC_XY:SAR:Net_210\ ,
            pad => \JOYSTICK_ADC_XY:SAR:Bypass(0)_PAD\ );

    Pin : Name = Joystrick_Vertical(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Joystrick_Vertical(0)__PA ,
            analog_term => Net_1411 ,
            pad => Joystrick_Vertical(0)_PAD ,
            pin_input => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\ );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL(0)__PA ,
            pin_input => Net_1540 ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SI(0)__PA ,
            pin_input => Net_1539 ,
            pad => SI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS(0)__PA ,
            pin_input => Net_438 ,
            pad => CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RS(0)__PA ,
            pad => RS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RST(0)__PA ,
            pad => RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AAA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => AAA(0)__PA ,
            pad => AAA(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:ch_addr_5\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:ch_addr_4\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:ch_addr_3\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:ch_addr_2\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:ch_addr_1\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:ch_addr_1\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ * 
              \JOYSTICK_ADC_XY:ch_addr_0\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ * 
              !\JOYSTICK_ADC_XY:ch_addr_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\ (fanout=1)

    MacroCell: Name=Net_666, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_664 * !Net_665 * !Net_667 * !Net_668
        );
        Output = Net_666 (fanout=1)

    MacroCell: Name=Net_171, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_171 (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_176 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:ch_addr_5\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:ch_addr_4\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:ch_addr_3\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:ch_addr_2\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1408 * !\JOYSTICK_ADC_XY:bSAR_SEQ:load_period\
        );
        Output = \JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_176
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_176 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_176 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_176
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_176 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_176 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_176
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_176
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:control_7\
        );
        Output = \RGB_PWM_red:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_403, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_403 (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:control_7\
        );
        Output = \RGB_PWM_green:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_481, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_481 (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:control_7\
        );
        Output = \RGB_PWM_blue:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_429, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = Net_429 (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_5\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ (fanout=66)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_4\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ (fanout=66)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_3\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ (fanout=66)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_2\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ (fanout=66)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_1\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ (fanout=65)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ (fanout=65)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)

    MacroCell: Name=Net_1409, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\ * 
              !\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\
        );
        Output = Net_1409 (fanout=3)

    MacroCell: Name=\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_1409
            + \JOYSTICK_ADC_XY:Net_3935\
        );
        Output = \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)

    MacroCell: Name=\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\ (fanout=1)

    MacroCell: Name=Net_1539, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_1539 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + Net_1539 * \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_1539 (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:tx_status_1\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=11)

    MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=11)

    MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * \SPIM:BSPIM:count_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              \SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=11)

    MacroCell: Name=Net_438, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_438
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * !Net_438
        );
        Output = Net_438 (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_1540, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = Net_1540 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_LOG:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
            ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
            route_si => \UART_LOG:BUART:rx_postpoll\ ,
            f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2605 ,
            cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_red:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_red:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2605 ,
            cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_green:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_green:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2605 ,
            cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_blue:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_blue:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => Net_20 ,
            cs_addr_2 => \SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM:BSPIM:state_0\ ,
            route_si => __ONE__ ,
            f1_load => \SPIM:BSPIM:load_rx_data\ ,
            so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Buttons_Status:sts:sts_reg\
        PORT MAP (
            status_1 => Net_665 ,
            status_0 => Net_664 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\
        PORT MAP (
            clock => \JOYSTICK_ADC_XY:clock\ ,
            status_0 => Net_1409 ,
            clk_en => \JOYSTICK_ADC_XY:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_LOG:BUART:tx_status_2\ ,
            status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
            status_0 => \UART_LOG:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_5 => \UART_LOG:BUART:rx_status_5\ ,
            status_4 => \UART_LOG:BUART:rx_status_4\ ,
            status_3 => \UART_LOG:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_20 ,
            status_4 => \SPIM:BSPIM:tx_status_4\ ,
            status_3 => \SPIM:BSPIM:load_rx_data\ ,
            status_2 => \SPIM:BSPIM:tx_status_2\ ,
            status_1 => \SPIM:BSPIM:tx_status_1\ ,
            status_0 => \SPIM:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_20 ,
            status_6 => \SPIM:BSPIM:rx_status_6\ ,
            status_5 => \SPIM:BSPIM:rx_status_5\ ,
            status_4 => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \JOYSTICK_ADC_XY:nrq\ ,
            out => \JOYSTICK_ADC_XY:Net_3935\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\SEVEN_reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_148 ,
            control_6 => Net_150 ,
            control_5 => Net_152 ,
            control_4 => Net_154 ,
            control_3 => Net_156 ,
            control_2 => Net_158 ,
            control_1 => Net_160 ,
            control_0 => Net_162 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2605 ,
            control_7 => \RGB_PWM_red:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_red:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_red:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_red:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_red:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_red:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_red:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_red:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2605 ,
            control_7 => \RGB_PWM_green:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_green:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_green:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_green:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_green:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_green:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_green:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_green:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2605 ,
            control_7 => \RGB_PWM_blue:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_blue:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_blue:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_blue:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_blue:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_blue:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_blue:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_blue:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\
        PORT MAP (
            clock => \JOYSTICK_ADC_XY:clock\ ,
            control_7 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_7\ ,
            control_6 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_6\ ,
            control_5 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_5\ ,
            control_4 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_4\ ,
            control_3 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_3\ ,
            control_2 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_2\ ,
            control_1 => \JOYSTICK_ADC_XY:bSAR_SEQ:load_period\ ,
            control_0 => \JOYSTICK_ADC_XY:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            load => \UART_LOG:BUART:rx_counter_load\ ,
            count_6 => \UART_LOG:BUART:rx_count_6\ ,
            count_5 => \UART_LOG:BUART:rx_count_5\ ,
            count_4 => \UART_LOG:BUART:rx_count_4\ ,
            count_3 => \UART_LOG:BUART:rx_count_3\ ,
            count_2 => \UART_LOG:BUART:rx_count_2\ ,
            count_1 => \UART_LOG:BUART:rx_count_1\ ,
            count_0 => \UART_LOG:BUART:rx_count_0\ ,
            tc => \UART_LOG:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\
        PORT MAP (
            clock => \JOYSTICK_ADC_XY:clock\ ,
            load => \JOYSTICK_ADC_XY:bSAR_SEQ:load_period\ ,
            enable => \JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\ ,
            count_6 => \JOYSTICK_ADC_XY:bSAR_SEQ:count_6\ ,
            count_5 => \JOYSTICK_ADC_XY:ch_addr_5\ ,
            count_4 => \JOYSTICK_ADC_XY:ch_addr_4\ ,
            count_3 => \JOYSTICK_ADC_XY:ch_addr_3\ ,
            count_2 => \JOYSTICK_ADC_XY:ch_addr_2\ ,
            count_1 => \JOYSTICK_ADC_XY:ch_addr_1\ ,
            count_0 => \JOYSTICK_ADC_XY:ch_addr_0\ ,
            tc => \JOYSTICK_ADC_XY:bSAR_SEQ:cnt_tc\ ,
            clk_en => \JOYSTICK_ADC_XY:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)

    count7cell: Name =\SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_20 ,
            enable => \SPIM:BSPIM:cnt_enable\ ,
            count_6 => \SPIM:BSPIM:count_6\ ,
            count_5 => \SPIM:BSPIM:count_5\ ,
            count_4 => \SPIM:BSPIM:count_4\ ,
            count_3 => \SPIM:BSPIM:count_3\ ,
            count_2 => \SPIM:BSPIM:count_2\ ,
            count_1 => \SPIM:BSPIM:count_1\ ,
            count_0 => \SPIM:BSPIM:count_0\ ,
            tc => \SPIM:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\JOYSTICK_ADC_XY:TempBuf\
        PORT MAP (
            dmareq => \JOYSTICK_ADC_XY:Net_3830\ ,
            termin => zero ,
            termout => \JOYSTICK_ADC_XY:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\JOYSTICK_ADC_XY:FinalBuf\
        PORT MAP (
            dmareq => \JOYSTICK_ADC_XY:Net_3698\ ,
            termin => zero ,
            termout => \JOYSTICK_ADC_XY:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_Button
        PORT MAP (
            interrupt => Net_666 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\JOYSTICK_ADC_XY:IRQ\
        PORT MAP (
            interrupt => Net_1409 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   30 :   18 :   48 : 62.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  120 :   72 :  192 : 62.50 %
  Unique P-terms              :  168 :  216 :  384 : 43.75 %
  Total P-terms               :  179 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    Status Registers          :    2 :      :      :        
    StatusI Registers         :    4 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.015ms
Tech Mapping phase: Elapsed time ==> 1s.343ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_1413" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1414" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1416" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1418" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1419" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1421" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1423" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1424" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1426" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1428" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1429" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1431" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1433" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1434" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1436" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1438" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1439" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1441" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1443" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1444" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1446" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1448" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1449" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1451" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1453" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1454" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1456" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1458" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1459" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1461" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1463" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1464" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1466" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1468" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1469" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1471" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1473" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1474" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1476" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1478" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1479" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1481" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1483" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1484" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1486" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1488" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1489" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1490" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1491" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1492" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1493" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1494" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1495" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1496" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1497" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1498" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1499" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1500" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1501" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1502" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1503" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1504" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_2@[IOP=(12)][IoId=(2)] : AAA(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : BUTTON_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : BUTTON_2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : BUTTON_3(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : BUTTON_4(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : CS(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : DEBUG_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : DEBUG_TX(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Joystrick_Horizontal(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Joystrick_Vertical(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_green(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_red(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LED_yellow(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RGB_B(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RGB_G(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RGB_R(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : RS(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : RST(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SEVEN_A(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SEVEN_B(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SEVEN_C(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SEVEN_D(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : SEVEN_DP(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : SEVEN_E(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SEVEN_F(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : SEVEN_G(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SEVEN_SELECT(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SI(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \JOYSTICK_ADC_XY:SAR:Bypass(0)\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \JOYSTICK_ADC_XY:SAR:ADC_SAR\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \JOYSTICK_ADC_XY:SAR:vRef_Vdda_1\
Analog Placement Results:
IO_2@[IOP=(12)][IoId=(2)] : AAA(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : BUTTON_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : BUTTON_2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : BUTTON_3(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : BUTTON_4(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : CS(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : DEBUG_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : DEBUG_TX(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Joystrick_Horizontal(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Joystrick_Vertical(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_green(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_red(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LED_yellow(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RGB_B(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RGB_G(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RGB_R(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : RS(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : RST(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SEVEN_A(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SEVEN_B(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SEVEN_C(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SEVEN_D(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : SEVEN_DP(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : SEVEN_E(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SEVEN_F(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : SEVEN_G(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SEVEN_SELECT(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SI(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \JOYSTICK_ADC_XY:SAR:Bypass(0)\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \JOYSTICK_ADC_XY:SAR:ADC_SAR\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \JOYSTICK_ADC_XY:SAR:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 0s.328ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \JOYSTICK_ADC_XY:Net_2803\ {
    sar_1_vplus
  }
  Net: Net_1410 {
    p0_0
  }
  Net: Net_1411 {
    p0_1
  }
  Net: Net_1413 {
  }
  Net: Net_1414 {
  }
  Net: Net_1416 {
  }
  Net: Net_1418 {
  }
  Net: Net_1419 {
  }
  Net: Net_1421 {
  }
  Net: Net_1423 {
  }
  Net: Net_1424 {
  }
  Net: Net_1426 {
  }
  Net: Net_1428 {
  }
  Net: Net_1429 {
  }
  Net: Net_1431 {
  }
  Net: Net_1433 {
  }
  Net: Net_1434 {
  }
  Net: Net_1436 {
  }
  Net: Net_1438 {
  }
  Net: Net_1439 {
  }
  Net: Net_1441 {
  }
  Net: Net_1443 {
  }
  Net: Net_1444 {
  }
  Net: Net_1446 {
  }
  Net: Net_1448 {
  }
  Net: Net_1449 {
  }
  Net: Net_1451 {
  }
  Net: Net_1453 {
  }
  Net: Net_1454 {
  }
  Net: Net_1456 {
  }
  Net: Net_1458 {
  }
  Net: Net_1459 {
  }
  Net: Net_1461 {
  }
  Net: Net_1463 {
  }
  Net: Net_1464 {
  }
  Net: Net_1466 {
  }
  Net: Net_1468 {
  }
  Net: Net_1469 {
  }
  Net: Net_1471 {
  }
  Net: Net_1473 {
  }
  Net: Net_1474 {
  }
  Net: Net_1476 {
  }
  Net: Net_1478 {
  }
  Net: Net_1479 {
  }
  Net: Net_1481 {
  }
  Net: Net_1483 {
  }
  Net: Net_1484 {
  }
  Net: Net_1486 {
  }
  Net: Net_1488 {
  }
  Net: Net_1489 {
  }
  Net: Net_1490 {
  }
  Net: Net_1491 {
  }
  Net: Net_1492 {
  }
  Net: Net_1493 {
  }
  Net: Net_1494 {
  }
  Net: Net_1495 {
  }
  Net: Net_1496 {
  }
  Net: Net_1497 {
  }
  Net: Net_1498 {
  }
  Net: Net_1499 {
  }
  Net: Net_1500 {
  }
  Net: Net_1501 {
  }
  Net: Net_1502 {
  }
  Net: Net_1503 {
  }
  Net: Net_1504 {
  }
  Net: \JOYSTICK_ADC_XY:SAR:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \JOYSTICK_ADC_XY:SAR:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: \JOYSTICK_ADC_XY:SAR:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
  Net: AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\ {
    sar_1_vplus
    agr4_x_sar_1_vplus
    agr4
    agl4_x_agr4
    agl4
    agl4_x_p0_0
    agr5_x_sar_1_vplus
    agr5
    agl5_x_agr5
    agl5
    agl5_x_p0_1
    p0_0
    p0_1
  }
}
Map of item to net {
  sar_1_vrefhi                                     -> \JOYSTICK_ADC_XY:SAR:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \JOYSTICK_ADC_XY:SAR:Net_126\
  sar_1_vminus                                     -> \JOYSTICK_ADC_XY:SAR:Net_126\
  p0_2                                             -> \JOYSTICK_ADC_XY:SAR:Net_210\
  p0_2_exvref                                      -> \JOYSTICK_ADC_XY:SAR:Net_210\
  common_sar_vref_vdda/2                           -> \JOYSTICK_ADC_XY:SAR:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \JOYSTICK_ADC_XY:SAR:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \JOYSTICK_ADC_XY:SAR:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \JOYSTICK_ADC_XY:SAR:Net_235\
  sar_1_vref                                       -> \JOYSTICK_ADC_XY:SAR:Net_235\
  sar_1_vplus                                      -> \JOYSTICK_ADC_XY:Net_2803\
  p0_0                                             -> Net_1410
  p0_1                                             -> Net_1411
  agr4_x_sar_1_vplus                               -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
  agr4                                             -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
  agl4_x_agr4                                      -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
  agl4                                             -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
  agl4_x_p0_0                                      -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
  agr5_x_sar_1_vplus                               -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
  agr5                                             -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
  agl5_x_agr5                                      -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
  agl5                                             -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
  agl5_x_p0_1                                      -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
}
Mux Info {
  Mux: \JOYSTICK_ADC_XY:AMuxHw_2\ {
     Mouth: \JOYSTICK_ADC_XY:Net_2803\
     Guts:  AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1410
      Outer: agl4_x_p0_0
      Inner: agr4_x_sar_1_vplus
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_agr4
        agr4
        agr4_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_1411
      Outer: agl5_x_p0_1
      Inner: agr5_x_sar_1_vplus
      Path {
        p0_1
        agl5_x_p0_1
        agl5
        agl5_x_agr5
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 2 {
      Net:   Net_1413
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 3 {
      Net:   Net_1414
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 4 {
      Net:   Net_1416
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 5 {
      Net:   Net_1418
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 6 {
      Net:   Net_1419
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 7 {
      Net:   Net_1421
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 8 {
      Net:   Net_1423
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 9 {
      Net:   Net_1424
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 10 {
      Net:   Net_1426
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 11 {
      Net:   Net_1428
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 12 {
      Net:   Net_1429
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 13 {
      Net:   Net_1431
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 14 {
      Net:   Net_1433
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 15 {
      Net:   Net_1434
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 16 {
      Net:   Net_1436
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 17 {
      Net:   Net_1438
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 18 {
      Net:   Net_1439
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 19 {
      Net:   Net_1441
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 20 {
      Net:   Net_1443
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 21 {
      Net:   Net_1444
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 22 {
      Net:   Net_1446
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 23 {
      Net:   Net_1448
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 24 {
      Net:   Net_1449
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 25 {
      Net:   Net_1451
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 26 {
      Net:   Net_1453
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 27 {
      Net:   Net_1454
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 28 {
      Net:   Net_1456
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 29 {
      Net:   Net_1458
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 30 {
      Net:   Net_1459
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 31 {
      Net:   Net_1461
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 32 {
      Net:   Net_1463
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 33 {
      Net:   Net_1464
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 34 {
      Net:   Net_1466
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 35 {
      Net:   Net_1468
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 36 {
      Net:   Net_1469
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 37 {
      Net:   Net_1471
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 38 {
      Net:   Net_1473
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 39 {
      Net:   Net_1474
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 40 {
      Net:   Net_1476
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 41 {
      Net:   Net_1478
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 42 {
      Net:   Net_1479
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 43 {
      Net:   Net_1481
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 44 {
      Net:   Net_1483
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 45 {
      Net:   Net_1484
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 46 {
      Net:   Net_1486
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 47 {
      Net:   Net_1488
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 48 {
      Net:   Net_1489
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 49 {
      Net:   Net_1490
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 50 {
      Net:   Net_1491
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 51 {
      Net:   Net_1492
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 52 {
      Net:   Net_1493
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 53 {
      Net:   Net_1494
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 54 {
      Net:   Net_1495
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 55 {
      Net:   Net_1496
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 56 {
      Net:   Net_1497
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 57 {
      Net:   Net_1498
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 58 {
      Net:   Net_1499
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 59 {
      Net:   Net_1500
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 60 {
      Net:   Net_1501
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 61 {
      Net:   Net_1502
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 62 {
      Net:   Net_1503
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 63 {
      Net:   Net_1504
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.515ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 6.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   36 :   12 :   48 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.03
                   Pterms :            4.81
               Macrocells :            3.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.406ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         18 :      11.72 :       6.67
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_176 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_176
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_176
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_176
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        load => \UART_LOG:BUART:rx_counter_load\ ,
        count_6 => \UART_LOG:BUART:rx_count_6\ ,
        count_5 => \UART_LOG:BUART:rx_count_5\ ,
        count_4 => \UART_LOG:BUART:rx_count_4\ ,
        count_3 => \UART_LOG:BUART:rx_count_3\ ,
        count_2 => \UART_LOG:BUART:rx_count_2\ ,
        count_1 => \UART_LOG:BUART:rx_count_1\ ,
        count_0 => \UART_LOG:BUART:rx_count_0\ ,
        tc => \UART_LOG:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_176 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_176 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_176 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_176
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_176 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
        route_si => \UART_LOG:BUART:rx_postpoll\ ,
        f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SEVEN_reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_148 ,
        control_6 => Net_150 ,
        control_5 => Net_152 ,
        control_4 => Net_154 ,
        control_3 => Net_156 ,
        control_2 => Net_158 ,
        control_1 => Net_160 ,
        control_0 => Net_162 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:ch_addr_5\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:ch_addr_4\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:ch_addr_3\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:ch_addr_2\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:ch_addr_1\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:ch_addr_1\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ * 
              \JOYSTICK_ADC_XY:ch_addr_0\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ * 
              !\JOYSTICK_ADC_XY:ch_addr_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:ch_addr_5\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:ch_addr_4\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:ch_addr_3\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:ch_addr_2\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_4\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ (fanout=66)
        Properties               : 
        {
        }
}

count7cell: Name =\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\
    PORT MAP (
        clock => \JOYSTICK_ADC_XY:clock\ ,
        load => \JOYSTICK_ADC_XY:bSAR_SEQ:load_period\ ,
        enable => \JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\ ,
        count_6 => \JOYSTICK_ADC_XY:bSAR_SEQ:count_6\ ,
        count_5 => \JOYSTICK_ADC_XY:ch_addr_5\ ,
        count_4 => \JOYSTICK_ADC_XY:ch_addr_4\ ,
        count_3 => \JOYSTICK_ADC_XY:ch_addr_3\ ,
        count_2 => \JOYSTICK_ADC_XY:ch_addr_2\ ,
        count_1 => \JOYSTICK_ADC_XY:ch_addr_1\ ,
        count_0 => \JOYSTICK_ADC_XY:ch_addr_0\ ,
        tc => \JOYSTICK_ADC_XY:bSAR_SEQ:cnt_tc\ ,
        clk_en => \JOYSTICK_ADC_XY:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_1\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_5 => \UART_LOG:BUART:rx_status_5\ ,
        status_4 => \UART_LOG:BUART:rx_status_4\ ,
        status_3 => \UART_LOG:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_5\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_2\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_481, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_481 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:control_7\
        );
        Output = \RGB_PWM_green:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1408 * !\JOYSTICK_ADC_XY:bSAR_SEQ:load_period\
        );
        Output = \JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2605 ,
        cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_green:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_green:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\
    PORT MAP (
        clock => \JOYSTICK_ADC_XY:clock\ ,
        control_7 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_7\ ,
        control_6 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_6\ ,
        control_5 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_5\ ,
        control_4 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_4\ ,
        control_3 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_3\ ,
        control_2 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_2\ ,
        control_1 => \JOYSTICK_ADC_XY:bSAR_SEQ:load_period\ ,
        control_0 => \JOYSTICK_ADC_XY:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_429, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = Net_429 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:control_7\
        );
        Output = \RGB_PWM_blue:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_403, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_403 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:control_7\
        );
        Output = \RGB_PWM_red:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2605 ,
        cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_blue:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_blue:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2605 ,
        control_7 => \RGB_PWM_red:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_red:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_red:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_red:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_red:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_red:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_red:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_red:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1409, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\ * 
              !\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\
        );
        Output = Net_1409 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_1409
            + \JOYSTICK_ADC_XY:Net_3935\
        );
        Output = \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\
    PORT MAP (
        clock => \JOYSTICK_ADC_XY:clock\ ,
        status_0 => Net_1409 ,
        clk_en => \JOYSTICK_ADC_XY:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\Buttons_Status:sts:sts_reg\
    PORT MAP (
        status_1 => Net_665 ,
        status_0 => Net_664 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2605 ,
        control_7 => \RGB_PWM_blue:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_blue:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_blue:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_blue:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_blue:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_blue:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_blue:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_blue:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_438, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_438
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * !Net_438
        );
        Output = Net_438 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * \SPIM:BSPIM:count_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              \SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_20 ,
        status_4 => \SPIM:BSPIM:tx_status_4\ ,
        status_3 => \SPIM:BSPIM:load_rx_data\ ,
        status_2 => \SPIM:BSPIM:tx_status_2\ ,
        status_1 => \SPIM:BSPIM:tx_status_1\ ,
        status_0 => \SPIM:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1539, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_1539 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + Net_1539 * \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_1539 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_666, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_664 * !Net_665 * !Net_667 * !Net_668
        );
        Output = Net_666 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2605 ,
        control_7 => \RGB_PWM_green:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_green:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_green:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_green:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_green:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_green:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_green:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_green:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2605 ,
        cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_red:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_red:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \JOYSTICK_ADC_XY:nrq\ ,
        out => \JOYSTICK_ADC_XY:Net_3935\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_171, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_171 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_LOG:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_LOG:BUART:tx_status_2\ ,
        status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
        status_0 => \UART_LOG:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_20 ,
        enable => \SPIM:BSPIM:cnt_enable\ ,
        count_6 => \SPIM:BSPIM:count_6\ ,
        count_5 => \SPIM:BSPIM:count_5\ ,
        count_4 => \SPIM:BSPIM:count_4\ ,
        count_3 => \SPIM:BSPIM:count_3\ ,
        count_2 => \SPIM:BSPIM:count_2\ ,
        count_1 => \SPIM:BSPIM:count_1\ ,
        count_0 => \SPIM:BSPIM:count_0\ ,
        tc => \SPIM:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:tx_status_1\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1540, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = Net_1540 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_3\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => Net_20 ,
        cs_addr_2 => \SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM:BSPIM:state_0\ ,
        route_si => __ONE__ ,
        f1_load => \SPIM:BSPIM:load_rx_data\ ,
        so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_20 ,
        status_6 => \SPIM:BSPIM:rx_status_6\ ,
        status_5 => \SPIM:BSPIM:rx_status_5\ ,
        status_4 => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
        ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\JOYSTICK_ADC_XY:IRQ\
        PORT MAP (
            interrupt => Net_1409 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_Button
        PORT MAP (
            interrupt => Net_666 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\JOYSTICK_ADC_XY:FinalBuf\
        PORT MAP (
            dmareq => \JOYSTICK_ADC_XY:Net_3698\ ,
            termin => zero ,
            termout => \JOYSTICK_ADC_XY:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\JOYSTICK_ADC_XY:TempBuf\
        PORT MAP (
            dmareq => \JOYSTICK_ADC_XY:Net_3830\ ,
            termin => zero ,
            termout => \JOYSTICK_ADC_XY:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Joystrick_Horizontal(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Joystrick_Horizontal(0)__PA ,
        analog_term => Net_1410 ,
        pad => Joystrick_Horizontal(0)_PAD ,
        pin_input => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Joystrick_Vertical(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Joystrick_Vertical(0)__PA ,
        analog_term => Net_1411 ,
        pad => Joystrick_Vertical(0)_PAD ,
        pin_input => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \JOYSTICK_ADC_XY:SAR:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \JOYSTICK_ADC_XY:SAR:Bypass(0)\__PA ,
        analog_term => \JOYSTICK_ADC_XY:SAR:Net_210\ ,
        pad => \JOYSTICK_ADC_XY:SAR:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = BUTTON_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_1(0)__PA ,
        fb => Net_664 ,
        pad => BUTTON_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = BUTTON_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_2(0)__PA ,
        fb => Net_665 ,
        pad => BUTTON_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = BUTTON_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_3(0)__PA ,
        fb => Net_667 ,
        pad => BUTTON_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_red(0)__PA ,
        pad => LED_red(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_green(0)__PA ,
        pad => LED_green(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = SEVEN_DP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_DP(0)__PA ,
        pin_input => Net_162 ,
        pad => SEVEN_DP(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SEVEN_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_G(0)__PA ,
        pin_input => Net_160 ,
        pad => SEVEN_G(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SEVEN_F(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_F(0)__PA ,
        pin_input => Net_158 ,
        pad => SEVEN_F(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SEVEN_E(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_E(0)__PA ,
        pin_input => Net_156 ,
        pad => SEVEN_E(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SEVEN_D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_D(0)__PA ,
        pin_input => Net_154 ,
        pad => SEVEN_D(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SEVEN_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_C(0)__PA ,
        pin_input => Net_152 ,
        pad => SEVEN_C(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SEVEN_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_B(0)__PA ,
        pin_input => Net_150 ,
        pad => SEVEN_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SEVEN_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_A(0)__PA ,
        pin_input => Net_148 ,
        pad => SEVEN_A(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_yellow(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_yellow(0)__PA ,
        pad => LED_yellow(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RGB_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_B(0)__PA ,
        pin_input => Net_429 ,
        pad => RGB_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RGB_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_G(0)__PA ,
        pin_input => Net_481 ,
        pad => RGB_G(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RGB_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_R(0)__PA ,
        pin_input => Net_403 ,
        pad => RGB_R(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = BUTTON_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_4(0)__PA ,
        fb => Net_668 ,
        pad => BUTTON_4(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS(0)__PA ,
        pin_input => Net_438 ,
        pad => CS(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RST(0)__PA ,
        pad => RST(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SEVEN_SELECT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_SELECT(0)__PA ,
        pad => SEVEN_SELECT(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = AAA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => AAA(0)__PA ,
        pad => AAA(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RS(0)__PA ,
        pad => RS(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL(0)__PA ,
        pin_input => Net_1540 ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SI(0)__PA ,
        pin_input => Net_1539 ,
        pad => SI(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DEBUG_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DEBUG_RX(0)__PA ,
        fb => Net_176 ,
        pad => DEBUG_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DEBUG_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DEBUG_TX(0)__PA ,
        pin_input => Net_171 ,
        pad => DEBUG_TX(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_20 ,
            dclk_0 => Net_20_local ,
            dclk_glb_1 => Net_2605 ,
            dclk_1 => Net_2605_local ,
            dclk_glb_2 => \JOYSTICK_ADC_XY:clock\ ,
            dclk_2 => \JOYSTICK_ADC_XY:clock_local\ ,
            dclk_glb_3 => \UART_LOG:Net_9\ ,
            dclk_3 => \UART_LOG:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\JOYSTICK_ADC_XY:SAR:vRef_Vdda_1\
        PORT MAP (
            vout => \JOYSTICK_ADC_XY:SAR:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\JOYSTICK_ADC_XY:SAR:ADC_SAR\
        PORT MAP (
            vplus => \JOYSTICK_ADC_XY:Net_2803\ ,
            vminus => \JOYSTICK_ADC_XY:SAR:Net_126\ ,
            ext_pin => \JOYSTICK_ADC_XY:SAR:Net_210\ ,
            vrefhi_out => \JOYSTICK_ADC_XY:SAR:Net_126\ ,
            vref => \JOYSTICK_ADC_XY:SAR:Net_235\ ,
            clk_udb => \JOYSTICK_ADC_XY:clock_local\ ,
            irq => \JOYSTICK_ADC_XY:SAR:Net_252\ ,
            next => Net_1408 ,
            data_out_udb_11 => \JOYSTICK_ADC_XY:SAR:Net_207_11\ ,
            data_out_udb_10 => \JOYSTICK_ADC_XY:SAR:Net_207_10\ ,
            data_out_udb_9 => \JOYSTICK_ADC_XY:SAR:Net_207_9\ ,
            data_out_udb_8 => \JOYSTICK_ADC_XY:SAR:Net_207_8\ ,
            data_out_udb_7 => \JOYSTICK_ADC_XY:SAR:Net_207_7\ ,
            data_out_udb_6 => \JOYSTICK_ADC_XY:SAR:Net_207_6\ ,
            data_out_udb_5 => \JOYSTICK_ADC_XY:SAR:Net_207_5\ ,
            data_out_udb_4 => \JOYSTICK_ADC_XY:SAR:Net_207_4\ ,
            data_out_udb_3 => \JOYSTICK_ADC_XY:SAR:Net_207_3\ ,
            data_out_udb_2 => \JOYSTICK_ADC_XY:SAR:Net_207_2\ ,
            data_out_udb_1 => \JOYSTICK_ADC_XY:SAR:Net_207_1\ ,
            data_out_udb_0 => \JOYSTICK_ADC_XY:SAR:Net_207_0\ ,
            eof_udb => \JOYSTICK_ADC_XY:Net_3830\ );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\JOYSTICK_ADC_XY:AMuxHw_2\
        PORT MAP (
            muxin_63 => Net_1504 ,
            muxin_62 => Net_1503 ,
            muxin_61 => Net_1502 ,
            muxin_60 => Net_1501 ,
            muxin_59 => Net_1500 ,
            muxin_58 => Net_1499 ,
            muxin_57 => Net_1498 ,
            muxin_56 => Net_1497 ,
            muxin_55 => Net_1496 ,
            muxin_54 => Net_1495 ,
            muxin_53 => Net_1494 ,
            muxin_52 => Net_1493 ,
            muxin_51 => Net_1492 ,
            muxin_50 => Net_1491 ,
            muxin_49 => Net_1490 ,
            muxin_48 => Net_1489 ,
            muxin_47 => Net_1488 ,
            muxin_46 => Net_1486 ,
            muxin_45 => Net_1484 ,
            muxin_44 => Net_1483 ,
            muxin_43 => Net_1481 ,
            muxin_42 => Net_1479 ,
            muxin_41 => Net_1478 ,
            muxin_40 => Net_1476 ,
            muxin_39 => Net_1474 ,
            muxin_38 => Net_1473 ,
            muxin_37 => Net_1471 ,
            muxin_36 => Net_1469 ,
            muxin_35 => Net_1468 ,
            muxin_34 => Net_1466 ,
            muxin_33 => Net_1464 ,
            muxin_32 => Net_1463 ,
            muxin_31 => Net_1461 ,
            muxin_30 => Net_1459 ,
            muxin_29 => Net_1458 ,
            muxin_28 => Net_1456 ,
            muxin_27 => Net_1454 ,
            muxin_26 => Net_1453 ,
            muxin_25 => Net_1451 ,
            muxin_24 => Net_1449 ,
            muxin_23 => Net_1448 ,
            muxin_22 => Net_1446 ,
            muxin_21 => Net_1444 ,
            muxin_20 => Net_1443 ,
            muxin_19 => Net_1441 ,
            muxin_18 => Net_1439 ,
            muxin_17 => Net_1438 ,
            muxin_16 => Net_1436 ,
            muxin_15 => Net_1434 ,
            muxin_14 => Net_1433 ,
            muxin_13 => Net_1431 ,
            muxin_12 => Net_1429 ,
            muxin_11 => Net_1428 ,
            muxin_10 => Net_1426 ,
            muxin_9 => Net_1424 ,
            muxin_8 => Net_1423 ,
            muxin_7 => Net_1421 ,
            muxin_6 => Net_1419 ,
            muxin_5 => Net_1418 ,
            muxin_4 => Net_1416 ,
            muxin_3 => Net_1414 ,
            muxin_2 => Net_1413 ,
            muxin_1 => Net_1411 ,
            muxin_0 => Net_1410 ,
            hw_ctrl_en_63 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\ ,
            hw_ctrl_en_62 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\ ,
            hw_ctrl_en_61 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\ ,
            hw_ctrl_en_60 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\ ,
            hw_ctrl_en_59 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\ ,
            hw_ctrl_en_58 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\ ,
            hw_ctrl_en_57 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\ ,
            hw_ctrl_en_56 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\ ,
            hw_ctrl_en_55 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\ ,
            hw_ctrl_en_54 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\ ,
            hw_ctrl_en_53 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\ ,
            hw_ctrl_en_52 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\ ,
            hw_ctrl_en_51 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\ ,
            hw_ctrl_en_50 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\ ,
            hw_ctrl_en_49 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\ ,
            hw_ctrl_en_48 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\ ,
            hw_ctrl_en_47 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\ ,
            hw_ctrl_en_46 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\ ,
            hw_ctrl_en_45 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\ ,
            hw_ctrl_en_44 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\ ,
            hw_ctrl_en_43 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\ ,
            hw_ctrl_en_42 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\ ,
            hw_ctrl_en_41 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\ ,
            hw_ctrl_en_40 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\ ,
            hw_ctrl_en_39 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\ ,
            hw_ctrl_en_38 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\ ,
            hw_ctrl_en_37 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\ ,
            hw_ctrl_en_36 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\ ,
            hw_ctrl_en_35 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\ ,
            hw_ctrl_en_34 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\ ,
            hw_ctrl_en_33 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\ ,
            hw_ctrl_en_32 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\ ,
            hw_ctrl_en_31 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\ ,
            hw_ctrl_en_30 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\ ,
            hw_ctrl_en_29 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\ ,
            hw_ctrl_en_28 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\ ,
            hw_ctrl_en_27 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\ ,
            hw_ctrl_en_26 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\ ,
            hw_ctrl_en_25 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\ ,
            hw_ctrl_en_24 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\ ,
            hw_ctrl_en_23 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\ ,
            hw_ctrl_en_22 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\ ,
            hw_ctrl_en_21 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\ ,
            hw_ctrl_en_20 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\ ,
            hw_ctrl_en_19 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\ ,
            hw_ctrl_en_18 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\ ,
            hw_ctrl_en_17 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\ ,
            hw_ctrl_en_16 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\ ,
            hw_ctrl_en_15 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\ ,
            hw_ctrl_en_14 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\ ,
            hw_ctrl_en_13 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\ ,
            hw_ctrl_en_12 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\ ,
            hw_ctrl_en_11 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\ ,
            hw_ctrl_en_10 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\ ,
            hw_ctrl_en_9 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\ ,
            hw_ctrl_en_8 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\ ,
            hw_ctrl_en_7 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\ ,
            hw_ctrl_en_6 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\ ,
            hw_ctrl_en_5 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\ ,
            hw_ctrl_en_4 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\ ,
            hw_ctrl_en_3 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\ ,
            hw_ctrl_en_2 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\ ,
            vout => \JOYSTICK_ADC_XY:Net_2803\ );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 64
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                                 | 
Port | Pin | Fixed |      Type |       Drive Mode |                            Name | Connections
-----+-----+-------+-----------+------------------+---------------------------------+-------------------------------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |         Joystrick_Horizontal(0) | In(\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\), Analog(Net_1410)
     |   1 |     * |      NONE |      HI_Z_ANALOG |           Joystrick_Vertical(0) | In(\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\), Analog(Net_1411)
     |   2 |       |      NONE |      HI_Z_ANALOG | \JOYSTICK_ADC_XY:SAR:Bypass(0)\ | Analog(\JOYSTICK_ADC_XY:SAR:Net_210\)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |                     BUTTON_1(0) | FB(Net_664)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |                     BUTTON_2(0) | FB(Net_665)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |                     BUTTON_3(0) | FB(Net_667)
     |   6 |     * |      NONE |         CMOS_OUT |                      LED_red(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |                    LED_green(0) | 
-----+-----+-------+-----------+------------------+---------------------------------+-------------------------------------------------------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |                     SEVEN_DP(0) | In(Net_162)
     |   1 |     * |      NONE |         CMOS_OUT |                      SEVEN_G(0) | In(Net_160)
     |   2 |     * |      NONE |         CMOS_OUT |                      SEVEN_F(0) | In(Net_158)
     |   3 |     * |      NONE |         CMOS_OUT |                      SEVEN_E(0) | In(Net_156)
     |   4 |     * |      NONE |         CMOS_OUT |                      SEVEN_D(0) | In(Net_154)
     |   5 |     * |      NONE |         CMOS_OUT |                      SEVEN_C(0) | In(Net_152)
     |   6 |     * |      NONE |         CMOS_OUT |                      SEVEN_B(0) | In(Net_150)
     |   7 |     * |      NONE |         CMOS_OUT |                      SEVEN_A(0) | In(Net_148)
-----+-----+-------+-----------+------------------+---------------------------------+-------------------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |                   LED_yellow(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |                        RGB_B(0) | In(Net_429)
     |   4 |     * |      NONE |         CMOS_OUT |                        RGB_G(0) | In(Net_481)
     |   5 |     * |      NONE |         CMOS_OUT |                        RGB_R(0) | In(Net_403)
-----+-----+-------+-----------+------------------+---------------------------------+-------------------------------------------------------------------
   3 |   2 |     * |      NONE |     HI_Z_DIGITAL |                     BUTTON_4(0) | FB(Net_668)
     |   3 |     * |      NONE |         CMOS_OUT |                           CS(0) | In(Net_438)
     |   4 |     * |      NONE |         CMOS_OUT |                          RST(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |                 SEVEN_SELECT(0) | 
-----+-----+-------+-----------+------------------+---------------------------------+-------------------------------------------------------------------
  12 |   2 |     * |      NONE |         CMOS_OUT |                          AAA(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |                           RS(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |                          SCL(0) | In(Net_1540)
     |   5 |     * |      NONE |         CMOS_OUT |                           SI(0) | In(Net_1539)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |                     DEBUG_RX(0) | FB(Net_176)
     |   7 |     * |      NONE |         CMOS_OUT |                     DEBUG_TX(0) | In(Net_171)
--------------------------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.421ms
Digital Placement phase: Elapsed time ==> 7s.827ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "RTE_Electronic_Clock_r.vh2" --pcf-path "RTE_Electronic_Clock.pco" --des-name "RTE_Electronic_Clock" --dsf-path "RTE_Electronic_Clock.dsf" --sdc-path "RTE_Electronic_Clock.sdc" --lib-path "RTE_Electronic_Clock_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.592ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.609ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in RTE_Electronic_Clock_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.405ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 19s.075ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 19s.075ms
API generation phase: Elapsed time ==> 11s.152ms
Dependency generation phase: Elapsed time ==> 0s.786ms
Cleanup phase: Elapsed time ==> 0s.031ms
