[Biblioteca 0]
nome = ieee
use1 = ieee.std_logic_1164.all
use2 = ieee.numeric_std.all
use3 = ieee.math_real.log2
use4 = ieee.math_real.ceil

[Biblioteca 5]
nome = work
use6 = work.harv_pkg.all
use7 = work.axi4l_pkg.all
use8 = work.memory_pkg.all
use9 = work.axi4l_slaves_pkg.all

[Entidade]
nome = top

[Generic]
nome0 = PROGRAM_START_ADDR
type0 = std_logic_vector
vector0 = 32
valor0 = x70000000
nome1 = HARV_TMR
type1 = boolean
valor1 = TRUE
nome2 = HARV_ECC
type2 = boolean
valor2 = TRUE
nome3 = ENABLE_ROM
type3 = boolean
valor3 = TRUE
nome4 = ENABLE_DMEM
type4 = boolean
valor4 = TRUE
nome5 = ENABLE_DMEM_ECC
type5 = boolean
valor5 = FALSE
nome6 = DMEM_BASE_ADDR
type6 = std_logic_vector
vector6 = 32
valor6 = x08000000
nome7 = DMEM_HIGH_ADDR
type7 = std_logic_vector
vector7 = 32
valor7 = x08000FFF
nome8 = GPIO_SIZE
type8 = integer
valor8 = 13
nome9 = BRAM_BASE_ADDR
type9 = std_logic_vector
vector9 = 32
valor9 = x70000000
nome10 = BRAM_HIGH_ADDR
type10 = std_logic_vector
vector10 = 32
valor10 = x7007FFFF
nome11 = ENABLE_BRAM_ECC
type11 = boolean
valor11 = TRUE
nome12 = IS_SIMULATION
type12 = boolean
valor12 = FALSE
nome13 = AHX_FILEPATH
type13 = string
valor13 = ""

[Porta 0]
nome = poweron_rstn_i
es = in
type = no vector

[Porta 1]
nome = btn_rstn_i
es = in
type = no vector

[Porta 2]
nome = clk_i
es = in
type = no vector

[Porta 3]
nome = start_i
es = in
type = no vector

[Porta 4]
nome = periph_rstn_o
es = out
type = no vector

[Porta 5]
nome = uart_rx_i
es = in
type = no vector

[Porta 6]
nome = uart_tx_o
es = out
type = no vector

[Porta 7]
nome = uart_cts_i
es = in
type = no vector

[Porta 8]
nome = uart_rts_o
es = out
type = no vector

[Porta 9]
nome = gpio_tri_o
es = out
type = GPIO_SIZE

[Porta 10]
nome = gpio_rd_i
es = in
type = GPIO_SIZE

[Porta 11]
nome = gpio_wr_o
es = out
type = GPIO_SIZE

[Porta 12]
nome = axi4l_master_o
es = out
type = axim

[Porta 13]
nome = axi4l_slave_i
es = in
type = axis

[Arquitetura]
nome = arch

[Sinal 0]
nome = ext_rstn_w
type = no vector

[Sinal 1]
nome = proc_rstn_w
type = no vector

[Sinal 2]
nome = periph_rstn_w
type = no vector

[Sinal 3]
nome = wdt_rstn_w
type = no vector

[Sinal 4]
nome = harv_imem_rden_w
type = no vector

[Sinal 5]
nome = harv_imem_addr_w
type = vector 32

[Sinal 6]
nome = harv_imem_gnt_w
type = no vector

[Sinal 7]
nome = harv_imem_err_w
type = no vector

[Sinal 8]
nome = harv_imem_rdata_w
type = vector 32

[Sinal 9]
nome = harv_hard_dmem_w
type = no vector

[Sinal 10]
nome = harv_dmem_wren_w
type = no vector

[Sinal 11]
nome = harv_dmem_rden_w
type = no vector

[Sinal 12]
nome = harv_dmem_gnt_w
type = no vector

[Sinal 13]
nome = harv_dmem_err_w
type = no vector

[Sinal 14]
nome = harv_dmem_addr_w
type = vector 32

[Sinal 15]
nome = harv_dmem_wdata_w
type = vector 32

[Sinal 16]
nome = harv_dmem_wstrb_w
type = vector 4

[Sinal 17]
nome = harv_dmem_rdata_w
type = vector 32

[Sinal 18]
nome = mem0_wren_w
type = no vector

[Sinal 19]
nome = mem0_rden_w
type = no vector

[Sinal 20]
nome = mem0_gnt_w
type = no vector

[Sinal 21]
nome = mem0_err_w
type = no vector

[Sinal 22]
nome = mem0_prot_w
type = vector 3

[Sinal 23]
nome = mem0_addr_w
type = vector 32

[Sinal 24]
nome = mem0_wdata_w
type = vector 32

[Sinal 25]
nome = mem0_wstrb_w
type = vector 4

[Sinal 26]
nome = mem0_rdata_w
type = vector 32

[Sinal 27]
nome = mem_ev_rdata_valid_w
type = no vector

[Sinal 28]
nome = mem_ev_sb_error_w
type = no vector

[Sinal 29]
nome = mem_ev_db_error_w
type = no vector

[Sinal 30]
nome = mem_ev_error_addr_w
type = vector 32

[Sinal 31]
nome = mem_ev_ecc_addr_w
type = vector 32

[Sinal 32]
nome = mem_ev_enc_data_w
type = vector 39

[Sinal 33]
nome = mem_ev_event_w
type = no vector

[Sinal 34]
nome = clr_ext_event_w
type = no vector

[Sinal 35]
nome = mem1_wren_w
type = no vector

[Sinal 36]
nome = mem1_rden_w
type = no vector

[Sinal 37]
nome = mem1_gnt_w
type = no vector

[Sinal 38]
nome = mem1_err_w
type = no vector

[Sinal 39]
nome = mem1_prot_w
type = vector 3

[Sinal 40]
nome = mem1_addr_w
type = vector 32

[Sinal 41]
nome = mem1_wdata_w
type = vector 32

[Sinal 42]
nome = mem1_wstrb_w
type = vector 4

[Sinal 43]
nome = mem1_rdata_w
type = vector 32

[Sinal 44]
nome = axi4l_timeout_w
type = no vector

[Sinal 45]
nome = axi_master2slaves_w
type = axim

[Sinal 46]
nome = axi_slaves2master_w
type = axis

[Sinal 47]
nome = axi_slave0_master_w
type = axim

[Sinal 48]
nome = axi_slave0_slave_w
type = axis

[Sinal 49]
nome = axi_slave1_master_w
type = axim

[Sinal 50]
nome = axi_slave1_slave_w
type = axis

[Sinal 51]
nome = axi_slave2_master_w
type = axim

[Sinal 52]
nome = axi_slave2_slave_w
type = axis

[Sinal 53]
nome = axi_slave3_master_w
type = axim

[Sinal 54]
nome = axi_slave3_slave_w
type = axis

[Sinal 55]
nome = axi_slave4_master_w
type = axim

[Sinal 56]
nome = axi_slave4_slave_w
type = axis

[Sinal 57]
nome = axi_slave5_master_w
type = axim

[Sinal 58]
nome = axi_slave5_slave_w
type = axis

[Map 59]
nome = reset_controller_u
entity = yes reset_controller
temgeneric = no
clk_i = clk_i
poweron_rstn_i = poweron_rstn_i
btn_rstn_i = btn_rstn_i
wdt_rstn_i = wdt_rstn_w
periph_timeout_i = axi4l_timeout_w
ext_rstn_o = ext_rstn_w
proc_rstn_o = proc_rstn_w
periph_rstn_o = periph_rstn_w
ext_periph_rstn_o = periph_rstn_o

[Map 60]
nome = harv_u
entity = no harv
temgeneric = yes
generic program_start_addr = PROGRAM_START_ADDR
generic tmr_control = HARV_TMR
generic tmr_alu = HARV_TMR
generic ecc_regfile = HARV_ECC
generic ecc_pc = HARV_ECC
acabougen = 
rstn_i = proc_rstn_w
clk_i = clk_i
start_i = start_i
poweron_rstn_i = poweron_rstn_i
wdt_rstn_i = wdt_rstn_w
imem_rden_o = harv_imem_rden_w
imem_gnt_i = harv_imem_gnt_w
imem_err_i = harv_imem_err_w
imem_addr_o = harv_imem_addr_w
imem_rdata_i = harv_imem_rdata_w
dmem_wren_o = harv_dmem_wren_w
dmem_rden_o = harv_dmem_rden_w
dmem_gnt_i = harv_dmem_gnt_w
dmem_err_i = harv_dmem_err_w
dmem_addr_o = harv_dmem_addr_w
dmem_wdata_o = harv_dmem_wdata_w
dmem_wstrb_o = harv_dmem_wstrb_w
dmem_rdata_i = harv_dmem_rdata_w
ext_interrupt_i = x00
clr_ext_event_o = clr_ext_event_w
ext_event_i = mem_ev_event_w
periph_timeout_i = axi4l_timeout_w
check = TRUE

[Map 61]
nome = mem_interconnect_u
entity = yes mem_interconnect
temgeneric = yes
generic mem0_base_addr = DMEM_BASE_ADDR
generic mem0_high_addr = DMEM_HIGH_ADDR
acabougen = 
imem_rden_i = harv_imem_rden_w
imem_addr_i = harv_imem_addr_w
imem_gnt_o = harv_imem_gnt_w
imem_err_o = harv_imem_err_w
imem_rdata_o = harv_imem_rdata_w
dmem_wren_i = harv_dmem_wren_w
dmem_rden_i = harv_dmem_rden_w
dmem_gnt_o = harv_dmem_gnt_w
dmem_err_o = harv_dmem_err_w
dmem_addr_i = harv_dmem_addr_w
dmem_wdata_i = harv_dmem_wdata_w
dmem_wstrb_i = harv_dmem_wstrb_w
dmem_rdata_o = harv_dmem_rdata_w
mem0_wren_o = mem0_wren_w
mem0_rden_o = mem0_rden_w
mem0_gnt_i = mem0_gnt_w
mem0_err_i = mem0_err_w
mem0_prot_o = mem0_prot_w
mem0_addr_o = mem0_addr_w
mem0_wdata_o = mem0_wdata_w
mem0_wstrb_o = mem0_wstrb_w
mem0_rdata_i = mem0_rdata_w
mem1_wren_o = mem1_wren_w
mem1_rden_o = mem1_rden_w
mem1_gnt_i = mem1_gnt_w
mem1_err_i = mem1_err_w
mem1_prot_o = mem1_prot_w
mem1_addr_o = mem1_addr_w
mem1_wdata_o = mem1_wdata_w
mem1_wstrb_o = mem1_wstrb_w
mem1_rdata_i = mem1_rdata_w
check = TRUE

[Map 62]
nome = axi4l_master_u
entity = no axi4l_master
temgeneric = no
wren_i = mem1_wren_w
rden_i = mem1_rden_w
gnt_o = mem1_gnt_w
err_o = mem1_err_w
prot_i = mem1_prot_w
addr_i = mem1_addr_w
wdata_i = mem1_wdata_w
wstrb_i = mem1_wstrb_w
rdata_o = mem1_rdata_w
rstn_i = periph_rstn_w
clk_i = clk_i
slave_i = axi_slaves2master_w
master_o = axi_master2slaves_w
timeout_o = axi4l_timeout_w

[Map 63]
nome = axi4l_interconnect_6_u
entity = yes axi4l_interconnect_6
temgeneric = yes
generic slave0_base_addr = x00000000
generic slave0_high_addr = x00000FFF
generic slave1_base_addr = x80000000
generic slave1_high_addr = x8000001F
generic slave2_base_addr = x80000100
generic slave2_high_addr = x80000103
generic slave3_base_addr = x80000200
generic slave3_high_addr = x80000207
generic slave4_base_addr = x80000300
generic slave4_high_addr = x80000303
generic slave5_base_addr = x80000400
generic slave5_high_addr = x80000403
acabougen = 
rstn_i = periph_rstn_w
clk_i = clk_i
master_i = axi_master2slaves_w
slave_o = axi_slaves2master_w
master0_o = axi_slave0_master_w
slave0_i = axi_slave0_slave_w
master1_o = axi_slave1_master_w
slave1_i = axi_slave1_slave_w
master2_o = axi_slave2_master_w
slave2_i = axi_slave2_slave_w
master3_o = axi_slave3_master_w
slave3_i = axi_slave3_slave_w
master4_o = open
slave4_i = AXI4L_S2M_DECERR
master5_o = open
slave5_i = AXI4L_S2M_DECERR
ext_master_o = axi4l_master_o
ext_slave_i = axi4l_slave_i

[Map 64]
nome = axi4l_rom_slave_u
entity = no axi4l_rom_slave
temgeneric = yes
generic base_addr = x00000000
generic high_addr = x00000FFF
acabougen = 
rstn_i = periph_rstn_w
clk_i = clk_i
master_i = axi_slave0_master_w
slave_o = axi_slave0_slave_w

[Map 65]
nome = axi4l_uart_slave_u
entity = no axi4l_uart_slave
temgeneric = yes
generic base_addr = x80000000
generic high_addr = x8000001F
generic rx_fifo_size = 32
acabougen = 
master_i = axi_slave1_master_w
slave_o = axi_slave1_slave_w
rstn_i = periph_rstn_w
clk_i = clk_i
uart_rx_i = uart_rx_i
uart_tx_o = uart_tx_o
uart_cts_i = uart_cts_i
uart_rts_o = uart_rts_o
check = TRUE

[Map 66]
nome = axi4l_wdt_slave_u
entity = no axi4l_wdt_slave
temgeneric = yes
generic base_addr = x80000100
generic high_addr = x80000103
acabougen = 
master_i = axi_slave2_master_w
slave_o = axi_slave2_slave_w
ext_rstn_i = ext_rstn_w
periph_rstn_i = periph_rstn_w
clk_i = clk_i
wdt_rstn_o = wdt_rstn_w
check = TRUE

[Map 67]
nome = axi4l_gpio_slave_u
entity = no axi4l_gpio_slave
temgeneric = yes
generic base_addr = x80000200
generic high_addr = x80000207
generic gpio_size = GPIO_SIZE
acabougen = 
master_i = axi_slave3_master_w
slave_o = axi_slave3_slave_w
rstn_i = periph_rstn_w
clk_i = clk_i
tri_o = gpio_tri_o
rports_i = gpio_rd_i
wports_o = gpio_wr_o
check = TRUE

[Map 68]
nome = compressor_top_u
entity = yes compressor_top
temgeneric = no
clk_i = clk_i
aresetn = periph_rstn_w
awaddr = axi_slave4_master_w.awaddr
awvalid = axi_slave4_master_w.awvalid
awprot = axi_slave4_master_w.awprot
wdata = axi_slave4_master_w.wdata
wstrb = axi_slave4_master_w.wstrb
wvalid = axi_slave4_master_w.wvalid
bready = axi_slave4_master_w.bready
araddr = axi_slave4_master_w.araddr
arvalid = axi_slave4_master_w.arvalid
arprot = axi_slave4_master_w.arprot
rready = axi_slave4_master_w.rready
awready = axi_slave4_slave_w.awready
wready = axi_slave4_slave_w.wready
bresp = axi_slave4_slave_w.bresp
bvalid = axi_slave4_slave_w.bvalid
arready = axi_slave4_slave_w.arready
rdata = axi_slave4_slave_w.rdata
rresp = axi_slave4_slave_w.rresp
rvalid = axi_slave4_slave_w.rvalid
check = FALSE

[Elif 69]
nome = unaligned_memory_u
entity = yes unaligned_memory
temgeneric = yes
generic base_addr = DMEM_BASE_ADDR
generic high_addr = DMEM_HIGH_ADDR
generic sim_init_ahx = FALSE
generic ahx_filepath = AHX_FILEPATH
acabougen = 
rstn_i = periph_rstn_w
clk_i = clk_i
s_wr_ready_o = open
s_rd_ready_o = open
s_wr_en_i = mem0_wren_w
s_rd_en_i = mem0_rden_w
s_done_o = mem0_gnt_w
s_error_o = mem0_err_w
s_addr_i = mem0_addr_w
s_wdata_i = mem0_wdata_w
s_wstrb_i = mem0_wstrb_w
s_rdata_o = mem0_rdata_w
check = TRUE

[Elif 70]
nome = unaligned_ecc_memory_u
entity = yes unaligned_ecc_memory
temgeneric = yes
generic base_addr = DMEM_BASE_ADDR
generic high_addr = DMEM_HIGH_ADDR
generic sim_init_ahx = FALSE
generic ahx_filepath = AHX_FILEPATH
acabougen = 
rstn_i = periph_rstn_w
clk_i = clk_i
correct_error_i = harv_hard_dmem_w
s_wr_ready_o = open
s_rd_ready_o = open
s_wr_en_i = mem0_wren_w
s_rd_en_i = mem0_rden_w
s_done_o = mem0_gnt_w
s_error_o = mem0_err_w
s_addr_i = mem0_addr_w
s_wdata_i = mem0_wdata_w
s_wstrb_i = mem0_wstrb_w
s_rdata_o = mem0_rdata_w
ev_rdata_valid_o = mem_ev_rdata_valid_w
ev_sb_error_o = mem_ev_sb_error_w
ev_db_error_o = mem_ev_db_error_w
ev_error_addr_o = mem_ev_error_addr_w
ev_ecc_addr_o = mem_ev_ecc_addr_w
ev_enc_data_o = mem_ev_enc_data_w

[Map 71]
nome = axi4l_bram_u
entity = yes axi4l_bram
temgeneric = yes
generic base_addr = BRAM_BASE_ADDR
generic high_addr = BRAM_HIGH_ADDR
generic ecc = ENABLE_BRAM_ECC
generic sim_init_ahx = IS_SIMULATION
generic ahx_filepath = AHX_FILEPATH
acabougen = 
rstn_i = periph_rstn_w
clk_i = clk_i
master_i = bram_master_w
slave_o = bram_slave_w
correct_error_i = harv_hard_dmem_w
ev_rdata_valid_o = bram_ev_rdata_valid_w
ev_sb_error_o = bram_ev_sb_error_w
ev_db_error_o = bram_ev_db_error_w
ev_error_addr_o = bram_ev_error_addr_w
ev_ecc_addr_o = bram_ev_ecc_addr_w
ev_enc_data_o = bram_ev_enc_data_w

[Sinal 72]
nome = bram_master_w
type = axim

[Sinal 73]
nome = bram_slave_w
type = axis

[Sinal 74]
nome = bram_ev_rdata_valid_w
type = no vector

[Sinal 75]
nome = bram_ev_sb_error_w
type = no vector

[Sinal 76]
nome = bram_ev_db_error_w
type = no vector

[Sinal 77]
nome = bram_ev_error_addr_w
type = vector 32

[Sinal 78]
nome = bram_ev_ecc_addr_w
type = vector 32

[Sinal 79]
nome = bram_ev_enc_data_w
type = vector 39

