graph G1
node N1 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L1: "Ramp" {
		layout [ size: 35, 15 ]
	}
	port P1 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P2 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P3 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
}
node N2 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L2: "SequenceToArray" {
		layout [ size: 102, 15 ]
	}
	port P4 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P5 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P6 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
}
node N3 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L3: "PrivateKeyReader" {
		layout [ size: 104, 15 ]
	}
	port P7 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P8 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P9 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
	port P10 {
		layout [ size: 8, 8 ]
		index: -3
		side: WEST
	}
}
node N4 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L4: "PublicKeyReader" {
		layout [ size: 101, 15 ]
	}
	port P11 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P12 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P13 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
	port P14 {
		layout [ size: 8, 8 ]
		index: -3
		side: WEST
	}
}
node N5 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L5: "ArrayToSequence" {
		layout [ size: 103, 15 ]
	}
	port P15 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P16 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N6 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L6: "SignatureSigner" {
		layout [ size: 93, 15 ]
	}
	port P17 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P18 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P19 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
	port P20 {
		layout [ size: 8, 8 ]
		index: 3
		side: EAST
	}
}
node N7 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L7: "SignatureVerifier" {
		layout [ size: 95, 15 ]
	}
	port P21 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P22 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P23 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
	port P24 {
		layout [ size: 8, 8 ]
		index: -3
		side: WEST
	}
}
node N8 {
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FREE
	label L8: "Man in the middle" {
		layout [ size: 104, 15 ]
	}
	port P25 {
		layout [ size: 8, 8 ]
	}
	port P26 {
		layout [ size: 8, 8 ]
	}
	node N9 {
		layout [ size: 66, 46 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L9: "ArrayToSequence" {
			layout [ size: 103, 15 ]
		}
		port P27 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P28 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
	}
	node N10 {
		layout [ size: 66, 46 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L10: "SequenceToArray" {
			layout [ size: 102, 15 ]
		}
		port P29 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P30 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
		port P31 {
			layout [ size: 8, 8 ]
			index: -2
			side: WEST
		}
	}
	node N11 {
		layout [ size: 41, 41 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L11: "AddSubtract" {
			layout [ size: 72, 15 ]
		}
		port P32 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P33 {
			layout [ size: 8, 8 ]
			index: -1
			side: WEST
		}
		port P34 {
			layout [ size: 8, 8 ]
			index: 2
			side: EAST
		}
	}
	node N12 {
		layout [ size: 31, 31 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L12: "BooleanToAnything" {
			layout [ size: 112, 15 ]
		}
		port P35 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P36 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
	}
	node N13 {
		layout [ size: 66, 46 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L13: "Bernoulli" {
			layout [ size: 50, 15 ]
		}
		port P37 {
			layout [ size: 8, 8 ]
			index: 0
			side: EAST
		}
		port P38 {
			layout [ size: 8, 8 ]
			index: -1
			side: WEST
		}
	}
	node N14 {
		layout [ size: 41, 31 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L14: "Display" {
			layout [ size: 43, 15 ]
		}
		port P39 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
	}
	edge E10: P25 -> N9.P27
	edge E11: N9.P28 -> N11.P32
	edge E12: N10.P30 -> P26
	edge E13: N11.P34 -> N10.P29
	edge E14: N12.P36 -> N11.P33
	edge E15: N12.P36 -> N14.P39
	edge E16: N13.P37 -> N12.P35
}
node N15 {
	layout [ size: 41, 31 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L15: "Ramp Output" {
		layout [ size: 77, 15 ]
	}
	port P40 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
edge E1: N1.P1 -> N2.P4
edge E2: N2.P5 -> N6.P17
edge E3: N3.P9 -> N6.P19
edge E4: N4.P13 -> N7.P24
edge E5: N5.P16 -> N15.P40
edge E6: N6.P20 -> N7.P23
edge E7: N6.P18 -> N8.P25
edge E8: N7.P22 -> N5.P15
edge E9: N8.P26 -> N7.P21
