Search.setIndex({"alltitles": {"Assigned Interrupts": [[27, "assigned-interrupts"]], "CTRL": [[0, null]], "CTRL_BUS_ERRORS": [[0, "ctrl-bus-errors"]], "CTRL_RESET": [[0, "ctrl-reset"]], "CTRL_SCRATCH": [[0, "ctrl-scratch"]], "Documentation for LiteX SoC Project": [[26, null]], "FLASH": [[1, null]], "FLASH_BUSY": [[1, "flash-busy"]], "FLASH_CONTROL": [[1, "flash-control"]], "FLASH_RX": [[1, "flash-rx"]], "FLASH_SS_N": [[1, "flash-ss-n"]], "FLASH_TX": [[1, "flash-tx"]], "GATEMATE_DEBUG_3": [[2, null]], "GATEMATE_DEBUG_3_IN": [[2, "gatemate-debug-3-in"]], "GATEMATE_DEBUG_3_OE": [[2, "gatemate-debug-3-oe"]], "GATEMATE_DEBUG_3_OUT": [[2, "gatemate-debug-3-out"]], "GATEMATE_DEBUG_4": [[3, null]], "GATEMATE_DEBUG_4_IN": [[3, "gatemate-debug-4-in"]], "GATEMATE_DEBUG_4_OE": [[3, "gatemate-debug-4-oe"]], "GATEMATE_DEBUG_4_OUT": [[3, "gatemate-debug-4-out"]], "GATEMATE_DEBUG_5": [[4, null]], "GATEMATE_DEBUG_5_IN": [[4, "gatemate-debug-5-in"]], "GATEMATE_DEBUG_5_OE": [[4, "gatemate-debug-5-oe"]], "GATEMATE_DEBUG_5_OUT": [[4, "gatemate-debug-5-out"]], "HYPERRAM": [[5, null]], "HYPERRAM_CONFIG": [[5, "hyperram-config"]], "HYPERRAM_REG_CONTROL": [[5, "hyperram-reg-control"]], "HYPERRAM_REG_RDATA": [[5, "hyperram-reg-rdata"]], "HYPERRAM_REG_STATUS": [[5, "hyperram-reg-status"]], "HYPERRAM_REG_WDATA": [[5, "hyperram-reg-wdata"]], "HYPERRAM_STATUS": [[5, "hyperram-status"]], "I2C0": [[6, null]], "I2C0_R": [[6, "i2c0-r"]], "I2C0_W": [[6, "i2c0-w"]], "I2C1": [[7, null]], "I2C1_R": [[7, "i2c1-r"]], "I2C1_W": [[7, "i2c1-w"]], "ICE40": [[8, null]], "ICE40_BUSY": [[8, "ice40-busy"]], "ICE40_CD": [[9, null]], "ICE40_CD_IN": [[9, "ice40-cd-in"]], "ICE40_CONTROL": [[8, "ice40-control"]], "ICE40_CORE_EN": [[10, null]], "ICE40_CORE_EN_OUT": [[10, "ice40-core-en-out"]], "ICE40_CP": [[11, null]], "ICE40_CP_IN": [[11, "ice40-cp-in"]], "ICE40_CP_OE": [[11, "ice40-cp-oe"]], "ICE40_CP_OUT": [[11, "ice40-cp-out"]], "ICE40_IO_VCORE_0": [[12, null]], "ICE40_IO_VCORE_0_IN": [[12, "ice40-io-vcore-0-in"]], "ICE40_IO_VCORE_0_OE": [[12, "ice40-io-vcore-0-oe"]], "ICE40_IO_VCORE_0_OUT": [[12, "ice40-io-vcore-0-out"]], "ICE40_IO_VCORE_1": [[13, null]], "ICE40_IO_VCORE_1_IN": [[13, "ice40-io-vcore-1-in"]], "ICE40_IO_VCORE_1_OE": [[13, "ice40-io-vcore-1-oe"]], "ICE40_IO_VCORE_1_OUT": [[13, "ice40-io-vcore-1-out"]], "ICE40_IO_VCORE_2": [[14, null]], "ICE40_IO_VCORE_2_IN": [[14, "ice40-io-vcore-2-in"]], "ICE40_IO_VCORE_2_OE": [[14, "ice40-io-vcore-2-oe"]], "ICE40_IO_VCORE_2_OUT": [[14, "ice40-io-vcore-2-out"]], "ICE40_IO_VCORE_4": [[15, null]], "ICE40_IO_VCORE_4_IN": [[15, "ice40-io-vcore-4-in"]], "ICE40_IO_VCORE_4_OE": [[15, "ice40-io-vcore-4-oe"]], "ICE40_IO_VCORE_4_OUT": [[15, "ice40-io-vcore-4-out"]], "ICE40_IO_VIO_0": [[16, null]], "ICE40_IO_VIO_0_IN": [[16, "ice40-io-vio-0-in"]], "ICE40_IO_VIO_0_OE": [[16, "ice40-io-vio-0-oe"]], "ICE40_IO_VIO_0_OUT": [[16, "ice40-io-vio-0-out"]], "ICE40_IO_VIO_1": [[17, null]], "ICE40_IO_VIO_1_IN": [[17, "ice40-io-vio-1-in"]], "ICE40_IO_VIO_1_OE": [[17, "ice40-io-vio-1-oe"]], "ICE40_IO_VIO_1_OUT": [[17, "ice40-io-vio-1-out"]], "ICE40_IO_VIO_2": [[18, null]], "ICE40_IO_VIO_2_IN": [[18, "ice40-io-vio-2-in"]], "ICE40_IO_VIO_2_OE": [[18, "ice40-io-vio-2-oe"]], "ICE40_IO_VIO_2_OUT": [[18, "ice40-io-vio-2-out"]], "ICE40_IO_VIO_3": [[19, null]], "ICE40_IO_VIO_3_IN": [[19, "ice40-io-vio-3-in"]], "ICE40_IO_VIO_3_OE": [[19, "ice40-io-vio-3-oe"]], "ICE40_IO_VIO_3_OUT": [[19, "ice40-io-vio-3-out"]], "ICE40_IO_VIO_4": [[20, null]], "ICE40_IO_VIO_4_IN": [[20, "ice40-io-vio-4-in"]], "ICE40_IO_VIO_4_OE": [[20, "ice40-io-vio-4-oe"]], "ICE40_IO_VIO_4_OUT": [[20, "ice40-io-vio-4-out"]], "ICE40_IO_VIO_5": [[21, null]], "ICE40_IO_VIO_5_IN": [[21, "ice40-io-vio-5-in"]], "ICE40_IO_VIO_5_OE": [[21, "ice40-io-vio-5-oe"]], "ICE40_IO_VIO_5_OUT": [[21, "ice40-io-vio-5-out"]], "ICE40_OSC_EN": [[22, null]], "ICE40_OSC_EN_OUT": [[22, "ice40-osc-en-out"]], "ICE40_POWER_FAULD": [[23, null]], "ICE40_POWER_FAULD_IN": [[23, "ice40-power-fauld-in"]], "ICE40_RX": [[8, "ice40-rx"]], "ICE40_SS_N": [[8, "ice40-ss-n"]], "ICE40_TX": [[8, "ice40-tx"]], "ICE40_VIO_EN": [[24, null]], "ICE40_VIO_EN_OUT": [[24, "ice40-vio-en-out"]], "IDENTIFIER_MEM": [[25, null], [25, "id1"]], "Indices and tables": [[26, "indices-and-tables"]], "Interrupt Controller": [[27, null]], "LEDS": [[28, null]], "LEDS_OUT": [[28, "leds-out"]], "Modules": [[26, "modules"]], "Register Groups": [[26, "register-groups"]], "Register Listing for CTRL": [[0, "register-listing-for-ctrl"]], "Register Listing for FLASH": [[1, "register-listing-for-flash"]], "Register Listing for GATEMATE_DEBUG_3": [[2, "register-listing-for-gatemate-debug-3"]], "Register Listing for GATEMATE_DEBUG_4": [[3, "register-listing-for-gatemate-debug-4"]], "Register Listing for GATEMATE_DEBUG_5": [[4, "register-listing-for-gatemate-debug-5"]], "Register Listing for HYPERRAM": [[5, "register-listing-for-hyperram"]], "Register Listing for I2C0": [[6, "register-listing-for-i2c0"]], "Register Listing for I2C1": [[7, "register-listing-for-i2c1"]], "Register Listing for ICE40": [[8, "register-listing-for-ice40"]], "Register Listing for ICE40_CD": [[9, "register-listing-for-ice40-cd"]], "Register Listing for ICE40_CORE_EN": [[10, "register-listing-for-ice40-core-en"]], "Register Listing for ICE40_CP": [[11, "register-listing-for-ice40-cp"]], "Register Listing for ICE40_IO_VCORE_0": [[12, "register-listing-for-ice40-io-vcore-0"]], "Register Listing for ICE40_IO_VCORE_1": [[13, "register-listing-for-ice40-io-vcore-1"]], "Register Listing for ICE40_IO_VCORE_2": [[14, "register-listing-for-ice40-io-vcore-2"]], "Register Listing for ICE40_IO_VCORE_4": [[15, "register-listing-for-ice40-io-vcore-4"]], "Register Listing for ICE40_IO_VIO_0": [[16, "register-listing-for-ice40-io-vio-0"]], "Register Listing for ICE40_IO_VIO_1": [[17, "register-listing-for-ice40-io-vio-1"]], "Register Listing for ICE40_IO_VIO_2": [[18, "register-listing-for-ice40-io-vio-2"]], "Register Listing for ICE40_IO_VIO_3": [[19, "register-listing-for-ice40-io-vio-3"]], "Register Listing for ICE40_IO_VIO_4": [[20, "register-listing-for-ice40-io-vio-4"]], "Register Listing for ICE40_IO_VIO_5": [[21, "register-listing-for-ice40-io-vio-5"]], "Register Listing for ICE40_OSC_EN": [[22, "register-listing-for-ice40-osc-en"]], "Register Listing for ICE40_POWER_FAULD": [[23, "register-listing-for-ice40-power-fauld"]], "Register Listing for ICE40_VIO_EN": [[24, "register-listing-for-ice40-vio-en"]], "Register Listing for IDENTIFIER_MEM": [[25, "register-listing-for-identifier-mem"]], "Register Listing for LEDS": [[28, "register-listing-for-leds"]], "Register Listing for TIMER0": [[29, "register-listing-for-timer0"]], "Register Listing for TIMER1": [[30, "register-listing-for-timer1"]], "Register Listing for UART": [[31, "register-listing-for-uart"]], "Register Listing for UART_ICE40": [[32, "register-listing-for-uart-ice40"]], "Register Listing for UART_LOGGING": [[33, "register-listing-for-uart-logging"]], "TIMER0": [[29, null]], "TIMER0_EN": [[29, "timer0-en"]], "TIMER0_EV_ENABLE": [[29, "timer0-ev-enable"]], "TIMER0_EV_PENDING": [[29, "timer0-ev-pending"]], "TIMER0_EV_STATUS": [[29, "timer0-ev-status"]], "TIMER0_LOAD": [[29, "timer0-load"]], "TIMER0_RELOAD": [[29, "timer0-reload"]], "TIMER0_UPDATE_VALUE": [[29, "timer0-update-value"]], "TIMER0_VALUE": [[29, "timer0-value"]], "TIMER1": [[30, null]], "TIMER1_EN": [[30, "timer1-en"]], "TIMER1_EV_ENABLE": [[30, "timer1-ev-enable"]], "TIMER1_EV_PENDING": [[30, "timer1-ev-pending"]], "TIMER1_EV_STATUS": [[30, "timer1-ev-status"]], "TIMER1_LOAD": [[30, "timer1-load"]], "TIMER1_RELOAD": [[30, "timer1-reload"]], "TIMER1_UPDATE_VALUE": [[30, "timer1-update-value"]], "TIMER1_VALUE": [[30, "timer1-value"]], "Timer": [[29, "timer"], [30, "timer"]], "UART": [[31, null]], "UART_EV_ENABLE": [[31, "uart-ev-enable"]], "UART_EV_PENDING": [[31, "uart-ev-pending"]], "UART_EV_STATUS": [[31, "uart-ev-status"]], "UART_ICE40": [[32, null]], "UART_ICE40_CONTROL": [[32, "uart-ice40-control"]], "UART_ICE40_EV_ENABLE": [[32, "uart-ice40-ev-enable"]], "UART_ICE40_EV_PENDING": [[32, "uart-ice40-ev-pending"]], "UART_ICE40_EV_STATUS": [[32, "uart-ice40-ev-status"]], "UART_ICE40_RX_DATA": [[32, "uart-ice40-rx-data"]], "UART_ICE40_STATUS": [[32, "uart-ice40-status"]], "UART_ICE40_TX_DATA": [[32, "uart-ice40-tx-data"]], "UART_LOGGING": [[33, null]], "UART_LOGGING_CONTROL": [[33, "uart-logging-control"]], "UART_LOGGING_EV_ENABLE": [[33, "uart-logging-ev-enable"]], "UART_LOGGING_EV_PENDING": [[33, "uart-logging-ev-pending"]], "UART_LOGGING_EV_STATUS": [[33, "uart-logging-ev-status"]], "UART_LOGGING_RX_DATA": [[33, "uart-logging-rx-data"]], "UART_LOGGING_STATUS": [[33, "uart-logging-status"]], "UART_LOGGING_TX_DATA": [[33, "uart-logging-tx-data"]], "UART_RXEMPTY": [[31, "uart-rxempty"]], "UART_RXFULL": [[31, "uart-rxfull"]], "UART_RXTX": [[31, "uart-rxtx"]], "UART_TXEMPTY": [[31, "uart-txempty"]], "UART_TXFULL": [[31, "uart-txfull"]]}, "docnames": ["ctrl", "flash", "gatemate_debug_3", "gatemate_debug_4", "gatemate_debug_5", "hyperram", "i2c0", "i2c1", "ice40", "ice40_cd", "ice40_core_en", "ice40_cp", "ice40_io_vcore_0", "ice40_io_vcore_1", "ice40_io_vcore_2", "ice40_io_vcore_4", "ice40_io_vio_0", "ice40_io_vio_1", "ice40_io_vio_2", "ice40_io_vio_3", "ice40_io_vio_4", "ice40_io_vio_5", "ice40_osc_en", "ice40_power_fauld", "ice40_vio_en", "identifier_mem", "index", "interrupts", "leds", "timer0", "timer1", "uart", "uart_ice40", "uart_logging"], "envversion": {"sphinx": 64, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2}, "filenames": ["ctrl.rst", "flash.rst", "gatemate_debug_3.rst", "gatemate_debug_4.rst", "gatemate_debug_5.rst", "hyperram.rst", "i2c0.rst", "i2c1.rst", "ice40.rst", "ice40_cd.rst", "ice40_core_en.rst", "ice40_cp.rst", "ice40_io_vcore_0.rst", "ice40_io_vcore_1.rst", "ice40_io_vcore_2.rst", "ice40_io_vcore_4.rst", "ice40_io_vio_0.rst", "ice40_io_vio_1.rst", "ice40_io_vio_2.rst", "ice40_io_vio_3.rst", "ice40_io_vio_4.rst", "ice40_io_vio_5.rst", "ice40_osc_en.rst", "ice40_power_fauld.rst", "ice40_vio_en.rst", "identifier_mem.rst", "index.rst", "interrupts.rst", "leds.rst", "timer0.rst", "timer1.rst", "uart.rst", "uart_ice40.rst", "uart_logging.rst"], "indexentries": {}, "objects": {}, "objnames": {}, "objtypes": {}, "terms": {"": [0, 2, 3, 4, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 28, 29, 30], "0": [0, 1, 5, 6, 7, 8, 27, 29, 30, 31, 32, 33], "0b0": 5, "0b00": 5, "0b01": 5, "0b1": 5, "0b10": 5, "0b11": 5, "0x0": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 28, 29, 30, 31, 32, 33], "0x10": [1, 5, 8, 29, 30, 31, 32, 33], "0x1234578": 0, "0x14": [5, 29, 30, 31, 32, 33], "0x18": [29, 30, 31, 32, 33], "0x1c": [29, 30, 31], "0x4": [0, 1, 2, 3, 4, 5, 6, 7, 8, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 29, 30, 31, 32, 33], "0x8": [0, 1, 2, 3, 4, 5, 8, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 29, 30, 31, 32, 33], "0xc": [1, 5, 8, 29, 30, 31, 32, 33], "0xf0000000": 0, "0xf0000004": 0, "0xf0000008": 0, "0xf0000800": 1, "0xf0000804": 1, "0xf0000808": 1, "0xf000080c": 1, "0xf0000810": 1, "0xf0001000": 2, "0xf0001004": 2, "0xf0001008": 2, "0xf0001800": 3, "0xf0001804": 3, "0xf0001808": 3, "0xf0002000": 4, "0xf0002004": 4, "0xf0002008": 4, "0xf0002800": 5, "0xf0002804": 5, "0xf0002808": 5, "0xf000280c": 5, "0xf0002810": 5, "0xf0002814": 5, "0xf0003000": 6, "0xf0003004": 6, "0xf0003800": 7, "0xf0003804": 7, "0xf0004000": 8, "0xf0004004": 8, "0xf0004008": 8, "0xf000400c": 8, "0xf0004010": 8, "0xf0004800": 9, "0xf0005000": 10, "0xf0005800": 11, "0xf0005804": 11, "0xf0005808": 11, "0xf0006000": 12, "0xf0006004": 12, "0xf0006008": 12, "0xf0006800": 13, "0xf0006804": 13, "0xf0006808": 13, "0xf0007000": 14, "0xf0007004": 14, "0xf0007008": 14, "0xf0007800": 15, "0xf0007804": 15, "0xf0007808": 15, "0xf0008000": 16, "0xf0008004": 16, "0xf0008008": 16, "0xf0008800": 17, "0xf0008804": 17, "0xf0008808": 17, "0xf0009000": 18, "0xf0009004": 18, "0xf0009008": 18, "0xf0009800": 19, "0xf0009804": 19, "0xf0009808": 19, "0xf000a000": 20, "0xf000a004": 20, "0xf000a008": 20, "0xf000a800": 21, "0xf000a804": 21, "0xf000a808": 21, "0xf000b000": 22, "0xf000b800": 23, "0xf000c000": 24, "0xf000c800": 25, "0xf000d000": 28, "0xf000d800": 29, "0xf000d804": 29, "0xf000d808": 29, "0xf000d80c": 29, "0xf000d810": 29, "0xf000d814": 29, "0xf000d818": 29, "0xf000d81c": 29, "0xf000e000": 30, "0xf000e004": 30, "0xf000e008": 30, "0xf000e00c": 30, "0xf000e010": 30, "0xf000e014": 30, "0xf000e018": 30, "0xf000e01c": 30, "0xf000e800": 31, "0xf000e804": 31, "0xf000e808": 31, "0xf000e80c": 31, "0xf000e810": 31, "0xf000e814": 31, "0xf000e818": 31, "0xf000e81c": 31, "0xf000f000": 32, "0xf000f004": 32, "0xf000f008": 32, "0xf000f00c": 32, "0xf000f010": 32, "0xf000f014": 32, "0xf000f018": 32, "0xf000f800": 33, "0xf000f804": 33, "0xf000f808": 33, "0xf000f80c": 33, "0xf000f810": 33, "0xf000f814": 33, "0xf000f818": 33, "1": [0, 1, 5, 6, 7, 8, 27, 29, 30, 31, 32, 33], "15": 5, "2": [1, 5, 6, 7, 8, 27, 32, 33], "3": [27, 32, 33], "4": 5, "46": 25, "8": [5, 25], "9": 5, "A": [29, 30], "For": [29, 30], "In": [29, 30], "One": [29, 30], "The": [0, 27, 29, 30], "To": [29, 30, 31, 32, 33], "accept": [32, 33], "access": [0, 5], "addr": 5, "address": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 28, 29, 30, 31, 32, 33], "advertis": [29, 30], "allow": [29, 30], "also": [29, 30], "an": [27, 29, 30], "ar": [0, 6, 7, 27, 32, 33], "assert": [32, 33], "automat": [29, 30], "automaticali": [32, 33], "base": 27, "been": [1, 8], "bit": [25, 29, 30, 31, 32, 33], "both": [6, 7, 29, 30], "bu": 0, "busi": [1, 8], "call": 27, "can": [0, 29, 30], "central": 27, "clear": [29, 30, 31, 32, 33], "clk": 5, "clk_ratio": 5, "clock": [1, 8, 29, 30, 32, 33], "commun": [1, 8], "configur": 5, "contain": [6, 7, 29, 30, 31, 32, 33], "control": [1, 2, 3, 4, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 24, 26, 28, 32, 33], "core": [29, 30], "correctli": 0, "correspond": [29, 30, 31, 32, 33], "countdown": [29, 30], "cpha": [1, 8], "cpol": [1, 8], "cpu": [0, 27, 29, 30], "cpu_rst": 0, "csr": 0, "ctrl": 26, "current": [6, 7, 29, 30, 31, 32, 33], "cycl": [29, 30, 32, 33], "data": [1, 5, 8, 32, 33], "descript": [0, 1, 5, 6, 7, 8, 29, 30, 31, 32, 33], "devic": 27, "din_rdi": [32, 33], "din_vld": [32, 33], "directli": [1, 8], "disabl": [29, 30, 31, 32, 33], "disconnect": [6, 7], "do": [29, 30], "done": 5, "dout": [32, 33], "dout_vld": [32, 33], "drive": [6, 7], "driver": [6, 7], "durat": [29, 30], "edg": [29, 30, 31, 32, 33], "effect": [29, 30, 31, 32, 33], "elaps": [29, 30], "empti": 31, "en": [29, 30], "enabl": [1, 6, 7, 8, 29, 30, 31, 32, 33], "endian": 0, "error": 0, "event": [27, 29, 30, 31, 32, 33], "eventmanag": 27, "expect": [29, 30], "fall": [29, 30, 31, 32, 33], "fe": [32, 33], "field": [0, 1, 5, 6, 7, 8, 29, 30, 31, 32, 33], "fifo": 31, "fix": 5, "flag": [29, 30], "flash": 26, "follow": 27, "frame_error": [32, 33], "full": [0, 31], "gatemate_debug_3": 26, "gatemate_debug_4": 26, "gatemate_debug_5": 26, "gener": [27, 29, 30], "gpio": [2, 3, 4, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 28], "ha": [1, 8, 27, 29, 30], "have": [29, 30, 31, 32, 33], "hold": 0, "hyperram": 26, "i": [29, 30, 31, 32, 33], "i2c0": 26, "i2c1": 26, "ice40": 26, "ice40_cd": 26, "ice40_core_en": 26, "ice40_cp": 26, "ice40_io_vcore_0": 26, "ice40_io_vcore_1": 26, "ice40_io_vcore_2": 26, "ice40_io_vcore_4": 26, "ice40_io_vio_0": 26, "ice40_io_vio_1": 26, "ice40_io_vio_2": 26, "ice40_io_vio_3": 26, "ice40_io_vio_4": 26, "ice40_io_vio_5": 26, "ice40_osc_en": 26, "ice40_power_fauld": 26, "ice40_vio_en": 26, "identif": 5, "identifier_mem": 26, "implement": [29, 30], "index": 26, "individu": [27, 29, 30, 31, 32, 33], "initi": [0, 1, 8], "input": [2, 3, 4, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 23, 32, 33], "interrupt": 26, "invalid": [32, 33], "irq": [29, 30], "issu": 5, "itself": [29, 30], "know": [29, 30], "latch": [29, 30], "latenc": 5, "latency_mod": 5, "led": 26, "level": [29, 30, 31, 32, 33], "load": [29, 30], "look": 27, "master": [1, 8], "memori": 25, "mode": [1, 8, 29, 30], "modul": 27, "name": [0, 1, 5, 6, 7, 8, 29, 30, 31, 32, 33], "need": [29, 30], "number": [0, 27], "occur": [27, 29, 30, 31, 32, 33], "oe": [6, 7], "one": [32, 33], "onli": [5, 32, 33], "ouptut": [2, 3, 4, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21], "output": [6, 7, 10, 22, 24, 28, 32, 33], "over": [32, 33], "pad": [6, 7], "page": 26, "pariti": [32, 33], "parity_error": [32, 33], "pe": [32, 33], "period": [29, 30], "phase": [1, 8], "polar": [1, 8], "poll": [29, 30], "provid": [29, 30], "puls": 0, "raw": [29, 30, 31, 32, 33], "re": [29, 30], "reach": [29, 30], "read": [0, 5], "readi": [32, 33], "receiv": [1, 8, 32, 33], "relev": 27, "reload": [29, 30], "reset": 0, "return": [29, 30], "rst": 5, "rx": [1, 8, 31, 32, 33], "scl": [6, 7], "scratch": 0, "sda": [6, 7], "search": 26, "select": [1, 8], "sent": [1, 8], "set": [29, 30, 31, 32, 33], "shot": [29, 30], "should": 27, "signal": [1, 8], "sinc": 0, "slave": [1, 8], "soc": 0, "soc_rst": 0, "softwar": [0, 29, 30], "space": 0, "specif": 27, "specifi": [29, 30], "spi": [1, 8], "start": [0, 29, 30], "state": [6, 7], "statu": [2, 3, 4, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 23, 32, 33], "stop": [29, 30, 32, 33], "sy": 5, "system": 27, "tabl": 27, "thi": [0, 27, 29, 30, 31, 32, 33], "timeout": 0, "timer0": [26, 27], "timer1": 26, "total": 0, "transmit": [32, 33], "transmitt": [32, 33], "trigger": [29, 30, 31, 32, 33], "tristat": [2, 3, 4, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21], "tx": [1, 8, 31], "tx_data": [32, 33], "uart": [26, 27, 32, 33], "uart_ice40": [26, 27], "uart_log": [26, 27], "up": 27, "updat": [29, 30], "update_valu": [29, 30], "us": [0, 29, 30], "user": [29, 30], "valid": [32, 33], "valu": [0, 5, 29, 30], "variabl": 5, "variou": [29, 30], "verifi": 0, "via": [1, 8, 32, 33], "wa": [32, 33], "when": [27, 29, 30, 31, 32, 33], "which": 27, "wire": 27, "wishbon": 0, "work": 0, "write": [0, 5, 29, 30, 31, 32, 33], "written": [29, 30], "x": 25, "x1": 5, "you": 27, "zero": [29, 30]}, "titles": ["CTRL", "FLASH", "GATEMATE_DEBUG_3", "GATEMATE_DEBUG_4", "GATEMATE_DEBUG_5", "HYPERRAM", "I2C0", "I2C1", "ICE40", "ICE40_CD", "ICE40_CORE_EN", "ICE40_CP", "ICE40_IO_VCORE_0", "ICE40_IO_VCORE_1", "ICE40_IO_VCORE_2", "ICE40_IO_VCORE_4", "ICE40_IO_VIO_0", "ICE40_IO_VIO_1", "ICE40_IO_VIO_2", "ICE40_IO_VIO_3", "ICE40_IO_VIO_4", "ICE40_IO_VIO_5", "ICE40_OSC_EN", "ICE40_POWER_FAULD", "ICE40_VIO_EN", "IDENTIFIER_MEM", "Documentation for LiteX SoC Project", "Interrupt Controller", "LEDS", "TIMER0", "TIMER1", "UART", "UART_ICE40", "UART_LOGGING"], "titleterms": {"assign": 27, "control": 27, "ctrl": 0, "ctrl_bus_error": 0, "ctrl_reset": 0, "ctrl_scratch": 0, "document": 26, "flash": 1, "flash_busi": 1, "flash_control": 1, "flash_rx": 1, "flash_ss_n": 1, "flash_tx": 1, "gatemate_debug_3": 2, "gatemate_debug_3_in": 2, "gatemate_debug_3_o": 2, "gatemate_debug_3_out": 2, "gatemate_debug_4": 3, "gatemate_debug_4_in": 3, "gatemate_debug_4_o": 3, "gatemate_debug_4_out": 3, "gatemate_debug_5": 4, "gatemate_debug_5_in": 4, "gatemate_debug_5_o": 4, "gatemate_debug_5_out": 4, "group": 26, "hyperram": 5, "hyperram_config": 5, "hyperram_reg_control": 5, "hyperram_reg_rdata": 5, "hyperram_reg_statu": 5, "hyperram_reg_wdata": 5, "hyperram_statu": 5, "i2c0": 6, "i2c0_r": 6, "i2c0_w": 6, "i2c1": 7, "i2c1_r": 7, "i2c1_w": 7, "ice40": 8, "ice40_busi": 8, "ice40_cd": 9, "ice40_cd_in": 9, "ice40_control": 8, "ice40_core_en": 10, "ice40_core_en_out": 10, "ice40_cp": 11, "ice40_cp_in": 11, "ice40_cp_o": 11, "ice40_cp_out": 11, "ice40_io_vcore_0": 12, "ice40_io_vcore_0_in": 12, "ice40_io_vcore_0_o": 12, "ice40_io_vcore_0_out": 12, "ice40_io_vcore_1": 13, "ice40_io_vcore_1_in": 13, "ice40_io_vcore_1_o": 13, "ice40_io_vcore_1_out": 13, "ice40_io_vcore_2": 14, "ice40_io_vcore_2_in": 14, "ice40_io_vcore_2_o": 14, "ice40_io_vcore_2_out": 14, "ice40_io_vcore_4": 15, "ice40_io_vcore_4_in": 15, "ice40_io_vcore_4_o": 15, "ice40_io_vcore_4_out": 15, "ice40_io_vio_0": 16, "ice40_io_vio_0_in": 16, "ice40_io_vio_0_o": 16, "ice40_io_vio_0_out": 16, "ice40_io_vio_1": 17, "ice40_io_vio_1_in": 17, "ice40_io_vio_1_o": 17, "ice40_io_vio_1_out": 17, "ice40_io_vio_2": 18, "ice40_io_vio_2_in": 18, "ice40_io_vio_2_o": 18, "ice40_io_vio_2_out": 18, "ice40_io_vio_3": 19, "ice40_io_vio_3_in": 19, "ice40_io_vio_3_o": 19, "ice40_io_vio_3_out": 19, "ice40_io_vio_4": 20, "ice40_io_vio_4_in": 20, "ice40_io_vio_4_o": 20, "ice40_io_vio_4_out": 20, "ice40_io_vio_5": 21, "ice40_io_vio_5_in": 21, "ice40_io_vio_5_o": 21, "ice40_io_vio_5_out": 21, "ice40_osc_en": 22, "ice40_osc_en_out": 22, "ice40_power_fauld": 23, "ice40_power_fauld_in": 23, "ice40_rx": 8, "ice40_ss_n": 8, "ice40_tx": 8, "ice40_vio_en": 24, "ice40_vio_en_out": 24, "identifier_mem": 25, "indic": 26, "interrupt": 27, "led": 28, "leds_out": 28, "list": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 28, 29, 30, 31, 32, 33], "litex": 26, "modul": 26, "project": 26, "regist": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 32, 33], "soc": 26, "tabl": 26, "timer": [29, 30], "timer0": 29, "timer0_en": 29, "timer0_ev_en": 29, "timer0_ev_pend": 29, "timer0_ev_statu": 29, "timer0_load": 29, "timer0_reload": 29, "timer0_update_valu": 29, "timer0_valu": 29, "timer1": 30, "timer1_en": 30, "timer1_ev_en": 30, "timer1_ev_pend": 30, "timer1_ev_statu": 30, "timer1_load": 30, "timer1_reload": 30, "timer1_update_valu": 30, "timer1_valu": 30, "uart": 31, "uart_ev_en": 31, "uart_ev_pend": 31, "uart_ev_statu": 31, "uart_ice40": 32, "uart_ice40_control": 32, "uart_ice40_ev_en": 32, "uart_ice40_ev_pend": 32, "uart_ice40_ev_statu": 32, "uart_ice40_rx_data": 32, "uart_ice40_statu": 32, "uart_ice40_tx_data": 32, "uart_log": 33, "uart_logging_control": 33, "uart_logging_ev_en": 33, "uart_logging_ev_pend": 33, "uart_logging_ev_statu": 33, "uart_logging_rx_data": 33, "uart_logging_statu": 33, "uart_logging_tx_data": 33, "uart_rxempti": 31, "uart_rxful": 31, "uart_rxtx": 31, "uart_txempti": 31, "uart_txful": 31}})