@line:64    Cycle @2.00: [Fetcher_Impl]	IF: Final Current PC=0x0
@line:78    Cycle @2.00: [Fetcher_Impl]	IF: SRAM Addr=0x0
@line:116   Cycle @2.00: [Fetcher_Impl]	BTB: MISS at PC=0x0, Index=0
@line:145   Cycle @2.00: [Fetcher_Impl]	IF: Next PC=0x4  Next Last PC=0
@line:39    Cycle @3.00: [Decoder]	ID: Fetched Instruction=0x376537 at PC=0x0
@line:6083  Cycle @3.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x4 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x0 rs2_used=0x0
@line:6086  Cycle @3.00: [Decoder]	Forwarding data: imm=0x376000 pc=0x0 rs1_data=0x0 rs2_data=0x0
@line:159   Cycle @3.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=3 rs1_used=0 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @3.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @3.00: [Fetcher_Impl]	IF: Final Current PC=0x4
@line:78    Cycle @3.00: [Fetcher_Impl]	IF: SRAM Addr=0x1
@line:116   Cycle @3.00: [Fetcher_Impl]	BTB: MISS at PC=0x4, Index=1
@line:145   Cycle @3.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=4
@line:360   Cycle @3.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @4.00: [Decoder]	ID: Fetched Instruction=0xf0050513 at PC=0x4
@line:6083  Cycle @4.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @4.00: [Decoder]	Forwarding data: imm=0xffffff00 pc=0x4 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @4.00: [Executor]	Input: pc=0x0 rs1_data=0x0 rs2_data=0x0 Imm=0x376000
@line:119   Cycle @4.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @4.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @4.00: [Executor]	EX: RS2 source: No Bypass
@line:392   Cycle @4.00: [Executor]	EX: ALU Op1 source: ZERO (0x0)
@line:443   Cycle @4.00: [Executor]	EX: ALU Op2 source: IMM (0x376000)
@line:4154  Cycle @4.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @4.00: [Executor]	EX: Bypass Update: 0x376000
@line:4500  Cycle @4.00: [Executor]	EX: ALU Result: 0x376000
@line:4568  Cycle @4.00: [Executor]	EX: Branch Immediate: 0x376000
@line:4572  Cycle @4.00: [Executor]	EX: Branch Target Base: 0x0
@line:4741  Cycle @4.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:159   Cycle @4.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @4.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @4.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @4.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @4.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @4.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @4.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @5.00: [Decoder]	ID: Fetched Instruction=0x100793 at PC=0x8
@line:6083  Cycle @5.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @5.00: [Decoder]	Forwarding data: imm=0x1 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @5.00: [Executor]	Input: pc=0x4 rs1_data=0x0 rs2_data=0x0 Imm=0xffffff00
@line:119   Cycle @5.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:243   Cycle @5.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x376000)
@line:285   Cycle @5.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @5.00: [Executor]	EX: ALU Op1 source: RS1 (0x376000)
@line:443   Cycle @5.00: [Executor]	EX: ALU Op2 source: IMM (0xffffff00)
@line:4154  Cycle @5.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @5.00: [Executor]	EX: Bypass Update: 0x375f00
@line:4500  Cycle @5.00: [Executor]	EX: ALU Result: 0x375f00
@line:4568  Cycle @5.00: [Executor]	EX: Branch Immediate: 0xffffff00
@line:4572  Cycle @5.00: [Executor]	EX: Branch Target Base: 0x4
@line:4741  Cycle @5.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @5.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @5.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @5.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @5.00: [MEM]	MEM: Bypass <= 0x376000
@line:159   Cycle @5.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @5.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @5.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @5.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @5.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @5.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @5.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @6.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @6.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @6.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @6.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:119   Cycle @6.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @6.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @6.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @6.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @6.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:4154  Cycle @6.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @6.00: [Executor]	EX: Bypass Update: 0x1
@line:4500  Cycle @6.00: [Executor]	EX: ALU Result: 0x1
@line:4568  Cycle @6.00: [Executor]	EX: Branch Immediate: 0x1
@line:4572  Cycle @6.00: [Executor]	EX: Branch Target Base: 0x8
@line:4741  Cycle @6.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @6.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @6.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @6.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @6.00: [MEM]	MEM: Bypass <= 0x375f00
@line:30    Cycle @6.00: [WB]	Input: rd=x10 wdata=0x376000
@line:35    Cycle @6.00: [WB]	WB: Write x10 <= 0x376000
@line:159   Cycle @6.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=10
@line:283   Cycle @6.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @6.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @6.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @6.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @6.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @6.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @7.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @7.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @7.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x376000 rs2_data=0x0
@line:74    Cycle @7.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @7.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @7.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @7.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @7.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @7.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4154  Cycle @7.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @7.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @7.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @7.00: [Executor]	EX: Branch Immediate: 0xb
@line:4572  Cycle @7.00: [Executor]	EX: Branch Target Base: 0xc
@line:4741  Cycle @7.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @7.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @7.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @7.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @7.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @7.00: [WB]	Input: rd=x10 wdata=0x375f00
@line:35    Cycle @7.00: [WB]	WB: Write x10 <= 0x375f00
@line:159   Cycle @7.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=15 wb_rd=10
@line:283   Cycle @7.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=4 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @7.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @7.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @7.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @7.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @7.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @8.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @8.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @8.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @8.00: [Executor]	Input: pc=0x10 rs1_data=0x376000 rs2_data=0x0 Imm=0x0
@line:119   Cycle @8.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:271   Cycle @8.00: [Executor]	EX: RS1 source: WB Bypass (0x375f00)
@line:313   Cycle @8.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x1)
@line:364   Cycle @8.00: [Executor]	EX: ALU Op1 source: RS1 (0x375f00)
@line:429   Cycle @8.00: [Executor]	EX: ALU Op2 source: RS2 (0x1)
@line:1117  Cycle @8.00: [Executor]	Divider: Start division, dividend=0x375f00, divisor=0x1, signed=1
@line:1145  Cycle @8.00: [Executor]	EX: Starting ~18-cycle division (SRT-4)
@line:1148  Cycle @8.00: [Executor]	EX:   Op1=0x375f00 (signed=1), Op2=0x1 (signed=1), is_rem=0
@line:1166  Cycle @8.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:4394  Cycle @8.00: [Executor]	EX: ALU Operation: DIV
@line:4496  Cycle @8.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4500  Cycle @8.00: [Executor]	EX: ALU Result: 0x0
@line:4568  Cycle @8.00: [Executor]	EX: Branch Immediate: 0x0
@line:4572  Cycle @8.00: [Executor]	EX: Branch Target Base: 0x10
@line:4741  Cycle @8.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5144  Cycle @8.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @8.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @8.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @8.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @8.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @8.00: [WB]	Input: rd=x15 wdata=0x1
@line:35    Cycle @8.00: [WB]	WB: Write x15 <= 0x1
@line:159   Cycle @8.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=13 wb_rd=15
@line:283   Cycle @8.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @8.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @8.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:116   Cycle @8.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:145   Cycle @8.00: [Fetcher_Impl]	IF: Next PC=0x1c  Next Last PC=18
@line:360   Cycle @8.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @9.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @9.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @9.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x1 rs2_data=0x0
@line:74    Cycle @9.00: [Executor]	Input: pc=0x14 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:119   Cycle @9.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:271   Cycle @9.00: [Executor]	EX: RS1 source: WB Bypass (0x1)
@line:285   Cycle @9.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @9.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:443   Cycle @9.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1230  Cycle @9.00: [Executor]	Divider: Fast path (divisor=1)
@line:4154  Cycle @9.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @9.00: [Executor]	EX: Bypass Update: 0x2
@line:4500  Cycle @9.00: [Executor]	EX: ALU Result: 0x2
@line:4568  Cycle @9.00: [Executor]	EX: Branch Immediate: 0x1
@line:4572  Cycle @9.00: [Executor]	EX: Branch Target Base: 0x14
@line:4741  Cycle @9.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @9.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @9.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @9.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @9.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @9.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @9.00: [WB]	WB: Write x13 <= 0xb
@line:159   Cycle @9.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=13
@line:283   Cycle @9.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @9.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @9.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @9.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:116   Cycle @9.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:145   Cycle @9.00: [Fetcher_Impl]	IF: Next PC=0x1c  Next Last PC=18
@line:137   Cycle @9.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @9.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @10.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @10.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @10.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x1 rs2_data=0xb
@line:74    Cycle @10.00: [Executor]	Input: pc=0x18 rs1_data=0x1 rs2_data=0x0 Imm=0xfffffff4
@line:119   Cycle @10.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @10.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @10.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @10.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:429   Cycle @10.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1455  Cycle @10.00: [Executor]	Divider: Completed via fast path (divisor=1)
@line:4319  Cycle @10.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @10.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @10.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @10.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @10.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @10.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @10.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @10.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @10.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @10.00: [MEM]	MEM: Bypass <= 0x2
@line:30    Cycle @10.00: [WB]	Input: rd=x0 wdata=0x0
@line:159   Cycle @10.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=15 wb_rd=0
@line:283   Cycle @10.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @10.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @10.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @10.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:116   Cycle @10.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:145   Cycle @10.00: [Fetcher_Impl]	IF: Next PC=0x1c  Next Last PC=18
@line:137   Cycle @10.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @10.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @11.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @11.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @11.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x1 rs2_data=0xb
@line:74    Cycle @11.00: [Executor]	Input: pc=0x18 rs1_data=0x1 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @11.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @11.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x2)
@line:285   Cycle @11.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @11.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:429   Cycle @11.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4022  Cycle @11.00: [Executor]	EX: SRT-4 divider result ready and consumed: 0x375f00, error=0
@line:4319  Cycle @11.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @11.00: [Executor]	EX: Bypass Update: 0x375f00
@line:4500  Cycle @11.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @11.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @11.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @11.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5123  Cycle @11.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x375f00)
@line:55    Cycle @11.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @11.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @11.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @11.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @11.00: [WB]	Input: rd=x15 wdata=0x2
@line:35    Cycle @11.00: [WB]	WB: Write x15 <= 0x2
@line:159   Cycle @11.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=15
@line:283   Cycle @11.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @11.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:78    Cycle @11.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:116   Cycle @11.00: [Fetcher_Impl]	BTB: MISS at PC=0x1c, Index=7
@line:145   Cycle @11.00: [Fetcher_Impl]	IF: Next PC=0x20  Next Last PC=1c
@line:360   Cycle @11.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @12.00: [Decoder]	ID: Fetched Instruction=0x100073 at PC=0x1c
@line:6083  Cycle @12.00: [Decoder]	Control signals: alu_func=0x400 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x0 rs2_used=0x0
@line:6086  Cycle @12.00: [Decoder]	Forwarding data: imm=0x1 pc=0x1c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @12.00: [Executor]	Input: pc=0x18 rs1_data=0x1 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @12.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @12.00: [Executor]	EX: RS1 source: WB Bypass (0x2)
@line:285   Cycle @12.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @12.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:429   Cycle @12.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4169  Cycle @12.00: [Executor]	EX: ALU Operation: SUB
@line:4490  Cycle @12.00: [Executor]	EX: Bypass Update: 0xfffffff7
@line:4500  Cycle @12.00: [Executor]	EX: ALU Result: 0xfffffff7
@line:4568  Cycle @12.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @12.00: [Executor]	EX: Branch Target Base: 0x18
@line:4636  Cycle @12.00: [Executor]	EX: Branch Type: BNE
@line:4915  Cycle @12.00: [Executor]	EX: Branch Target: 0xc
@line:4920  Cycle @12.00: [Executor]	EX: Branch Taken: 1
@line:4945  Cycle @12.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @12.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @12.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @12.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @12.00: [MEM]	MEM: Bypass <= 0x375f00
@line:30    Cycle @12.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @12.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=1 rs1_used=0 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @12.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @12.00: [Fetcher_Impl]	IF: Final Current PC=0x20
@line:78    Cycle @12.00: [Fetcher_Impl]	IF: SRAM Addr=0x8
@line:116   Cycle @12.00: [Fetcher_Impl]	BTB: MISS at PC=0x20, Index=8
@line:145   Cycle @12.00: [Fetcher_Impl]	IF: Next PC=0x24  Next Last PC=20
@line:360   Cycle @12.00: [Decoder_Impl]	Output: alu_func=0x400 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @13.00: [Decoder]	ID: Fetched Instruction=0x33 at PC=0x20
@line:6083  Cycle @13.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @13.00: [Decoder]	Forwarding data: imm=0x0 pc=0x20 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @13.00: [Executor]	Input: pc=0x1c rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:85    Cycle @13.00: [Executor]	EX: Flush
@line:119   Cycle @13.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x0 rd=0x0
@line:229   Cycle @13.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @13.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @13.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @13.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:4304  Cycle @13.00: [Executor]	EX: ALU Operation: SYS
@line:4490  Cycle @13.00: [Executor]	EX: Bypass Update: 0x1
@line:4500  Cycle @13.00: [Executor]	EX: ALU Result: 0x1
@line:4568  Cycle @13.00: [Executor]	EX: Branch Immediate: 0x1
@line:4572  Cycle @13.00: [Executor]	EX: Branch Target Base: 0x1c
@line:4741  Cycle @13.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @13.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @13.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @13.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @13.00: [MEM]	MEM: Bypass <= 0xfffffff7
@line:30    Cycle @13.00: [WB]	Input: rd=x10 wdata=0x375f00
@line:35    Cycle @13.00: [WB]	WB: Write x10 <= 0x375f00
@line:159   Cycle @13.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=10
@line:283   Cycle @13.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:53    Cycle @13.00: [Fetcher_Impl]	IF: Flush to 0xc
@line:64    Cycle @13.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @13.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @13.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @13.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:137   Cycle @13.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:360   Cycle @13.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @14.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @14.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @14.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @14.00: [Executor]	Input: pc=0x20 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @14.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @14.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @14.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @14.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @14.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:4319  Cycle @14.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @14.00: [Executor]	EX: Bypass Update: 0x0
@line:4500  Cycle @14.00: [Executor]	EX: ALU Result: 0x0
@line:4568  Cycle @14.00: [Executor]	EX: Branch Immediate: 0x0
@line:4572  Cycle @14.00: [Executor]	EX: Branch Target Base: 0x20
@line:4741  Cycle @14.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:85    Cycle @14.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @14.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @14.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @14.00: [WB]	Input: rd=x0 wdata=0xfffffff7
@line:159   Cycle @14.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @14.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @14.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @14.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @14.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @14.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @14.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @15.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @15.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @15.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x375f00 rs2_data=0x2
@line:74    Cycle @15.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @15.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @15.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @15.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @15.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @15.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4154  Cycle @15.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @15.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @15.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @15.00: [Executor]	EX: Branch Immediate: 0xb
@line:4572  Cycle @15.00: [Executor]	EX: Branch Target Base: 0xc
@line:4741  Cycle @15.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @15.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @15.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @15.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @15.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @15.00: [WB]	Input: rd=x0 wdata=0x1
@line:159   Cycle @15.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @15.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @15.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @15.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @15.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @15.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @15.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @16.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @16.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @16.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @16.00: [Executor]	Input: pc=0x10 rs1_data=0x375f00 rs2_data=0x2 Imm=0x0
@line:119   Cycle @16.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @16.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @16.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @16.00: [Executor]	EX: ALU Op1 source: RS1 (0x375f00)
@line:429   Cycle @16.00: [Executor]	EX: ALU Op2 source: RS2 (0x2)
@line:1117  Cycle @16.00: [Executor]	Divider: Start division, dividend=0x375f00, divisor=0x2, signed=1
@line:1145  Cycle @16.00: [Executor]	EX: Starting ~18-cycle division (SRT-4)
@line:1148  Cycle @16.00: [Executor]	EX:   Op1=0x375f00 (signed=1), Op2=0x2 (signed=1), is_rem=0
@line:1166  Cycle @16.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:4394  Cycle @16.00: [Executor]	EX: ALU Operation: DIV
@line:4496  Cycle @16.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4500  Cycle @16.00: [Executor]	EX: ALU Result: 0x375f00
@line:4568  Cycle @16.00: [Executor]	EX: Branch Immediate: 0x0
@line:4572  Cycle @16.00: [Executor]	EX: Branch Target Base: 0x10
@line:4741  Cycle @16.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5144  Cycle @16.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @16.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @16.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @16.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @16.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @16.00: [WB]	Input: rd=x0 wdata=0x0
@line:159   Cycle @16.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=13 wb_rd=0
@line:283   Cycle @16.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @16.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @16.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @16.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @16.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @16.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @17.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @17.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @17.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x2 rs2_data=0xb
@line:74    Cycle @17.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @17.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @17.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @17.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @17.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @17.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1357  Cycle @17.00: [Executor]	Divider: Starting normal division (DIV_PRE)
@line:4154  Cycle @17.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @17.00: [Executor]	EX: Bypass Update: 0x3
@line:4500  Cycle @17.00: [Executor]	EX: ALU Result: 0x3
@line:4568  Cycle @17.00: [Executor]	EX: Branch Immediate: 0x1
@line:4572  Cycle @17.00: [Executor]	EX: Branch Target Base: 0x14
@line:4741  Cycle @17.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @17.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @17.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @17.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @17.00: [MEM]	MEM: Bypass <= 0x375f00
@line:30    Cycle @17.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @17.00: [WB]	WB: Write x13 <= 0xb
@line:159   Cycle @17.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=13
@line:283   Cycle @17.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @17.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @17.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @17.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @17.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @17.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @17.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @17.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @18.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @18.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @18.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x2 rs2_data=0xb
@line:74    Cycle @18.00: [Executor]	Input: pc=0x18 rs1_data=0x2 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @18.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @18.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @18.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @18.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:429   Cycle @18.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2234  Cycle @18.00: [Executor]	Divider: Preprocessing complete, shift=30, starting iterations
@line:4319  Cycle @18.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @18.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @18.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @18.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @18.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @18.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @18.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @18.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @18.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @18.00: [MEM]	MEM: Bypass <= 0x3
@line:30    Cycle @18.00: [WB]	Input: rd=x0 wdata=0x375f00
@line:159   Cycle @18.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=15 wb_rd=0
@line:283   Cycle @18.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @18.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @18.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @18.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @18.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @18.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @18.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @18.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @19.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @19.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @19.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x2 rs2_data=0xb
@line:74    Cycle @19.00: [Executor]	Input: pc=0x18 rs1_data=0x2 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @19.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @19.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x3)
@line:285   Cycle @19.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @19.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @19.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @19.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @19.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @19.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @19.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @19.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @19.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @19.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @19.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @19.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @19.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @19.00: [WB]	Input: rd=x15 wdata=0x3
@line:35    Cycle @19.00: [WB]	WB: Write x15 <= 0x3
@line:159   Cycle @19.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=15
@line:283   Cycle @19.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @19.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @19.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @19.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @19.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @19.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @19.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @19.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @20.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @20.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @20.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @20.00: [Executor]	Input: pc=0x18 rs1_data=0x2 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @20.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @20.00: [Executor]	EX: RS1 source: WB Bypass (0x3)
@line:285   Cycle @20.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @20.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @20.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @20.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @20.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @20.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @20.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @20.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @20.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @20.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @20.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @20.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @20.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @20.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @20.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @20.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @20.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @20.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @20.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @20.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @20.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @20.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @20.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @21.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @21.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @21.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @21.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @21.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @21.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @21.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @21.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @21.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @21.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @21.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @21.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @21.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @21.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @21.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @21.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @21.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @21.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @21.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @21.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @21.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @21.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @21.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @21.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @21.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @21.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @21.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @21.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @21.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @22.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @22.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @22.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @22.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @22.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @22.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @22.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @22.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @22.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @22.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @22.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @22.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @22.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @22.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @22.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @22.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @22.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @22.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @22.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @22.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @22.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @22.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @22.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @22.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @22.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @22.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @22.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @22.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @22.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @23.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @23.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @23.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @23.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @23.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @23.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @23.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @23.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @23.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @23.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @23.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @23.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @23.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @23.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @23.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @23.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @23.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @23.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @23.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @23.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @23.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @23.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @23.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @23.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @23.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @23.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @23.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @23.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @23.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @24.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @24.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @24.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @24.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @24.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @24.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @24.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @24.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @24.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @24.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @24.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @24.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @24.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @24.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @24.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @24.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @24.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @24.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @24.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @24.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @24.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @24.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @24.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @24.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @24.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @24.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @24.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @24.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @24.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @25.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @25.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @25.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @25.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @25.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @25.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @25.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @25.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @25.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @25.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @25.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @25.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @25.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @25.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @25.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @25.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @25.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @25.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @25.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @25.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @25.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @25.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @25.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @25.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @25.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @25.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @25.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @25.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @25.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @26.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @26.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @26.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @26.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @26.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @26.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @26.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @26.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @26.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @26.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @26.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @26.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @26.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @26.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @26.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @26.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @26.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @26.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @26.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @26.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @26.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @26.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @26.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @26.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @26.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @26.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @26.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @26.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @26.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @27.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @27.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @27.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @27.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @27.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @27.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @27.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @27.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @27.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @27.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @27.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @27.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @27.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @27.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @27.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @27.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @27.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @27.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @27.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @27.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @27.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @27.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @27.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @27.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @27.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @27.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @27.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @27.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @27.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @28.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @28.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @28.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @28.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @28.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @28.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @28.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @28.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @28.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @28.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @28.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @28.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @28.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @28.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @28.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @28.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @28.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @28.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @28.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @28.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @28.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @28.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @28.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @28.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @28.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @28.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @28.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @28.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @28.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @29.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @29.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @29.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @29.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @29.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @29.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @29.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @29.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @29.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @29.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @29.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @29.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @29.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @29.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @29.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @29.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @29.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @29.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @29.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @29.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @29.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @29.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @29.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @29.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @29.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @29.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @29.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @29.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @29.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @30.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @30.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @30.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @30.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @30.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @30.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @30.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @30.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @30.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @30.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @30.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @30.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @30.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @30.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @30.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @30.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @30.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @30.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @30.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @30.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @30.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @30.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @30.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @30.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @30.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @30.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @30.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @30.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @30.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @31.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @31.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @31.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @31.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @31.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @31.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @31.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @31.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @31.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @31.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @31.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @31.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @31.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @31.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @31.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @31.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @31.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @31.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @31.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @31.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @31.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @31.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @31.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @31.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @31.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @31.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @31.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @31.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @31.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @32.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @32.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @32.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @32.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @32.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @32.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @32.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @32.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @32.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @32.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @32.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @32.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @32.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @32.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @32.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @32.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @32.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @32.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @32.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @32.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @32.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @32.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @32.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @32.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @32.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @32.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @32.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @32.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @32.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @33.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @33.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @33.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @33.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @33.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @33.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @33.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @33.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @33.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @33.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @33.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @33.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @33.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @33.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @33.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @33.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @33.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @33.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @33.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @33.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @33.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @33.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @33.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @33.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @33.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @33.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @33.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @33.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @33.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @34.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @34.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @34.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @34.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @34.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @34.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @34.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @34.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @34.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @34.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @34.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @34.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @34.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @34.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @34.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @34.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @34.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @34.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @34.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @34.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @34.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @34.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @34.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @34.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @34.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @34.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @34.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @34.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @34.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @35.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @35.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @35.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @35.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @35.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @35.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @35.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @35.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @35.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3579  Cycle @35.00: [Executor]	Divider: Iterations complete, entering post-processing
@line:4319  Cycle @35.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @35.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @35.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @35.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @35.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @35.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @35.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @35.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @35.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @35.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @35.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @35.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @35.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @35.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @35.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @35.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @35.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @35.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @35.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @35.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @36.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @36.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @36.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @36.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @36.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @36.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @36.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @36.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @36.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4007  Cycle @36.00: [Executor]	Divider: Completed, result=0x375f00
@line:4319  Cycle @36.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @36.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @36.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @36.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @36.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @36.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @36.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @36.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @36.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @36.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @36.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @36.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @36.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @36.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @36.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @36.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @36.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @36.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @36.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @36.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @37.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @37.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @37.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @37.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @37.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @37.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @37.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @37.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @37.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4022  Cycle @37.00: [Executor]	EX: SRT-4 divider result ready and consumed: 0x0, error=0
@line:4319  Cycle @37.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @37.00: [Executor]	EX: Bypass Update: 0x0
@line:4500  Cycle @37.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @37.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @37.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @37.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5123  Cycle @37.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x0)
@line:55    Cycle @37.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @37.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @37.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @37.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @37.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @37.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @37.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @37.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @37.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @37.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @37.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @37.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @38.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @38.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @38.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @38.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @38.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @38.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @38.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @38.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @38.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4169  Cycle @38.00: [Executor]	EX: ALU Operation: SUB
@line:4490  Cycle @38.00: [Executor]	EX: Bypass Update: 0xfffffff8
@line:4500  Cycle @38.00: [Executor]	EX: ALU Result: 0xfffffff8
@line:4568  Cycle @38.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @38.00: [Executor]	EX: Branch Target Base: 0x18
@line:4636  Cycle @38.00: [Executor]	EX: Branch Type: BNE
@line:4915  Cycle @38.00: [Executor]	EX: Branch Target: 0xc
@line:4920  Cycle @38.00: [Executor]	EX: Branch Taken: 1
@line:4945  Cycle @38.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @38.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @38.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @38.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @38.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @38.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @38.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @38.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @38.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @38.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @38.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @38.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @38.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @39.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @39.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @39.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x375f00 rs2_data=0x3
@line:74    Cycle @39.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @39.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @39.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @39.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @39.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @39.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4154  Cycle @39.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @39.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @39.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @39.00: [Executor]	EX: Branch Immediate: 0xb
@line:4572  Cycle @39.00: [Executor]	EX: Branch Target Base: 0xc
@line:4741  Cycle @39.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @39.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @39.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @39.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @39.00: [MEM]	MEM: Bypass <= 0xfffffff8
@line:30    Cycle @39.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @39.00: [WB]	WB: Write x10 <= 0x0
@line:159   Cycle @39.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=10
@line:283   Cycle @39.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @39.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @39.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @39.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @39.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @39.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @40.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @40.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @40.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @40.00: [Executor]	Input: pc=0x10 rs1_data=0x375f00 rs2_data=0x3 Imm=0x0
@line:119   Cycle @40.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:271   Cycle @40.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:285   Cycle @40.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @40.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @40.00: [Executor]	EX: ALU Op2 source: RS2 (0x3)
@line:1117  Cycle @40.00: [Executor]	Divider: Start division, dividend=0x0, divisor=0x3, signed=1
@line:1145  Cycle @40.00: [Executor]	EX: Starting ~18-cycle division (SRT-4)
@line:1148  Cycle @40.00: [Executor]	EX:   Op1=0x0 (signed=1), Op2=0x3 (signed=1), is_rem=0
@line:1166  Cycle @40.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:4394  Cycle @40.00: [Executor]	EX: ALU Operation: DIV
@line:4496  Cycle @40.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4500  Cycle @40.00: [Executor]	EX: ALU Result: 0x0
@line:4568  Cycle @40.00: [Executor]	EX: Branch Immediate: 0x0
@line:4572  Cycle @40.00: [Executor]	EX: Branch Target Base: 0x10
@line:4741  Cycle @40.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5144  Cycle @40.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @40.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @40.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @40.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @40.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @40.00: [WB]	Input: rd=x0 wdata=0xfffffff8
@line:159   Cycle @40.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=13 wb_rd=0
@line:283   Cycle @40.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @40.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @40.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @40.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @40.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @40.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @41.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @41.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @41.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @41.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @41.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @41.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @41.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @41.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @41.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1357  Cycle @41.00: [Executor]	Divider: Starting normal division (DIV_PRE)
@line:4154  Cycle @41.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @41.00: [Executor]	EX: Bypass Update: 0x4
@line:4500  Cycle @41.00: [Executor]	EX: ALU Result: 0x4
@line:4568  Cycle @41.00: [Executor]	EX: Branch Immediate: 0x1
@line:4572  Cycle @41.00: [Executor]	EX: Branch Target Base: 0x14
@line:4741  Cycle @41.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @41.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @41.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @41.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @41.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @41.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @41.00: [WB]	WB: Write x13 <= 0xb
@line:159   Cycle @41.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=13
@line:283   Cycle @41.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @41.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @41.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @41.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @41.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @41.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @41.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @41.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @42.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @42.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @42.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @42.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @42.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @42.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @42.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @42.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @42.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2234  Cycle @42.00: [Executor]	Divider: Preprocessing complete, shift=30, starting iterations
@line:4319  Cycle @42.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @42.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @42.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @42.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @42.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @42.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @42.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @42.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @42.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @42.00: [MEM]	MEM: Bypass <= 0x4
@line:30    Cycle @42.00: [WB]	Input: rd=x0 wdata=0x0
@line:159   Cycle @42.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=15 wb_rd=0
@line:283   Cycle @42.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @42.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @42.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @42.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @42.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @42.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @42.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @42.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @43.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @43.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @43.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @43.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @43.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @43.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x4)
@line:285   Cycle @43.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @43.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @43.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @43.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @43.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @43.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @43.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @43.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @43.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @43.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @43.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @43.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @43.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @43.00: [WB]	Input: rd=x15 wdata=0x4
@line:35    Cycle @43.00: [WB]	WB: Write x15 <= 0x4
@line:159   Cycle @43.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=15
@line:283   Cycle @43.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @43.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @43.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @43.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @43.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @43.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @43.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @43.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @44.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @44.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @44.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @44.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @44.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @44.00: [Executor]	EX: RS1 source: WB Bypass (0x4)
@line:285   Cycle @44.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @44.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @44.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @44.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @44.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @44.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @44.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @44.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @44.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @44.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @44.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @44.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @44.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @44.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @44.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @44.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @44.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @44.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @44.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @44.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @44.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @44.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @44.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @45.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @45.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @45.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @45.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @45.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @45.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @45.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @45.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @45.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @45.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @45.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @45.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @45.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @45.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @45.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @45.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @45.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @45.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @45.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @45.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @45.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @45.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @45.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @45.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @45.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @45.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @45.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @45.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @45.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @46.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @46.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @46.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @46.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @46.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @46.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @46.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @46.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @46.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @46.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @46.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @46.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @46.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @46.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @46.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @46.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @46.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @46.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @46.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @46.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @46.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @46.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @46.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @46.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @46.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @46.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @46.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @46.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @46.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @47.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @47.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @47.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @47.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @47.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @47.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @47.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @47.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @47.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @47.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @47.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @47.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @47.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @47.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @47.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @47.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @47.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @47.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @47.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @47.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @47.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @47.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @47.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @47.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @47.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @47.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @47.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @47.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @47.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @48.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @48.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @48.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @48.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @48.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @48.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @48.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @48.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @48.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @48.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @48.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @48.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @48.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @48.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @48.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @48.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @48.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @48.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @48.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @48.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @48.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @48.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @48.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @48.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @48.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @48.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @48.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @48.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @48.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @49.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @49.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @49.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @49.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @49.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @49.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @49.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @49.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @49.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @49.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @49.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @49.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @49.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @49.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @49.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @49.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @49.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @49.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @49.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @49.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @49.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @49.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @49.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @49.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @49.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @49.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @49.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @49.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @49.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @50.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @50.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @50.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @50.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @50.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @50.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @50.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @50.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @50.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @50.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @50.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @50.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @50.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @50.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @50.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @50.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @50.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @50.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @50.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @50.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @50.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @50.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @50.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @50.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @50.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @50.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @50.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @50.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @50.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @51.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @51.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @51.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @51.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @51.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @51.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @51.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @51.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @51.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @51.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @51.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @51.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @51.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @51.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @51.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @51.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @51.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @51.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @51.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @51.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @51.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @51.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @51.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @51.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @51.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @51.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @51.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @51.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @51.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @52.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @52.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @52.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @52.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @52.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @52.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @52.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @52.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @52.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @52.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @52.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @52.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @52.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @52.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @52.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @52.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @52.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @52.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @52.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @52.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @52.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @52.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @52.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @52.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @52.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @52.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @52.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @52.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @52.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @53.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @53.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @53.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @53.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @53.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @53.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @53.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @53.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @53.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @53.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @53.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @53.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @53.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @53.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @53.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @53.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @53.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @53.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @53.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @53.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @53.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @53.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @53.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @53.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @53.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @53.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @53.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @53.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @53.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @54.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @54.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @54.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @54.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @54.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @54.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @54.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @54.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @54.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @54.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @54.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @54.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @54.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @54.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @54.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @54.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @54.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @54.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @54.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @54.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @54.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @54.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @54.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @54.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @54.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @54.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @54.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @54.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @54.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @55.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @55.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @55.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @55.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @55.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @55.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @55.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @55.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @55.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @55.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @55.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @55.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @55.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @55.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @55.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @55.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @55.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @55.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @55.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @55.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @55.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @55.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @55.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @55.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @55.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @55.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @55.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @55.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @55.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @56.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @56.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @56.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @56.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @56.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @56.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @56.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @56.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @56.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @56.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @56.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @56.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @56.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @56.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @56.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @56.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @56.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @56.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @56.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @56.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @56.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @56.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @56.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @56.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @56.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @56.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @56.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @56.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @56.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @57.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @57.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @57.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @57.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @57.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @57.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @57.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @57.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @57.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @57.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @57.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @57.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @57.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @57.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @57.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @57.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @57.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @57.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @57.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @57.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @57.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @57.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @57.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @57.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @57.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @57.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @57.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @57.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @57.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @58.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @58.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @58.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @58.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @58.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @58.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @58.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @58.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @58.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @58.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @58.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @58.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @58.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @58.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @58.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @58.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @58.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @58.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @58.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @58.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @58.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @58.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @58.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @58.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @58.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @58.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @58.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @58.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @58.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @59.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @59.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @59.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @59.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @59.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @59.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @59.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @59.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @59.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3579  Cycle @59.00: [Executor]	Divider: Iterations complete, entering post-processing
@line:4319  Cycle @59.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @59.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @59.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @59.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @59.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @59.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @59.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @59.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @59.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @59.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @59.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @59.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @59.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @59.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @59.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @59.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @59.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @59.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @59.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @59.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @60.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @60.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @60.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @60.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @60.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @60.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @60.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @60.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @60.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4007  Cycle @60.00: [Executor]	Divider: Completed, result=0x0
@line:4319  Cycle @60.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @60.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @60.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @60.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @60.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @60.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @60.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @60.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @60.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @60.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @60.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @60.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @60.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @60.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @60.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @60.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @60.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @60.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @60.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @60.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @61.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @61.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @61.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @61.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @61.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @61.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @61.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @61.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @61.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4022  Cycle @61.00: [Executor]	EX: SRT-4 divider result ready and consumed: 0x0, error=0
@line:4319  Cycle @61.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @61.00: [Executor]	EX: Bypass Update: 0x0
@line:4500  Cycle @61.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @61.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @61.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @61.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5123  Cycle @61.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x0)
@line:55    Cycle @61.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @61.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @61.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @61.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @61.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @61.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @61.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @61.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @61.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @61.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @61.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @61.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @62.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @62.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @62.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @62.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @62.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @62.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @62.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @62.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @62.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4169  Cycle @62.00: [Executor]	EX: ALU Operation: SUB
@line:4490  Cycle @62.00: [Executor]	EX: Bypass Update: 0xfffffff9
@line:4500  Cycle @62.00: [Executor]	EX: ALU Result: 0xfffffff9
@line:4568  Cycle @62.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @62.00: [Executor]	EX: Branch Target Base: 0x18
@line:4636  Cycle @62.00: [Executor]	EX: Branch Type: BNE
@line:4915  Cycle @62.00: [Executor]	EX: Branch Target: 0xc
@line:4920  Cycle @62.00: [Executor]	EX: Branch Taken: 1
@line:4945  Cycle @62.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @62.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @62.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @62.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @62.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @62.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @62.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @62.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @62.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @62.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @62.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @62.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @62.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @63.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @63.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @63.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x0 rs2_data=0x4
@line:74    Cycle @63.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @63.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @63.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @63.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @63.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @63.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4154  Cycle @63.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @63.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @63.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @63.00: [Executor]	EX: Branch Immediate: 0xb
@line:4572  Cycle @63.00: [Executor]	EX: Branch Target Base: 0xc
@line:4741  Cycle @63.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @63.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @63.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @63.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @63.00: [MEM]	MEM: Bypass <= 0xfffffff9
@line:30    Cycle @63.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @63.00: [WB]	WB: Write x10 <= 0x0
@line:159   Cycle @63.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=10
@line:283   Cycle @63.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @63.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @63.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @63.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @63.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @63.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @64.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @64.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @64.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @64.00: [Executor]	Input: pc=0x10 rs1_data=0x0 rs2_data=0x4 Imm=0x0
@line:119   Cycle @64.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:271   Cycle @64.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:285   Cycle @64.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @64.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @64.00: [Executor]	EX: ALU Op2 source: RS2 (0x4)
@line:1117  Cycle @64.00: [Executor]	Divider: Start division, dividend=0x0, divisor=0x4, signed=1
@line:1145  Cycle @64.00: [Executor]	EX: Starting ~18-cycle division (SRT-4)
@line:1148  Cycle @64.00: [Executor]	EX:   Op1=0x0 (signed=1), Op2=0x4 (signed=1), is_rem=0
@line:1166  Cycle @64.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:4394  Cycle @64.00: [Executor]	EX: ALU Operation: DIV
@line:4496  Cycle @64.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4500  Cycle @64.00: [Executor]	EX: ALU Result: 0x0
@line:4568  Cycle @64.00: [Executor]	EX: Branch Immediate: 0x0
@line:4572  Cycle @64.00: [Executor]	EX: Branch Target Base: 0x10
@line:4741  Cycle @64.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5144  Cycle @64.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @64.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @64.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @64.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @64.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @64.00: [WB]	Input: rd=x0 wdata=0xfffffff9
@line:159   Cycle @64.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=13 wb_rd=0
@line:283   Cycle @64.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @64.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @64.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @64.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @64.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @64.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @65.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @65.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @65.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @65.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @65.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @65.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @65.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @65.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @65.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1357  Cycle @65.00: [Executor]	Divider: Starting normal division (DIV_PRE)
@line:4154  Cycle @65.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @65.00: [Executor]	EX: Bypass Update: 0x5
@line:4500  Cycle @65.00: [Executor]	EX: ALU Result: 0x5
@line:4568  Cycle @65.00: [Executor]	EX: Branch Immediate: 0x1
@line:4572  Cycle @65.00: [Executor]	EX: Branch Target Base: 0x14
@line:4741  Cycle @65.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @65.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @65.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @65.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @65.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @65.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @65.00: [WB]	WB: Write x13 <= 0xb
@line:159   Cycle @65.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=13
@line:283   Cycle @65.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @65.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @65.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @65.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @65.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @65.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @65.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @65.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @66.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @66.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @66.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @66.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @66.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @66.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @66.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @66.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @66.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2234  Cycle @66.00: [Executor]	Divider: Preprocessing complete, shift=29, starting iterations
@line:4319  Cycle @66.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @66.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @66.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @66.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @66.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @66.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @66.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @66.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @66.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @66.00: [MEM]	MEM: Bypass <= 0x5
@line:30    Cycle @66.00: [WB]	Input: rd=x0 wdata=0x0
@line:159   Cycle @66.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=15 wb_rd=0
@line:283   Cycle @66.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @66.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @66.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @66.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @66.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @66.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @66.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @66.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @67.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @67.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @67.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @67.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @67.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @67.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x5)
@line:285   Cycle @67.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @67.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @67.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @67.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @67.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @67.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @67.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @67.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @67.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @67.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @67.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @67.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @67.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @67.00: [WB]	Input: rd=x15 wdata=0x5
@line:35    Cycle @67.00: [WB]	WB: Write x15 <= 0x5
@line:159   Cycle @67.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=15
@line:283   Cycle @67.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @67.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @67.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @67.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @67.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @67.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @67.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @67.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @68.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @68.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @68.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @68.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @68.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @68.00: [Executor]	EX: RS1 source: WB Bypass (0x5)
@line:285   Cycle @68.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @68.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @68.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @68.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @68.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @68.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @68.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @68.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @68.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @68.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @68.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @68.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @68.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @68.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @68.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @68.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @68.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @68.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @68.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @68.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @68.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @68.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @68.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @69.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @69.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @69.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @69.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @69.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @69.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @69.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @69.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @69.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @69.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @69.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @69.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @69.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @69.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @69.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @69.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @69.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @69.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @69.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @69.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @69.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @69.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @69.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @69.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @69.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @69.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @69.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @69.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @69.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @70.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @70.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @70.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @70.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @70.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @70.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @70.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @70.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @70.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @70.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @70.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @70.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @70.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @70.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @70.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @70.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @70.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @70.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @70.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @70.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @70.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @70.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @70.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @70.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @70.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @70.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @70.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @70.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @70.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @71.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @71.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @71.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @71.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @71.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @71.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @71.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @71.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @71.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @71.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @71.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @71.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @71.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @71.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @71.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @71.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @71.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @71.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @71.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @71.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @71.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @71.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @71.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @71.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @71.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @71.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @71.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @71.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @71.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @72.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @72.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @72.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @72.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @72.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @72.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @72.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @72.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @72.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @72.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @72.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @72.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @72.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @72.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @72.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @72.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @72.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @72.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @72.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @72.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @72.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @72.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @72.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @72.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @72.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @72.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @72.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @72.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @72.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @73.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @73.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @73.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @73.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @73.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @73.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @73.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @73.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @73.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @73.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @73.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @73.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @73.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @73.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @73.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @73.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @73.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @73.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @73.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @73.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @73.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @73.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @73.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @73.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @73.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @73.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @73.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @73.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @73.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @74.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @74.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @74.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @74.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @74.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @74.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @74.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @74.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @74.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @74.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @74.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @74.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @74.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @74.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @74.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @74.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @74.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @74.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @74.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @74.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @74.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @74.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @74.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @74.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @74.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @74.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @74.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @74.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @74.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @75.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @75.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @75.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @75.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @75.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @75.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @75.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @75.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @75.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @75.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @75.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @75.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @75.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @75.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @75.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @75.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @75.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @75.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @75.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @75.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @75.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @75.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @75.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @75.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @75.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @75.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @75.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @75.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @75.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @76.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @76.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @76.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @76.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @76.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @76.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @76.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @76.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @76.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @76.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @76.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @76.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @76.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @76.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @76.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @76.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @76.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @76.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @76.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @76.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @76.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @76.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @76.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @76.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @76.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @76.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @76.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @76.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @76.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @77.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @77.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @77.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @77.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @77.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @77.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @77.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @77.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @77.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @77.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @77.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @77.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @77.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @77.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @77.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @77.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @77.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @77.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @77.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @77.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @77.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @77.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @77.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @77.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @77.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @77.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @77.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @77.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @77.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @78.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @78.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @78.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @78.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @78.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @78.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @78.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @78.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @78.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @78.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @78.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @78.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @78.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @78.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @78.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @78.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @78.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @78.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @78.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @78.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @78.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @78.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @78.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @78.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @78.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @78.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @78.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @78.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @78.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @79.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @79.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @79.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @79.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @79.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @79.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @79.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @79.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @79.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @79.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @79.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @79.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @79.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @79.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @79.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @79.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @79.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @79.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @79.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @79.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @79.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @79.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @79.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @79.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @79.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @79.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @79.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @79.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @79.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @80.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @80.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @80.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @80.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @80.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @80.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @80.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @80.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @80.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @80.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @80.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @80.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @80.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @80.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @80.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @80.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @80.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @80.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @80.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @80.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @80.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @80.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @80.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @80.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @80.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @80.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @80.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @80.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @80.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @81.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @81.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @81.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @81.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @81.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @81.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @81.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @81.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @81.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @81.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @81.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @81.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @81.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @81.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @81.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @81.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @81.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @81.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @81.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @81.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @81.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @81.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @81.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @81.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @81.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @81.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @81.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @81.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @81.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @82.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @82.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @82.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @82.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @82.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @82.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @82.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @82.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @82.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @82.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @82.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @82.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @82.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @82.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @82.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @82.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @82.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @82.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @82.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @82.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @82.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @82.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @82.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @82.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @82.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @82.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @82.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @82.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @82.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @83.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @83.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @83.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @83.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @83.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @83.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @83.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @83.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @83.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3579  Cycle @83.00: [Executor]	Divider: Iterations complete, entering post-processing
@line:4319  Cycle @83.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @83.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @83.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @83.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @83.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @83.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @83.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @83.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @83.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @83.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @83.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @83.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @83.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @83.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @83.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @83.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @83.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @83.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @83.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @83.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @84.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @84.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @84.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @84.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @84.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @84.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @84.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @84.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @84.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4007  Cycle @84.00: [Executor]	Divider: Completed, result=0x0
@line:4319  Cycle @84.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @84.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @84.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @84.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @84.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @84.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @84.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @84.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @84.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @84.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @84.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @84.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @84.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @84.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @84.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @84.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @84.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @84.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @84.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @84.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @85.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @85.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @85.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @85.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @85.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @85.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @85.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @85.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @85.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4022  Cycle @85.00: [Executor]	EX: SRT-4 divider result ready and consumed: 0x0, error=0
@line:4319  Cycle @85.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @85.00: [Executor]	EX: Bypass Update: 0x0
@line:4500  Cycle @85.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @85.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @85.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @85.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5123  Cycle @85.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x0)
@line:55    Cycle @85.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @85.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @85.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @85.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @85.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @85.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @85.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @85.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @85.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @85.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @85.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @85.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @86.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @86.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @86.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @86.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @86.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @86.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @86.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @86.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @86.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4169  Cycle @86.00: [Executor]	EX: ALU Operation: SUB
@line:4490  Cycle @86.00: [Executor]	EX: Bypass Update: 0xfffffffa
@line:4500  Cycle @86.00: [Executor]	EX: ALU Result: 0xfffffffa
@line:4568  Cycle @86.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @86.00: [Executor]	EX: Branch Target Base: 0x18
@line:4636  Cycle @86.00: [Executor]	EX: Branch Type: BNE
@line:4915  Cycle @86.00: [Executor]	EX: Branch Target: 0xc
@line:4920  Cycle @86.00: [Executor]	EX: Branch Taken: 1
@line:4945  Cycle @86.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @86.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @86.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @86.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @86.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @86.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @86.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @86.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @86.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @86.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @86.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @86.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @86.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @87.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @87.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @87.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x0 rs2_data=0x5
@line:74    Cycle @87.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @87.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @87.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @87.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @87.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @87.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4154  Cycle @87.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @87.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @87.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @87.00: [Executor]	EX: Branch Immediate: 0xb
@line:4572  Cycle @87.00: [Executor]	EX: Branch Target Base: 0xc
@line:4741  Cycle @87.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @87.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @87.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @87.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @87.00: [MEM]	MEM: Bypass <= 0xfffffffa
@line:30    Cycle @87.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @87.00: [WB]	WB: Write x10 <= 0x0
@line:159   Cycle @87.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=10
@line:283   Cycle @87.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @87.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @87.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @87.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @87.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @87.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @88.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @88.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @88.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @88.00: [Executor]	Input: pc=0x10 rs1_data=0x0 rs2_data=0x5 Imm=0x0
@line:119   Cycle @88.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:271   Cycle @88.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:285   Cycle @88.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @88.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @88.00: [Executor]	EX: ALU Op2 source: RS2 (0x5)
@line:1117  Cycle @88.00: [Executor]	Divider: Start division, dividend=0x0, divisor=0x5, signed=1
@line:1145  Cycle @88.00: [Executor]	EX: Starting ~18-cycle division (SRT-4)
@line:1148  Cycle @88.00: [Executor]	EX:   Op1=0x0 (signed=1), Op2=0x5 (signed=1), is_rem=0
@line:1166  Cycle @88.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:4394  Cycle @88.00: [Executor]	EX: ALU Operation: DIV
@line:4496  Cycle @88.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4500  Cycle @88.00: [Executor]	EX: ALU Result: 0x0
@line:4568  Cycle @88.00: [Executor]	EX: Branch Immediate: 0x0
@line:4572  Cycle @88.00: [Executor]	EX: Branch Target Base: 0x10
@line:4741  Cycle @88.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5144  Cycle @88.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @88.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @88.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @88.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @88.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @88.00: [WB]	Input: rd=x0 wdata=0xfffffffa
@line:159   Cycle @88.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=13 wb_rd=0
@line:283   Cycle @88.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @88.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @88.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @88.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @88.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @88.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @89.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @89.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @89.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @89.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @89.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @89.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @89.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @89.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @89.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1357  Cycle @89.00: [Executor]	Divider: Starting normal division (DIV_PRE)
@line:4154  Cycle @89.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @89.00: [Executor]	EX: Bypass Update: 0x6
@line:4500  Cycle @89.00: [Executor]	EX: ALU Result: 0x6
@line:4568  Cycle @89.00: [Executor]	EX: Branch Immediate: 0x1
@line:4572  Cycle @89.00: [Executor]	EX: Branch Target Base: 0x14
@line:4741  Cycle @89.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @89.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @89.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @89.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @89.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @89.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @89.00: [WB]	WB: Write x13 <= 0xb
@line:159   Cycle @89.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=13
@line:283   Cycle @89.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @89.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @89.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @89.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @89.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @89.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @89.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @89.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @90.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @90.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @90.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @90.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @90.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @90.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @90.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @90.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @90.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2234  Cycle @90.00: [Executor]	Divider: Preprocessing complete, shift=29, starting iterations
@line:4319  Cycle @90.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @90.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @90.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @90.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @90.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @90.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @90.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @90.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @90.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @90.00: [MEM]	MEM: Bypass <= 0x6
@line:30    Cycle @90.00: [WB]	Input: rd=x0 wdata=0x0
@line:159   Cycle @90.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=15 wb_rd=0
@line:283   Cycle @90.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @90.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @90.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @90.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @90.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @90.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @90.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @90.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @91.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @91.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @91.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @91.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @91.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @91.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x6)
@line:285   Cycle @91.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @91.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @91.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @91.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @91.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @91.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @91.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @91.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @91.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @91.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @91.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @91.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @91.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @91.00: [WB]	Input: rd=x15 wdata=0x6
@line:35    Cycle @91.00: [WB]	WB: Write x15 <= 0x6
@line:159   Cycle @91.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=15
@line:283   Cycle @91.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @91.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @91.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @91.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @91.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @91.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @91.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @91.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @92.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @92.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @92.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @92.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @92.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @92.00: [Executor]	EX: RS1 source: WB Bypass (0x6)
@line:285   Cycle @92.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @92.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @92.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @92.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @92.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @92.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @92.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @92.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @92.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @92.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @92.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @92.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @92.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @92.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @92.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @92.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @92.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @92.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @92.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @92.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @92.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @92.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @92.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @93.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @93.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @93.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @93.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @93.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @93.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @93.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @93.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @93.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @93.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @93.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @93.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @93.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @93.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @93.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @93.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @93.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @93.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @93.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @93.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @93.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @93.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @93.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @93.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @93.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @93.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @93.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @93.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @93.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @94.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @94.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @94.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @94.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @94.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @94.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @94.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @94.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @94.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @94.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @94.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @94.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @94.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @94.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @94.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @94.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @94.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @94.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @94.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @94.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @94.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @94.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @94.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @94.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @94.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @94.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @94.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @94.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @94.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @95.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @95.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @95.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @95.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @95.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @95.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @95.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @95.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @95.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @95.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @95.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @95.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @95.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @95.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @95.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @95.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @95.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @95.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @95.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @95.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @95.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @95.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @95.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @95.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @95.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @95.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @95.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @95.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @95.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @96.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @96.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @96.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @96.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @96.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @96.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @96.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @96.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @96.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @96.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @96.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @96.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @96.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @96.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @96.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @96.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @96.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @96.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @96.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @96.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @96.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @96.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @96.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @96.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @96.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @96.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @96.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @96.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @96.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @97.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @97.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @97.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @97.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @97.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @97.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @97.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @97.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @97.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @97.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @97.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @97.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @97.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @97.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @97.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @97.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @97.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @97.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @97.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @97.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @97.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @97.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @97.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @97.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @97.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @97.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @97.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @97.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @97.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @98.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @98.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @98.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @98.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @98.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @98.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @98.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @98.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @98.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @98.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @98.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @98.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @98.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @98.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @98.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @98.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @98.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @98.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @98.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @98.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @98.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @98.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @98.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @98.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @98.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @98.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @98.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @98.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @98.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @99.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @99.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @99.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @99.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @99.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @99.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @99.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @99.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @99.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @99.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @99.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @99.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @99.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @99.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @99.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @99.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @99.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @99.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @99.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @99.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @99.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @99.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @99.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @99.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @99.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @99.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @99.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @99.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @99.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @100.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @100.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @100.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @100.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @100.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @100.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @100.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @100.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @100.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @100.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @100.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @100.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @100.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @100.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @100.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @100.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @100.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @100.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @100.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @100.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @100.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @100.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @100.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @100.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @100.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @100.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @100.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @100.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @100.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @101.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @101.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @101.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @101.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @101.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @101.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @101.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @101.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @101.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @101.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @101.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @101.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @101.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @101.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @101.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @101.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @101.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @101.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @101.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @101.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @101.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @101.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @101.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @101.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @101.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @101.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @101.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @101.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @101.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @102.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @102.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @102.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @102.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @102.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @102.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @102.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @102.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @102.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @102.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @102.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @102.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @102.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @102.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @102.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @102.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @102.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @102.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @102.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @102.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @102.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @102.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @102.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @102.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @102.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @102.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @102.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @102.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @102.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @103.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @103.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @103.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @103.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @103.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @103.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @103.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @103.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @103.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @103.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @103.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @103.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @103.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @103.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @103.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @103.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @103.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @103.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @103.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @103.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @103.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @103.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @103.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @103.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @103.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @103.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @103.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @103.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @103.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @104.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @104.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @104.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @104.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @104.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @104.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @104.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @104.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @104.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @104.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @104.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @104.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @104.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @104.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @104.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @104.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @104.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @104.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @104.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @104.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @104.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @104.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @104.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @104.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @104.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @104.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @104.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @104.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @104.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @105.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @105.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @105.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @105.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @105.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @105.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @105.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @105.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @105.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @105.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @105.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @105.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @105.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @105.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @105.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @105.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @105.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @105.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @105.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @105.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @105.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @105.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @105.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @105.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @105.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @105.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @105.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @105.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @105.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @106.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @106.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @106.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @106.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @106.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @106.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @106.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @106.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @106.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @106.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @106.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @106.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @106.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @106.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @106.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @106.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @106.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @106.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @106.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @106.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @106.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @106.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @106.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @106.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @106.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @106.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @106.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @106.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @106.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @107.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @107.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @107.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @107.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @107.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @107.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @107.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @107.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @107.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3579  Cycle @107.00: [Executor]	Divider: Iterations complete, entering post-processing
@line:4319  Cycle @107.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @107.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @107.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @107.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @107.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @107.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @107.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @107.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @107.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @107.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @107.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @107.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @107.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @107.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @107.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @107.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @107.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @107.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @107.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @107.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @108.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @108.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @108.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @108.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @108.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @108.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @108.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @108.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @108.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4007  Cycle @108.00: [Executor]	Divider: Completed, result=0x0
@line:4319  Cycle @108.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @108.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @108.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @108.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @108.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @108.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @108.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @108.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @108.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @108.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @108.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @108.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @108.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @108.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @108.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @108.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @108.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @108.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @108.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @108.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @109.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @109.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @109.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @109.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @109.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @109.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @109.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @109.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @109.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4022  Cycle @109.00: [Executor]	EX: SRT-4 divider result ready and consumed: 0x0, error=0
@line:4319  Cycle @109.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @109.00: [Executor]	EX: Bypass Update: 0x0
@line:4500  Cycle @109.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @109.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @109.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @109.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5123  Cycle @109.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x0)
@line:55    Cycle @109.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @109.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @109.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @109.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @109.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @109.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @109.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @109.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @109.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @109.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @109.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @109.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @110.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @110.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @110.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @110.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @110.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @110.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @110.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @110.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @110.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4169  Cycle @110.00: [Executor]	EX: ALU Operation: SUB
@line:4490  Cycle @110.00: [Executor]	EX: Bypass Update: 0xfffffffb
@line:4500  Cycle @110.00: [Executor]	EX: ALU Result: 0xfffffffb
@line:4568  Cycle @110.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @110.00: [Executor]	EX: Branch Target Base: 0x18
@line:4636  Cycle @110.00: [Executor]	EX: Branch Type: BNE
@line:4915  Cycle @110.00: [Executor]	EX: Branch Target: 0xc
@line:4920  Cycle @110.00: [Executor]	EX: Branch Taken: 1
@line:4945  Cycle @110.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @110.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @110.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @110.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @110.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @110.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @110.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @110.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @110.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @110.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @110.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @110.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @110.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @111.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @111.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @111.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x0 rs2_data=0x6
@line:74    Cycle @111.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @111.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @111.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @111.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @111.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @111.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4154  Cycle @111.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @111.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @111.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @111.00: [Executor]	EX: Branch Immediate: 0xb
@line:4572  Cycle @111.00: [Executor]	EX: Branch Target Base: 0xc
@line:4741  Cycle @111.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @111.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @111.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @111.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @111.00: [MEM]	MEM: Bypass <= 0xfffffffb
@line:30    Cycle @111.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @111.00: [WB]	WB: Write x10 <= 0x0
@line:159   Cycle @111.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=10
@line:283   Cycle @111.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @111.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @111.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @111.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @111.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @111.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @112.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @112.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @112.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @112.00: [Executor]	Input: pc=0x10 rs1_data=0x0 rs2_data=0x6 Imm=0x0
@line:119   Cycle @112.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:271   Cycle @112.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:285   Cycle @112.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @112.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @112.00: [Executor]	EX: ALU Op2 source: RS2 (0x6)
@line:1117  Cycle @112.00: [Executor]	Divider: Start division, dividend=0x0, divisor=0x6, signed=1
@line:1145  Cycle @112.00: [Executor]	EX: Starting ~18-cycle division (SRT-4)
@line:1148  Cycle @112.00: [Executor]	EX:   Op1=0x0 (signed=1), Op2=0x6 (signed=1), is_rem=0
@line:1166  Cycle @112.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:4394  Cycle @112.00: [Executor]	EX: ALU Operation: DIV
@line:4496  Cycle @112.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4500  Cycle @112.00: [Executor]	EX: ALU Result: 0x0
@line:4568  Cycle @112.00: [Executor]	EX: Branch Immediate: 0x0
@line:4572  Cycle @112.00: [Executor]	EX: Branch Target Base: 0x10
@line:4741  Cycle @112.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5144  Cycle @112.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @112.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @112.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @112.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @112.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @112.00: [WB]	Input: rd=x0 wdata=0xfffffffb
@line:159   Cycle @112.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=13 wb_rd=0
@line:283   Cycle @112.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @112.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @112.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @112.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @112.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @112.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @113.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @113.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @113.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @113.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @113.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @113.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @113.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @113.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @113.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1357  Cycle @113.00: [Executor]	Divider: Starting normal division (DIV_PRE)
@line:4154  Cycle @113.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @113.00: [Executor]	EX: Bypass Update: 0x7
@line:4500  Cycle @113.00: [Executor]	EX: ALU Result: 0x7
@line:4568  Cycle @113.00: [Executor]	EX: Branch Immediate: 0x1
@line:4572  Cycle @113.00: [Executor]	EX: Branch Target Base: 0x14
@line:4741  Cycle @113.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @113.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @113.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @113.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @113.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @113.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @113.00: [WB]	WB: Write x13 <= 0xb
@line:159   Cycle @113.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=13
@line:283   Cycle @113.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @113.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @113.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @113.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @113.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @113.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @113.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @113.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @114.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @114.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @114.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @114.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @114.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @114.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @114.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @114.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @114.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2234  Cycle @114.00: [Executor]	Divider: Preprocessing complete, shift=29, starting iterations
@line:4319  Cycle @114.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @114.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @114.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @114.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @114.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @114.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @114.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @114.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @114.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @114.00: [MEM]	MEM: Bypass <= 0x7
@line:30    Cycle @114.00: [WB]	Input: rd=x0 wdata=0x0
@line:159   Cycle @114.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=15 wb_rd=0
@line:283   Cycle @114.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @114.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @114.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @114.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @114.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @114.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @114.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @114.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @115.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @115.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @115.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @115.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @115.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @115.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x7)
@line:285   Cycle @115.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @115.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @115.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @115.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @115.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @115.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @115.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @115.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @115.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @115.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @115.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @115.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @115.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @115.00: [WB]	Input: rd=x15 wdata=0x7
@line:35    Cycle @115.00: [WB]	WB: Write x15 <= 0x7
@line:159   Cycle @115.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=15
@line:283   Cycle @115.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @115.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @115.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @115.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @115.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @115.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @115.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @115.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @116.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @116.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @116.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @116.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @116.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @116.00: [Executor]	EX: RS1 source: WB Bypass (0x7)
@line:285   Cycle @116.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @116.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @116.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @116.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @116.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @116.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @116.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @116.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @116.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @116.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @116.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @116.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @116.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @116.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @116.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @116.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @116.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @116.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @116.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @116.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @116.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @116.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @116.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @117.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @117.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @117.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @117.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @117.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @117.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @117.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @117.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @117.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @117.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @117.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @117.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @117.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @117.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @117.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @117.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @117.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @117.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @117.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @117.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @117.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @117.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @117.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @117.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @117.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @117.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @117.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @117.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @117.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @118.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @118.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @118.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @118.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @118.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @118.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @118.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @118.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @118.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @118.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @118.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @118.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @118.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @118.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @118.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @118.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @118.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @118.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @118.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @118.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @118.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @118.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @118.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @118.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @118.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @118.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @118.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @118.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @118.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @119.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @119.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @119.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @119.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @119.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @119.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @119.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @119.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @119.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @119.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @119.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @119.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @119.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @119.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @119.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @119.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @119.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @119.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @119.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @119.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @119.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @119.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @119.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @119.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @119.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @119.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @119.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @119.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @119.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @120.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @120.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @120.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @120.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @120.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @120.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @120.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @120.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @120.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @120.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @120.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @120.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @120.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @120.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @120.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @120.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @120.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @120.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @120.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @120.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @120.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @120.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @120.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @120.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @120.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @120.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @120.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @120.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @120.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @121.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @121.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @121.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @121.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @121.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @121.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @121.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @121.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @121.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @121.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @121.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @121.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @121.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @121.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @121.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @121.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @121.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @121.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @121.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @121.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @121.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @121.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @121.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @121.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @121.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @121.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @121.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @121.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @121.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @122.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @122.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @122.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @122.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @122.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @122.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @122.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @122.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @122.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @122.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @122.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @122.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @122.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @122.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @122.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @122.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @122.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @122.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @122.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @122.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @122.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @122.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @122.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @122.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @122.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @122.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @122.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @122.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @122.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @123.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @123.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @123.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @123.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @123.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @123.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @123.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @123.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @123.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @123.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @123.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @123.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @123.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @123.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @123.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @123.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @123.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @123.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @123.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @123.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @123.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @123.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @123.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @123.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @123.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @123.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @123.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @123.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @123.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @124.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @124.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @124.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @124.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @124.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @124.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @124.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @124.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @124.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @124.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @124.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @124.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @124.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @124.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @124.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @124.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @124.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @124.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @124.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @124.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @124.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @124.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @124.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @124.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @124.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @124.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @124.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @124.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @124.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @125.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @125.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @125.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @125.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @125.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @125.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @125.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @125.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @125.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @125.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @125.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @125.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @125.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @125.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @125.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @125.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @125.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @125.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @125.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @125.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @125.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @125.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @125.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @125.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @125.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @125.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @125.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @125.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @125.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @126.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @126.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @126.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @126.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @126.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @126.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @126.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @126.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @126.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @126.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @126.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @126.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @126.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @126.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @126.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @126.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @126.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @126.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @126.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @126.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @126.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @126.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @126.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @126.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @126.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @126.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @126.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @126.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @126.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @127.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @127.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @127.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @127.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @127.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @127.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @127.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @127.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @127.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @127.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @127.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @127.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @127.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @127.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @127.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @127.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @127.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @127.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @127.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @127.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @127.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @127.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @127.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @127.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @127.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @127.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @127.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @127.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @127.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @128.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @128.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @128.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @128.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @128.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @128.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @128.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @128.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @128.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @128.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @128.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @128.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @128.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @128.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @128.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @128.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @128.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @128.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @128.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @128.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @128.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @128.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @128.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @128.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @128.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @128.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @128.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @128.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @128.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @129.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @129.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @129.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @129.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @129.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @129.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @129.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @129.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @129.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @129.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @129.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @129.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @129.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @129.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @129.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @129.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @129.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @129.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @129.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @129.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @129.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @129.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @129.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @129.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @129.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @129.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @129.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @129.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @129.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @130.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @130.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @130.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @130.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @130.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @130.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @130.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @130.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @130.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @130.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @130.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @130.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @130.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @130.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @130.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @130.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @130.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @130.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @130.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @130.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @130.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @130.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @130.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @130.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @130.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @130.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @130.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @130.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @130.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @131.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @131.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @131.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @131.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @131.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @131.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @131.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @131.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @131.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3579  Cycle @131.00: [Executor]	Divider: Iterations complete, entering post-processing
@line:4319  Cycle @131.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @131.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @131.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @131.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @131.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @131.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @131.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @131.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @131.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @131.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @131.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @131.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @131.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @131.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @131.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @131.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @131.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @131.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @131.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @131.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @132.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @132.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @132.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @132.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @132.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @132.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @132.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @132.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @132.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4007  Cycle @132.00: [Executor]	Divider: Completed, result=0x0
@line:4319  Cycle @132.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @132.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @132.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @132.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @132.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @132.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @132.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @132.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @132.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @132.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @132.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @132.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @132.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @132.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @132.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @132.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @132.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @132.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @132.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @132.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @133.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @133.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @133.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @133.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @133.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @133.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @133.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @133.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @133.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4022  Cycle @133.00: [Executor]	EX: SRT-4 divider result ready and consumed: 0x0, error=0
@line:4319  Cycle @133.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @133.00: [Executor]	EX: Bypass Update: 0x0
@line:4500  Cycle @133.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @133.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @133.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @133.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5123  Cycle @133.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x0)
@line:55    Cycle @133.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @133.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @133.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @133.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @133.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @133.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @133.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @133.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @133.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @133.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @133.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @133.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @134.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @134.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @134.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @134.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @134.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @134.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @134.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @134.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @134.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4169  Cycle @134.00: [Executor]	EX: ALU Operation: SUB
@line:4490  Cycle @134.00: [Executor]	EX: Bypass Update: 0xfffffffc
@line:4500  Cycle @134.00: [Executor]	EX: ALU Result: 0xfffffffc
@line:4568  Cycle @134.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @134.00: [Executor]	EX: Branch Target Base: 0x18
@line:4636  Cycle @134.00: [Executor]	EX: Branch Type: BNE
@line:4915  Cycle @134.00: [Executor]	EX: Branch Target: 0xc
@line:4920  Cycle @134.00: [Executor]	EX: Branch Taken: 1
@line:4945  Cycle @134.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @134.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @134.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @134.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @134.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @134.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @134.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @134.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @134.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @134.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @134.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @134.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @134.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @135.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @135.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @135.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x0 rs2_data=0x7
@line:74    Cycle @135.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @135.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @135.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @135.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @135.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @135.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4154  Cycle @135.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @135.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @135.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @135.00: [Executor]	EX: Branch Immediate: 0xb
@line:4572  Cycle @135.00: [Executor]	EX: Branch Target Base: 0xc
@line:4741  Cycle @135.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @135.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @135.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @135.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @135.00: [MEM]	MEM: Bypass <= 0xfffffffc
@line:30    Cycle @135.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @135.00: [WB]	WB: Write x10 <= 0x0
@line:159   Cycle @135.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=10
@line:283   Cycle @135.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @135.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @135.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @135.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @135.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @135.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @136.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @136.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @136.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @136.00: [Executor]	Input: pc=0x10 rs1_data=0x0 rs2_data=0x7 Imm=0x0
@line:119   Cycle @136.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:271   Cycle @136.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:285   Cycle @136.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @136.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @136.00: [Executor]	EX: ALU Op2 source: RS2 (0x7)
@line:1117  Cycle @136.00: [Executor]	Divider: Start division, dividend=0x0, divisor=0x7, signed=1
@line:1145  Cycle @136.00: [Executor]	EX: Starting ~18-cycle division (SRT-4)
@line:1148  Cycle @136.00: [Executor]	EX:   Op1=0x0 (signed=1), Op2=0x7 (signed=1), is_rem=0
@line:1166  Cycle @136.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:4394  Cycle @136.00: [Executor]	EX: ALU Operation: DIV
@line:4496  Cycle @136.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4500  Cycle @136.00: [Executor]	EX: ALU Result: 0x0
@line:4568  Cycle @136.00: [Executor]	EX: Branch Immediate: 0x0
@line:4572  Cycle @136.00: [Executor]	EX: Branch Target Base: 0x10
@line:4741  Cycle @136.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5144  Cycle @136.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @136.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @136.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @136.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @136.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @136.00: [WB]	Input: rd=x0 wdata=0xfffffffc
@line:159   Cycle @136.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=13 wb_rd=0
@line:283   Cycle @136.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @136.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @136.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @136.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @136.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @136.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @137.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @137.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @137.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @137.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @137.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @137.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @137.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @137.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @137.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1357  Cycle @137.00: [Executor]	Divider: Starting normal division (DIV_PRE)
@line:4154  Cycle @137.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @137.00: [Executor]	EX: Bypass Update: 0x8
@line:4500  Cycle @137.00: [Executor]	EX: ALU Result: 0x8
@line:4568  Cycle @137.00: [Executor]	EX: Branch Immediate: 0x1
@line:4572  Cycle @137.00: [Executor]	EX: Branch Target Base: 0x14
@line:4741  Cycle @137.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @137.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @137.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @137.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @137.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @137.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @137.00: [WB]	WB: Write x13 <= 0xb
@line:159   Cycle @137.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=13
@line:283   Cycle @137.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @137.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @137.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @137.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @137.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @137.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @137.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @137.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @138.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @138.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @138.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @138.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @138.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @138.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @138.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @138.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @138.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2234  Cycle @138.00: [Executor]	Divider: Preprocessing complete, shift=29, starting iterations
@line:4319  Cycle @138.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @138.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @138.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @138.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @138.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @138.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @138.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @138.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @138.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @138.00: [MEM]	MEM: Bypass <= 0x8
@line:30    Cycle @138.00: [WB]	Input: rd=x0 wdata=0x0
@line:159   Cycle @138.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=15 wb_rd=0
@line:283   Cycle @138.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @138.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @138.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @138.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @138.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @138.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @138.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @138.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @139.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @139.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @139.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @139.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @139.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @139.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x8)
@line:285   Cycle @139.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @139.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @139.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @139.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @139.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @139.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @139.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @139.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @139.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @139.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @139.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @139.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @139.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @139.00: [WB]	Input: rd=x15 wdata=0x8
@line:35    Cycle @139.00: [WB]	WB: Write x15 <= 0x8
@line:159   Cycle @139.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=15
@line:283   Cycle @139.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @139.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @139.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @139.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @139.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @139.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @139.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @139.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @140.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @140.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @140.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @140.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @140.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @140.00: [Executor]	EX: RS1 source: WB Bypass (0x8)
@line:285   Cycle @140.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @140.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @140.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @140.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @140.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @140.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @140.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @140.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @140.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @140.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @140.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @140.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @140.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @140.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @140.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @140.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @140.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @140.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @140.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @140.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @140.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @140.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @140.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @141.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @141.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @141.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @141.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @141.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @141.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @141.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @141.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @141.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @141.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @141.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @141.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @141.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @141.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @141.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @141.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @141.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @141.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @141.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @141.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @141.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @141.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @141.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @141.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @141.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @141.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @141.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @141.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @141.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @142.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @142.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @142.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @142.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @142.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @142.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @142.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @142.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @142.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @142.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @142.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @142.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @142.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @142.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @142.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @142.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @142.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @142.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @142.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @142.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @142.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @142.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @142.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @142.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @142.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @142.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @142.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @142.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @142.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @143.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @143.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @143.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @143.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @143.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @143.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @143.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @143.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @143.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @143.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @143.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @143.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @143.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @143.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @143.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @143.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @143.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @143.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @143.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @143.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @143.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @143.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @143.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @143.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @143.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @143.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @143.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @143.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @143.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @144.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @144.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @144.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @144.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @144.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @144.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @144.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @144.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @144.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @144.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @144.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @144.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @144.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @144.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @144.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @144.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @144.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @144.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @144.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @144.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @144.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @144.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @144.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @144.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @144.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @144.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @144.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @144.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @144.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @145.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @145.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @145.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @145.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @145.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @145.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @145.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @145.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @145.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @145.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @145.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @145.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @145.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @145.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @145.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @145.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @145.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @145.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @145.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @145.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @145.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @145.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @145.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @145.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @145.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @145.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @145.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @145.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @145.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @146.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @146.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @146.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @146.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @146.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @146.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @146.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @146.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @146.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @146.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @146.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @146.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @146.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @146.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @146.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @146.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @146.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @146.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @146.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @146.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @146.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @146.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @146.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @146.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @146.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @146.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @146.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @146.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @146.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @147.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @147.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @147.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @147.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @147.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @147.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @147.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @147.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @147.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @147.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @147.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @147.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @147.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @147.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @147.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @147.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @147.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @147.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @147.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @147.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @147.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @147.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @147.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @147.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @147.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @147.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @147.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @147.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @147.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @148.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @148.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @148.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @148.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @148.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @148.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @148.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @148.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @148.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @148.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @148.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @148.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @148.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @148.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @148.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @148.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @148.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @148.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @148.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @148.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @148.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @148.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @148.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @148.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @148.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @148.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @148.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @148.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @148.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @149.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @149.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @149.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @149.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @149.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @149.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @149.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @149.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @149.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @149.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @149.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @149.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @149.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @149.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @149.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @149.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @149.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @149.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @149.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @149.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @149.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @149.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @149.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @149.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @149.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @149.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @149.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @149.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @149.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @150.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @150.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @150.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @150.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @150.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @150.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @150.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @150.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @150.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @150.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @150.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @150.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @150.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @150.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @150.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @150.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @150.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @150.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @150.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @150.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @150.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @150.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @150.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @150.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @150.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @150.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @150.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @150.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @150.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @151.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @151.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @151.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @151.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @151.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @151.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @151.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @151.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @151.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @151.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @151.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @151.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @151.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @151.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @151.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @151.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @151.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @151.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @151.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @151.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @151.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @151.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @151.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @151.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @151.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @151.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @151.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @151.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @151.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @152.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @152.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @152.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @152.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @152.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @152.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @152.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @152.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @152.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @152.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @152.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @152.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @152.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @152.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @152.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @152.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @152.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @152.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @152.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @152.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @152.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @152.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @152.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @152.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @152.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @152.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @152.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @152.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @152.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @153.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @153.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @153.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @153.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @153.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @153.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @153.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @153.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @153.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @153.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @153.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @153.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @153.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @153.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @153.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @153.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @153.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @153.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @153.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @153.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @153.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @153.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @153.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @153.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @153.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @153.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @153.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @153.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @153.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @154.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @154.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @154.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @154.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @154.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @154.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @154.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @154.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @154.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @154.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @154.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @154.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @154.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @154.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @154.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @154.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @154.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @154.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @154.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @154.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @154.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @154.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @154.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @154.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @154.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @154.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @154.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @154.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @154.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @155.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @155.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @155.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @155.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @155.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @155.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @155.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @155.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @155.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3579  Cycle @155.00: [Executor]	Divider: Iterations complete, entering post-processing
@line:4319  Cycle @155.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @155.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @155.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @155.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @155.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @155.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @155.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @155.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @155.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @155.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @155.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @155.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @155.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @155.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @155.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @155.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @155.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @155.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @155.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @155.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @156.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @156.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @156.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @156.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @156.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @156.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @156.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @156.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @156.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4007  Cycle @156.00: [Executor]	Divider: Completed, result=0x0
@line:4319  Cycle @156.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @156.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @156.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @156.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @156.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @156.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @156.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @156.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @156.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @156.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @156.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @156.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @156.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @156.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @156.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @156.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @156.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @156.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @156.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @156.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @157.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @157.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @157.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @157.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @157.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @157.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @157.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @157.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @157.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4022  Cycle @157.00: [Executor]	EX: SRT-4 divider result ready and consumed: 0x0, error=0
@line:4319  Cycle @157.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @157.00: [Executor]	EX: Bypass Update: 0x0
@line:4500  Cycle @157.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @157.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @157.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @157.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5123  Cycle @157.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x0)
@line:55    Cycle @157.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @157.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @157.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @157.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @157.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @157.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @157.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @157.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @157.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @157.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @157.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @157.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @158.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @158.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @158.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @158.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @158.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @158.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @158.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @158.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @158.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4169  Cycle @158.00: [Executor]	EX: ALU Operation: SUB
@line:4490  Cycle @158.00: [Executor]	EX: Bypass Update: 0xfffffffd
@line:4500  Cycle @158.00: [Executor]	EX: ALU Result: 0xfffffffd
@line:4568  Cycle @158.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @158.00: [Executor]	EX: Branch Target Base: 0x18
@line:4636  Cycle @158.00: [Executor]	EX: Branch Type: BNE
@line:4915  Cycle @158.00: [Executor]	EX: Branch Target: 0xc
@line:4920  Cycle @158.00: [Executor]	EX: Branch Taken: 1
@line:4945  Cycle @158.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @158.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @158.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @158.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @158.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @158.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @158.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @158.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @158.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @158.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @158.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @158.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @158.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @159.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @159.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @159.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x0 rs2_data=0x8
@line:74    Cycle @159.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @159.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @159.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @159.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @159.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @159.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4154  Cycle @159.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @159.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @159.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @159.00: [Executor]	EX: Branch Immediate: 0xb
@line:4572  Cycle @159.00: [Executor]	EX: Branch Target Base: 0xc
@line:4741  Cycle @159.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @159.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @159.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @159.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @159.00: [MEM]	MEM: Bypass <= 0xfffffffd
@line:30    Cycle @159.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @159.00: [WB]	WB: Write x10 <= 0x0
@line:159   Cycle @159.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=10
@line:283   Cycle @159.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @159.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @159.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @159.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @159.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @159.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @160.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @160.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @160.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @160.00: [Executor]	Input: pc=0x10 rs1_data=0x0 rs2_data=0x8 Imm=0x0
@line:119   Cycle @160.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:271   Cycle @160.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:285   Cycle @160.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @160.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @160.00: [Executor]	EX: ALU Op2 source: RS2 (0x8)
@line:1117  Cycle @160.00: [Executor]	Divider: Start division, dividend=0x0, divisor=0x8, signed=1
@line:1145  Cycle @160.00: [Executor]	EX: Starting ~18-cycle division (SRT-4)
@line:1148  Cycle @160.00: [Executor]	EX:   Op1=0x0 (signed=1), Op2=0x8 (signed=1), is_rem=0
@line:1166  Cycle @160.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:4394  Cycle @160.00: [Executor]	EX: ALU Operation: DIV
@line:4496  Cycle @160.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4500  Cycle @160.00: [Executor]	EX: ALU Result: 0x0
@line:4568  Cycle @160.00: [Executor]	EX: Branch Immediate: 0x0
@line:4572  Cycle @160.00: [Executor]	EX: Branch Target Base: 0x10
@line:4741  Cycle @160.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5144  Cycle @160.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @160.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @160.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @160.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @160.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @160.00: [WB]	Input: rd=x0 wdata=0xfffffffd
@line:159   Cycle @160.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=13 wb_rd=0
@line:283   Cycle @160.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @160.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @160.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @160.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @160.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @160.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @161.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @161.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @161.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @161.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @161.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @161.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @161.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @161.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @161.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1357  Cycle @161.00: [Executor]	Divider: Starting normal division (DIV_PRE)
@line:4154  Cycle @161.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @161.00: [Executor]	EX: Bypass Update: 0x9
@line:4500  Cycle @161.00: [Executor]	EX: ALU Result: 0x9
@line:4568  Cycle @161.00: [Executor]	EX: Branch Immediate: 0x1
@line:4572  Cycle @161.00: [Executor]	EX: Branch Target Base: 0x14
@line:4741  Cycle @161.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @161.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @161.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @161.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @161.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @161.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @161.00: [WB]	WB: Write x13 <= 0xb
@line:159   Cycle @161.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=13
@line:283   Cycle @161.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @161.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @161.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @161.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @161.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @161.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @161.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @161.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @162.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @162.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @162.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @162.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @162.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @162.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @162.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @162.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @162.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2234  Cycle @162.00: [Executor]	Divider: Preprocessing complete, shift=28, starting iterations
@line:4319  Cycle @162.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @162.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @162.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @162.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @162.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @162.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @162.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @162.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @162.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @162.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @162.00: [WB]	Input: rd=x0 wdata=0x0
@line:159   Cycle @162.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=15 wb_rd=0
@line:283   Cycle @162.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @162.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @162.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @162.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @162.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @162.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @162.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @162.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @163.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @163.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @163.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @163.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @163.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @163.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x9)
@line:285   Cycle @163.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @163.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @163.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @163.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @163.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @163.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @163.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @163.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @163.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @163.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @163.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @163.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @163.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @163.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @163.00: [WB]	WB: Write x15 <= 0x9
@line:159   Cycle @163.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=15
@line:283   Cycle @163.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @163.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @163.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @163.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @163.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @163.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @163.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @163.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @164.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @164.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @164.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @164.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @164.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @164.00: [Executor]	EX: RS1 source: WB Bypass (0x9)
@line:285   Cycle @164.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @164.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @164.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @164.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @164.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @164.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @164.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @164.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @164.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @164.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @164.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @164.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @164.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @164.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @164.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @164.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @164.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @164.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @164.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @164.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @164.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @164.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @164.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @165.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @165.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @165.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @165.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @165.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @165.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @165.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @165.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @165.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @165.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @165.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @165.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @165.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @165.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @165.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @165.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @165.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @165.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @165.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @165.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @165.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @165.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @165.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @165.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @165.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @165.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @165.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @165.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @165.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @166.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @166.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @166.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @166.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @166.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @166.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @166.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @166.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @166.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @166.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @166.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @166.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @166.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @166.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @166.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @166.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @166.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @166.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @166.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @166.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @166.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @166.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @166.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @166.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @166.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @166.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @166.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @166.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @166.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @167.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @167.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @167.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @167.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @167.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @167.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @167.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @167.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @167.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @167.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @167.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @167.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @167.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @167.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @167.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @167.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @167.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @167.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @167.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @167.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @167.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @167.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @167.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @167.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @167.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @167.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @167.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @167.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @167.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @168.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @168.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @168.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @168.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @168.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @168.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @168.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @168.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @168.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @168.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @168.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @168.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @168.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @168.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @168.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @168.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @168.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @168.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @168.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @168.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @168.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @168.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @168.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @168.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @168.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @168.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @168.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @168.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @168.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @169.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @169.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @169.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @169.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @169.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @169.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @169.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @169.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @169.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @169.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @169.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @169.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @169.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @169.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @169.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @169.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @169.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @169.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @169.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @169.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @169.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @169.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @169.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @169.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @169.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @169.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @169.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @169.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @169.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @170.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @170.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @170.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @170.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @170.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @170.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @170.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @170.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @170.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @170.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @170.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @170.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @170.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @170.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @170.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @170.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @170.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @170.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @170.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @170.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @170.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @170.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @170.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @170.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @170.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @170.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @170.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @170.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @170.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @171.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @171.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @171.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @171.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @171.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @171.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @171.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @171.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @171.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @171.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @171.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @171.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @171.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @171.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @171.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @171.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @171.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @171.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @171.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @171.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @171.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @171.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @171.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @171.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @171.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @171.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @171.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @171.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @171.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @172.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @172.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @172.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @172.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @172.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @172.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @172.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @172.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @172.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @172.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @172.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @172.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @172.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @172.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @172.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @172.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @172.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @172.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @172.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @172.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @172.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @172.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @172.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @172.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @172.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @172.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @172.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @172.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @172.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @173.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @173.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @173.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @173.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @173.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @173.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @173.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @173.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @173.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @173.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @173.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @173.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @173.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @173.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @173.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @173.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @173.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @173.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @173.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @173.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @173.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @173.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @173.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @173.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @173.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @173.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @173.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @173.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @173.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @174.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @174.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @174.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @174.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @174.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @174.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @174.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @174.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @174.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @174.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @174.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @174.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @174.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @174.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @174.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @174.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @174.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @174.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @174.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @174.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @174.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @174.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @174.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @174.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @174.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @174.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @174.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @174.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @174.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @175.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @175.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @175.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @175.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @175.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @175.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @175.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @175.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @175.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @175.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @175.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @175.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @175.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @175.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @175.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @175.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @175.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @175.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @175.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @175.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @175.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @175.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @175.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @175.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @175.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @175.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @175.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @175.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @175.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @176.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @176.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @176.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @176.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @176.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @176.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @176.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @176.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @176.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @176.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @176.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @176.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @176.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @176.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @176.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @176.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @176.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @176.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @176.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @176.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @176.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @176.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @176.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @176.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @176.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @176.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @176.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @176.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @176.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @177.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @177.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @177.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @177.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @177.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @177.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @177.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @177.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @177.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @177.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @177.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @177.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @177.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @177.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @177.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @177.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @177.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @177.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @177.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @177.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @177.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @177.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @177.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @177.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @177.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @177.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @177.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @177.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @177.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @178.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @178.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @178.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @178.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @178.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @178.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @178.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @178.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @178.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @178.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @178.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @178.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @178.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @178.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @178.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @178.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @178.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @178.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @178.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @178.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @178.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @178.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @178.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @178.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @178.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @178.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @178.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @178.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @178.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @179.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @179.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @179.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @179.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @179.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @179.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @179.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @179.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @179.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3579  Cycle @179.00: [Executor]	Divider: Iterations complete, entering post-processing
@line:4319  Cycle @179.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @179.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @179.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @179.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @179.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @179.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @179.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @179.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @179.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @179.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @179.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @179.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @179.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @179.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @179.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @179.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @179.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @179.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @179.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @179.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @180.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @180.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @180.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @180.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @180.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @180.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @180.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @180.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @180.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4007  Cycle @180.00: [Executor]	Divider: Completed, result=0x0
@line:4319  Cycle @180.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @180.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @180.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @180.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @180.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @180.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @180.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @180.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @180.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @180.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @180.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @180.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @180.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @180.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @180.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @180.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @180.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @180.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @180.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @180.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @181.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @181.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @181.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @181.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @181.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @181.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @181.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @181.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @181.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4022  Cycle @181.00: [Executor]	EX: SRT-4 divider result ready and consumed: 0x0, error=0
@line:4319  Cycle @181.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @181.00: [Executor]	EX: Bypass Update: 0x0
@line:4500  Cycle @181.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @181.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @181.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @181.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5123  Cycle @181.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x0)
@line:55    Cycle @181.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @181.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @181.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @181.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @181.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @181.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @181.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @181.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @181.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @181.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @181.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @181.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @182.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @182.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @182.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @182.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @182.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @182.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @182.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @182.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @182.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4169  Cycle @182.00: [Executor]	EX: ALU Operation: SUB
@line:4490  Cycle @182.00: [Executor]	EX: Bypass Update: 0xfffffffe
@line:4500  Cycle @182.00: [Executor]	EX: ALU Result: 0xfffffffe
@line:4568  Cycle @182.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @182.00: [Executor]	EX: Branch Target Base: 0x18
@line:4636  Cycle @182.00: [Executor]	EX: Branch Type: BNE
@line:4915  Cycle @182.00: [Executor]	EX: Branch Target: 0xc
@line:4920  Cycle @182.00: [Executor]	EX: Branch Taken: 1
@line:4945  Cycle @182.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @182.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @182.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @182.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @182.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @182.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @182.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @182.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @182.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @182.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @182.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @182.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @182.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @183.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @183.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @183.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x0 rs2_data=0x9
@line:74    Cycle @183.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @183.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @183.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @183.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @183.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @183.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4154  Cycle @183.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @183.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @183.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @183.00: [Executor]	EX: Branch Immediate: 0xb
@line:4572  Cycle @183.00: [Executor]	EX: Branch Target Base: 0xc
@line:4741  Cycle @183.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @183.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @183.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @183.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @183.00: [MEM]	MEM: Bypass <= 0xfffffffe
@line:30    Cycle @183.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @183.00: [WB]	WB: Write x10 <= 0x0
@line:159   Cycle @183.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=10
@line:283   Cycle @183.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @183.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @183.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @183.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @183.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @183.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @184.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @184.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @184.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @184.00: [Executor]	Input: pc=0x10 rs1_data=0x0 rs2_data=0x9 Imm=0x0
@line:119   Cycle @184.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:271   Cycle @184.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:285   Cycle @184.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @184.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @184.00: [Executor]	EX: ALU Op2 source: RS2 (0x9)
@line:1117  Cycle @184.00: [Executor]	Divider: Start division, dividend=0x0, divisor=0x9, signed=1
@line:1145  Cycle @184.00: [Executor]	EX: Starting ~18-cycle division (SRT-4)
@line:1148  Cycle @184.00: [Executor]	EX:   Op1=0x0 (signed=1), Op2=0x9 (signed=1), is_rem=0
@line:1166  Cycle @184.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:4394  Cycle @184.00: [Executor]	EX: ALU Operation: DIV
@line:4496  Cycle @184.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4500  Cycle @184.00: [Executor]	EX: ALU Result: 0x0
@line:4568  Cycle @184.00: [Executor]	EX: Branch Immediate: 0x0
@line:4572  Cycle @184.00: [Executor]	EX: Branch Target Base: 0x10
@line:4741  Cycle @184.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5144  Cycle @184.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @184.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @184.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @184.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @184.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @184.00: [WB]	Input: rd=x0 wdata=0xfffffffe
@line:159   Cycle @184.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=13 wb_rd=0
@line:283   Cycle @184.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @184.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @184.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @184.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @184.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @184.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @185.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @185.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @185.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @185.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @185.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @185.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @185.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @185.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @185.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1357  Cycle @185.00: [Executor]	Divider: Starting normal division (DIV_PRE)
@line:4154  Cycle @185.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @185.00: [Executor]	EX: Bypass Update: 0xa
@line:4500  Cycle @185.00: [Executor]	EX: ALU Result: 0xa
@line:4568  Cycle @185.00: [Executor]	EX: Branch Immediate: 0x1
@line:4572  Cycle @185.00: [Executor]	EX: Branch Target Base: 0x14
@line:4741  Cycle @185.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @185.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @185.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @185.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @185.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @185.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @185.00: [WB]	WB: Write x13 <= 0xb
@line:159   Cycle @185.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=13
@line:283   Cycle @185.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @185.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @185.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @185.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @185.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @185.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @185.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @185.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @186.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @186.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @186.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @186.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @186.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @186.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @186.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @186.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @186.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2234  Cycle @186.00: [Executor]	Divider: Preprocessing complete, shift=28, starting iterations
@line:4319  Cycle @186.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @186.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @186.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @186.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @186.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @186.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @186.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @186.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @186.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @186.00: [MEM]	MEM: Bypass <= 0xa
@line:30    Cycle @186.00: [WB]	Input: rd=x0 wdata=0x0
@line:159   Cycle @186.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=15 wb_rd=0
@line:283   Cycle @186.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @186.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @186.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @186.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @186.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @186.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @186.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @186.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @187.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @187.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @187.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @187.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @187.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @187.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xa)
@line:285   Cycle @187.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @187.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @187.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @187.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @187.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @187.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @187.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @187.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @187.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @187.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @187.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @187.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @187.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @187.00: [WB]	Input: rd=x15 wdata=0xa
@line:35    Cycle @187.00: [WB]	WB: Write x15 <= 0xa
@line:159   Cycle @187.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=15
@line:283   Cycle @187.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @187.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @187.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @187.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @187.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @187.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @187.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @187.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @188.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @188.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @188.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @188.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @188.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @188.00: [Executor]	EX: RS1 source: WB Bypass (0xa)
@line:285   Cycle @188.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @188.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @188.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @188.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @188.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @188.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @188.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @188.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @188.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @188.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @188.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @188.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @188.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @188.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @188.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @188.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @188.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @188.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @188.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @188.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @188.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @188.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @188.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @189.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @189.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @189.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @189.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @189.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @189.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @189.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @189.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @189.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @189.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @189.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @189.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @189.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @189.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @189.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @189.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @189.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @189.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @189.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @189.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @189.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @189.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @189.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @189.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @189.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @189.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @189.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @189.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @189.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @190.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @190.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @190.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @190.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @190.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @190.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @190.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @190.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @190.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @190.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @190.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @190.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @190.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @190.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @190.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @190.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @190.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @190.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @190.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @190.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @190.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @190.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @190.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @190.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @190.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @190.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @190.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @190.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @190.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @191.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @191.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @191.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @191.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @191.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @191.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @191.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @191.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @191.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @191.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @191.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @191.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @191.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @191.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @191.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @191.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @191.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @191.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @191.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @191.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @191.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @191.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @191.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @191.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @191.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @191.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @191.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @191.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @191.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @192.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @192.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @192.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @192.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @192.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @192.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @192.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @192.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @192.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @192.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @192.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @192.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @192.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @192.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @192.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @192.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @192.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @192.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @192.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @192.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @192.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @192.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @192.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @192.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @192.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @192.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @192.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @192.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @192.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @193.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @193.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @193.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @193.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @193.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @193.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @193.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @193.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @193.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @193.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @193.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @193.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @193.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @193.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @193.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @193.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @193.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @193.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @193.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @193.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @193.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @193.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @193.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @193.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @193.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @193.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @193.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @193.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @193.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @194.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @194.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @194.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @194.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @194.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @194.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @194.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @194.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @194.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @194.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @194.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @194.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @194.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @194.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @194.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @194.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @194.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @194.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @194.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @194.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @194.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @194.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @194.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @194.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @194.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @194.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @194.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @194.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @194.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @195.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @195.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @195.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @195.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @195.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @195.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @195.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @195.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @195.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @195.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @195.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @195.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @195.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @195.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @195.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @195.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @195.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @195.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @195.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @195.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @195.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @195.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @195.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @195.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @195.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @195.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @195.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @195.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @195.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @196.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @196.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @196.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @196.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @196.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @196.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @196.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @196.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @196.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @196.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @196.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @196.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @196.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @196.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @196.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @196.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @196.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @196.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @196.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @196.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @196.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @196.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @196.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @196.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @196.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @196.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @196.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @196.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @196.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @197.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @197.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @197.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @197.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @197.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @197.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @197.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @197.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @197.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @197.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @197.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @197.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @197.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @197.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @197.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @197.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @197.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @197.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @197.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @197.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @197.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @197.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @197.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @197.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @197.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @197.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @197.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @197.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @197.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @198.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @198.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @198.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @198.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @198.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @198.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @198.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @198.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @198.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @198.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @198.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @198.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @198.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @198.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @198.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @198.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @198.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @198.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @198.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @198.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @198.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @198.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @198.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @198.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @198.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @198.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @198.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @198.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @198.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @199.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @199.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @199.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @199.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @199.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @199.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @199.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @199.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @199.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @199.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @199.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @199.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @199.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @199.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @199.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @199.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @199.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @199.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @199.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @199.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @199.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @199.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @199.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @199.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @199.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @199.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @199.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @199.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @199.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @200.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @200.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @200.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @200.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @200.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @200.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @200.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @200.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @200.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @200.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @200.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @200.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @200.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @200.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @200.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @200.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @200.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @200.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @200.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @200.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @200.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @200.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @200.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @200.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @200.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @200.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @200.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @200.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @200.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @201.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @201.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @201.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @201.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @201.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @201.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @201.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @201.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @201.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @201.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @201.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @201.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @201.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @201.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @201.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @201.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @201.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @201.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @201.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @201.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @201.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @201.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @201.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @201.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @201.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @201.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @201.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @201.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @201.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @202.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @202.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @202.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @202.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @202.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @202.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @202.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @202.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @202.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @202.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @202.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @202.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @202.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @202.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @202.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @202.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @202.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @202.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @202.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @202.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @202.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @202.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @202.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @202.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @202.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @202.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @202.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @202.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @202.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @203.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @203.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @203.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @203.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @203.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @203.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @203.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @203.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @203.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3579  Cycle @203.00: [Executor]	Divider: Iterations complete, entering post-processing
@line:4319  Cycle @203.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @203.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @203.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @203.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @203.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @203.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @203.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @203.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @203.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @203.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @203.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @203.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @203.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @203.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @203.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @203.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @203.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @203.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @203.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @203.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @204.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @204.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @204.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @204.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @204.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @204.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @204.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @204.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @204.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4007  Cycle @204.00: [Executor]	Divider: Completed, result=0x0
@line:4319  Cycle @204.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @204.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @204.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @204.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @204.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @204.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @204.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @204.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @204.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @204.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @204.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @204.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @204.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @204.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @204.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @204.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @204.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @204.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @204.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @204.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @205.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @205.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @205.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @205.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @205.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @205.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @205.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @205.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @205.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4022  Cycle @205.00: [Executor]	EX: SRT-4 divider result ready and consumed: 0x0, error=0
@line:4319  Cycle @205.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @205.00: [Executor]	EX: Bypass Update: 0x0
@line:4500  Cycle @205.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @205.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @205.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @205.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5123  Cycle @205.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x0)
@line:55    Cycle @205.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @205.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @205.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @205.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @205.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @205.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @205.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @205.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @205.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @205.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @205.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @205.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @206.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @206.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @206.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @206.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @206.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @206.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @206.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @206.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @206.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4169  Cycle @206.00: [Executor]	EX: ALU Operation: SUB
@line:4490  Cycle @206.00: [Executor]	EX: Bypass Update: 0xffffffff
@line:4500  Cycle @206.00: [Executor]	EX: ALU Result: 0xffffffff
@line:4568  Cycle @206.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @206.00: [Executor]	EX: Branch Target Base: 0x18
@line:4636  Cycle @206.00: [Executor]	EX: Branch Type: BNE
@line:4915  Cycle @206.00: [Executor]	EX: Branch Target: 0xc
@line:4920  Cycle @206.00: [Executor]	EX: Branch Taken: 1
@line:4945  Cycle @206.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @206.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @206.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @206.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @206.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @206.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @206.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @206.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @206.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @206.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @206.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @206.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @206.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @207.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @207.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @207.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x0 rs2_data=0xa
@line:74    Cycle @207.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @207.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @207.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @207.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @207.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @207.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4154  Cycle @207.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @207.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @207.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @207.00: [Executor]	EX: Branch Immediate: 0xb
@line:4572  Cycle @207.00: [Executor]	EX: Branch Target Base: 0xc
@line:4741  Cycle @207.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @207.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @207.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @207.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @207.00: [MEM]	MEM: Bypass <= 0xffffffff
@line:30    Cycle @207.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @207.00: [WB]	WB: Write x10 <= 0x0
@line:159   Cycle @207.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=10
@line:283   Cycle @207.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @207.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @207.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @207.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @207.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @207.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @208.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @208.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @208.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @208.00: [Executor]	Input: pc=0x10 rs1_data=0x0 rs2_data=0xa Imm=0x0
@line:119   Cycle @208.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:271   Cycle @208.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:285   Cycle @208.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @208.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @208.00: [Executor]	EX: ALU Op2 source: RS2 (0xa)
@line:1117  Cycle @208.00: [Executor]	Divider: Start division, dividend=0x0, divisor=0xa, signed=1
@line:1145  Cycle @208.00: [Executor]	EX: Starting ~18-cycle division (SRT-4)
@line:1148  Cycle @208.00: [Executor]	EX:   Op1=0x0 (signed=1), Op2=0xa (signed=1), is_rem=0
@line:1166  Cycle @208.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:4394  Cycle @208.00: [Executor]	EX: ALU Operation: DIV
@line:4496  Cycle @208.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4500  Cycle @208.00: [Executor]	EX: ALU Result: 0x0
@line:4568  Cycle @208.00: [Executor]	EX: Branch Immediate: 0x0
@line:4572  Cycle @208.00: [Executor]	EX: Branch Target Base: 0x10
@line:4741  Cycle @208.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5144  Cycle @208.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @208.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @208.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @208.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @208.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @208.00: [WB]	Input: rd=x0 wdata=0xffffffff
@line:159   Cycle @208.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=13 wb_rd=0
@line:283   Cycle @208.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @208.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @208.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @208.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @208.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @208.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @209.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @209.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @209.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @209.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @209.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @209.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @209.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @209.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @209.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1357  Cycle @209.00: [Executor]	Divider: Starting normal division (DIV_PRE)
@line:4154  Cycle @209.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @209.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @209.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @209.00: [Executor]	EX: Branch Immediate: 0x1
@line:4572  Cycle @209.00: [Executor]	EX: Branch Target Base: 0x14
@line:4741  Cycle @209.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @209.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @209.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @209.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @209.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @209.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @209.00: [WB]	WB: Write x13 <= 0xb
@line:159   Cycle @209.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=13
@line:283   Cycle @209.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @209.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @209.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @209.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @209.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @209.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @209.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @209.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @210.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @210.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @210.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @210.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @210.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @210.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @210.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @210.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @210.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2234  Cycle @210.00: [Executor]	Divider: Preprocessing complete, shift=28, starting iterations
@line:4319  Cycle @210.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @210.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @210.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @210.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @210.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @210.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @210.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @210.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @210.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @210.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @210.00: [WB]	Input: rd=x0 wdata=0x0
@line:159   Cycle @210.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=15 wb_rd=0
@line:283   Cycle @210.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @210.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @210.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @210.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @210.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @210.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @210.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @210.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @211.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @211.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @211.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @211.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @211.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @211.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xb)
@line:285   Cycle @211.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @211.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @211.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @211.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @211.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @211.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @211.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @211.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @211.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @211.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @211.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @211.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @211.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @211.00: [WB]	Input: rd=x15 wdata=0xb
@line:35    Cycle @211.00: [WB]	WB: Write x15 <= 0xb
@line:159   Cycle @211.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=15
@line:283   Cycle @211.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @211.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @211.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @211.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @211.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @211.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @211.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @211.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @212.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @212.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @212.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xb rs2_data=0xb
@line:74    Cycle @212.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @212.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @212.00: [Executor]	EX: RS1 source: WB Bypass (0xb)
@line:285   Cycle @212.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @212.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @212.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @212.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @212.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @212.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @212.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @212.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @212.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @212.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @212.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @212.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @212.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @212.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @212.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @212.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @212.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @212.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @212.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @212.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @212.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @212.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @212.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @213.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @213.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @213.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xb rs2_data=0xb
@line:74    Cycle @213.00: [Executor]	Input: pc=0x18 rs1_data=0xb rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @213.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @213.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @213.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @213.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @213.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @213.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @213.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @213.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @213.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @213.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @213.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @213.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @213.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @213.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @213.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @213.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @213.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @213.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @213.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @213.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @213.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @213.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @213.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @213.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @213.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @214.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @214.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @214.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xb rs2_data=0xb
@line:74    Cycle @214.00: [Executor]	Input: pc=0x18 rs1_data=0xb rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @214.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @214.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @214.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @214.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @214.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @214.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @214.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @214.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @214.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @214.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @214.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @214.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @214.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @214.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @214.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @214.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @214.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @214.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @214.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @214.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @214.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @214.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @214.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @214.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @214.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @215.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @215.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @215.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xb rs2_data=0xb
@line:74    Cycle @215.00: [Executor]	Input: pc=0x18 rs1_data=0xb rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @215.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @215.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @215.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @215.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @215.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @215.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @215.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @215.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @215.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @215.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @215.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @215.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @215.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @215.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @215.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @215.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @215.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @215.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @215.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @215.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @215.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @215.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @215.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @215.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @215.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @216.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @216.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @216.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xb rs2_data=0xb
@line:74    Cycle @216.00: [Executor]	Input: pc=0x18 rs1_data=0xb rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @216.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @216.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @216.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @216.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @216.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @216.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @216.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @216.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @216.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @216.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @216.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @216.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @216.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @216.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @216.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @216.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @216.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @216.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @216.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @216.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @216.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @216.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @216.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @216.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @216.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @217.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @217.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @217.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xb rs2_data=0xb
@line:74    Cycle @217.00: [Executor]	Input: pc=0x18 rs1_data=0xb rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @217.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @217.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @217.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @217.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @217.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @217.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @217.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @217.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @217.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @217.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @217.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @217.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @217.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @217.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @217.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @217.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @217.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @217.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @217.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @217.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @217.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @217.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @217.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @217.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @217.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @218.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @218.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @218.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xb rs2_data=0xb
@line:74    Cycle @218.00: [Executor]	Input: pc=0x18 rs1_data=0xb rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @218.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @218.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @218.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @218.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @218.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @218.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @218.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @218.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @218.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @218.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @218.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @218.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @218.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @218.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @218.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @218.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @218.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @218.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @218.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @218.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @218.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @218.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @218.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @218.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @218.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @219.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @219.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @219.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xb rs2_data=0xb
@line:74    Cycle @219.00: [Executor]	Input: pc=0x18 rs1_data=0xb rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @219.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @219.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @219.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @219.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @219.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @219.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @219.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @219.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @219.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @219.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @219.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @219.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @219.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @219.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @219.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @219.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @219.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @219.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @219.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @219.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @219.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @219.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @219.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @219.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @219.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @220.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @220.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @220.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xb rs2_data=0xb
@line:74    Cycle @220.00: [Executor]	Input: pc=0x18 rs1_data=0xb rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @220.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @220.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @220.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @220.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @220.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @220.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @220.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @220.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @220.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @220.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @220.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @220.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @220.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @220.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @220.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @220.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @220.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @220.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @220.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @220.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @220.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @220.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @220.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @220.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @220.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @221.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @221.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @221.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xb rs2_data=0xb
@line:74    Cycle @221.00: [Executor]	Input: pc=0x18 rs1_data=0xb rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @221.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @221.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @221.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @221.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @221.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @221.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @221.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @221.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @221.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @221.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @221.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @221.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @221.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @221.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @221.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @221.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @221.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @221.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @221.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @221.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @221.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @221.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @221.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @221.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @221.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @222.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @222.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @222.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xb rs2_data=0xb
@line:74    Cycle @222.00: [Executor]	Input: pc=0x18 rs1_data=0xb rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @222.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @222.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @222.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @222.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @222.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @222.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @222.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @222.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @222.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @222.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @222.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @222.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @222.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @222.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @222.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @222.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @222.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @222.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @222.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @222.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @222.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @222.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @222.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @222.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @222.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @223.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @223.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @223.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xb rs2_data=0xb
@line:74    Cycle @223.00: [Executor]	Input: pc=0x18 rs1_data=0xb rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @223.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @223.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @223.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @223.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @223.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @223.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @223.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @223.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @223.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @223.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @223.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @223.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @223.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @223.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @223.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @223.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @223.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @223.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @223.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @223.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @223.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @223.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @223.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @223.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @223.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @224.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @224.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @224.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xb rs2_data=0xb
@line:74    Cycle @224.00: [Executor]	Input: pc=0x18 rs1_data=0xb rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @224.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @224.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @224.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @224.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @224.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @224.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @224.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @224.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @224.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @224.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @224.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @224.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @224.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @224.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @224.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @224.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @224.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @224.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @224.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @224.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @224.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @224.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @224.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @224.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @224.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @225.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @225.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @225.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xb rs2_data=0xb
@line:74    Cycle @225.00: [Executor]	Input: pc=0x18 rs1_data=0xb rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @225.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @225.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @225.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @225.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @225.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @225.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @225.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @225.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @225.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @225.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @225.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @225.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @225.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @225.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @225.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @225.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @225.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @225.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @225.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @225.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @225.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @225.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @225.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @225.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @225.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @226.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @226.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @226.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xb rs2_data=0xb
@line:74    Cycle @226.00: [Executor]	Input: pc=0x18 rs1_data=0xb rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @226.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @226.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @226.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @226.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @226.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @226.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @226.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @226.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @226.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @226.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @226.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @226.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @226.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @226.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @226.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @226.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @226.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @226.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @226.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @226.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @226.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @226.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @226.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @226.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @226.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @227.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @227.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @227.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xb rs2_data=0xb
@line:74    Cycle @227.00: [Executor]	Input: pc=0x18 rs1_data=0xb rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @227.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @227.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @227.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @227.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @227.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3579  Cycle @227.00: [Executor]	Divider: Iterations complete, entering post-processing
@line:4319  Cycle @227.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @227.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @227.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @227.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @227.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @227.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @227.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @227.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @227.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @227.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @227.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @227.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @227.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @227.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @227.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @227.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @227.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @227.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @227.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @227.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @228.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @228.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @228.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xb rs2_data=0xb
@line:74    Cycle @228.00: [Executor]	Input: pc=0x18 rs1_data=0xb rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @228.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @228.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @228.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @228.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @228.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4007  Cycle @228.00: [Executor]	Divider: Completed, result=0x0
@line:4319  Cycle @228.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @228.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @228.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @228.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @228.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @228.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @228.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @228.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @228.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @228.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @228.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @228.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=1 mem_rd=0 wb_rd=0
@line:283   Cycle @228.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=1
@line:27    Cycle @228.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @228.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @228.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @228.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @228.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:137   Cycle @228.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @228.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @229.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @229.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @229.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xb rs2_data=0xb
@line:74    Cycle @229.00: [Executor]	Input: pc=0x18 rs1_data=0xb rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @229.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @229.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @229.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @229.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @229.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4022  Cycle @229.00: [Executor]	EX: SRT-4 divider result ready and consumed: 0x0, error=0
@line:4319  Cycle @229.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @229.00: [Executor]	EX: Bypass Update: 0x0
@line:4500  Cycle @229.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @229.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @229.00: [Executor]	EX: Branch Target Base: 0x18
@line:4741  Cycle @229.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5123  Cycle @229.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x0)
@line:55    Cycle @229.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @229.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @229.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @229.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @229.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @229.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @229.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @229.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @229.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @229.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @229.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @229.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @230.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @230.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @230.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @230.00: [Executor]	Input: pc=0x18 rs1_data=0xb rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @230.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @230.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @230.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @230.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @230.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4169  Cycle @230.00: [Executor]	EX: ALU Operation: SUB
@line:4490  Cycle @230.00: [Executor]	EX: Bypass Update: 0x0
@line:4500  Cycle @230.00: [Executor]	EX: ALU Result: 0x0
@line:4568  Cycle @230.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4572  Cycle @230.00: [Executor]	EX: Branch Target Base: 0x18
@line:4636  Cycle @230.00: [Executor]	EX: Branch Type: BNE
@line:4915  Cycle @230.00: [Executor]	EX: Branch Target: 0xc
@line:4920  Cycle @230.00: [Executor]	EX: Branch Taken: 0
@line:55    Cycle @230.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @230.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @230.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @230.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @230.00: [WB]	Input: rd=x0 wdata=0xb
@line:159   Cycle @230.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=10 wb_rd=0
@line:283   Cycle @230.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @230.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @230.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @230.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @230.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @230.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @231.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @231.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @231.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x0 rs2_data=0xb
@line:74    Cycle @231.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:85    Cycle @231.00: [Executor]	EX: Flush
@line:119   Cycle @231.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x0 rd=0x0
@line:229   Cycle @231.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @231.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @231.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @231.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4154  Cycle @231.00: [Executor]	EX: ALU Operation: ADD
@line:4490  Cycle @231.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @231.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @231.00: [Executor]	EX: Branch Immediate: 0xb
@line:4572  Cycle @231.00: [Executor]	EX: Branch Target Base: 0xc
@line:4741  Cycle @231.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @231.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @231.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @231.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @231.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @231.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @231.00: [WB]	WB: Write x10 <= 0x0
@line:159   Cycle @231.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=10
@line:283   Cycle @231.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:53    Cycle @231.00: [Fetcher_Impl]	IF: Flush to 0x1c
@line:64    Cycle @231.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:78    Cycle @231.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:116   Cycle @231.00: [Fetcher_Impl]	BTB: MISS at PC=0x1c, Index=7
@line:145   Cycle @231.00: [Fetcher_Impl]	IF: Next PC=0x20  Next Last PC=1c
@line:137   Cycle @231.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:360   Cycle @231.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @232.00: [Decoder]	ID: Fetched Instruction=0x100073 at PC=0x1c
@line:6083  Cycle @232.00: [Decoder]	Control signals: alu_func=0x400 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x0 rs2_used=0x0
@line:6086  Cycle @232.00: [Decoder]	Forwarding data: imm=0x1 pc=0x1c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @232.00: [Executor]	Input: pc=0x10 rs1_data=0x0 rs2_data=0xb Imm=0x0
@line:119   Cycle @232.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @232.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:285   Cycle @232.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @232.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @232.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4319  Cycle @232.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4490  Cycle @232.00: [Executor]	EX: Bypass Update: 0xb
@line:4500  Cycle @232.00: [Executor]	EX: ALU Result: 0xb
@line:4568  Cycle @232.00: [Executor]	EX: Branch Immediate: 0x0
@line:4572  Cycle @232.00: [Executor]	EX: Branch Target Base: 0x10
@line:4741  Cycle @232.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:85    Cycle @232.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @232.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @232.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @232.00: [WB]	Input: rd=x0 wdata=0x0
@line:159   Cycle @232.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=1 rs1_used=0 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 ex_div_busy=0 mem_rd=0 wb_rd=0
@line:283   Cycle @232.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0
@line:64    Cycle @232.00: [Fetcher_Impl]	IF: Final Current PC=0x20
@line:78    Cycle @232.00: [Fetcher_Impl]	IF: SRAM Addr=0x8
@line:116   Cycle @232.00: [Fetcher_Impl]	BTB: MISS at PC=0x20, Index=8
@line:145   Cycle @232.00: [Fetcher_Impl]	IF: Next PC=0x24  Next Last PC=20
@line:360   Cycle @232.00: [Decoder_Impl]	Output: alu_func=0x400 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @233.00: [Decoder]	ID: Fetched Instruction=0x33 at PC=0x20
@line:6083  Cycle @233.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @233.00: [Decoder]	Forwarding data: imm=0x0 pc=0x20 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @233.00: [Executor]	Input: pc=0x1c rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:119   Cycle @233.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @233.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @233.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @233.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @233.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:4056  Cycle @233.00: [Executor]	EBREAK encountered at PC=0x1c, halting simulation.

