

================================================================
== Vitis HLS Report for 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1'
================================================================
* Date:           Wed Mar 20 05:12:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|       93|  40.000 ns|  0.930 us|    4|   93|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_1021_1  |        2|       91|         3|          1|          1|  1 ~ 90|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.31>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1015->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 6 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln1021_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln1021"   --->   Operation 7 'read' 'sext_ln1021_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cols_addrbound_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %cols_addrbound"   --->   Operation 8 'read' 'cols_addrbound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1021_cast = sext i58 %sext_ln1021_read"   --->   Operation 9 'sext' 'sext_ln1021_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ldata, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln1015 = store i18 0, i18 %c" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1015->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 12 'store' 'store_ln1015' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%c_1 = load i18 %c" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 14 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.13ns)   --->   "%icmp_ln1021 = icmp_eq  i18 %c_1, i18 %cols_addrbound_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 15 'icmp' 'icmp_ln1021' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.13ns)   --->   "%c_2 = add i18 %c_1, i18 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 16 'add' 'c_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln1021 = br i1 %icmp_ln1021, void %for.inc.split.i, void %Axi2AxiStream.exit.exitStub" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 17 'br' 'br_ln1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln1015 = store i18 %c_2, i18 %c" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1015->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 18 'store' 'store_ln1015' <Predicate = (!icmp_ln1021)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln1021_cast" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 19 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem1_addr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1026->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 20 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln1021)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln1024 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1024->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 21 'specpipeline' 'specpipeline_ln1024' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1023 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 90, i64 45" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1023->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln1023' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln1021 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 23 'specloopname' 'specloopname_ln1021' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (3.63ns)   --->   "%write_ln1026 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %ldata, i512 %gmem1_addr_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1026->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 24 'write' 'write_ln1026' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1021 = br void %for.inc.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 25 'br' 'br_ln1021' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cols_addrbound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln1021]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ldata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                        (alloca           ) [ 0100]
sext_ln1021_read         (read             ) [ 0000]
cols_addrbound_read      (read             ) [ 0000]
sext_ln1021_cast         (sext             ) [ 0110]
specinterface_ln0        (specinterface    ) [ 0000]
specinterface_ln0        (specinterface    ) [ 0000]
store_ln1015             (store            ) [ 0000]
br_ln0                   (br               ) [ 0000]
c_1                      (load             ) [ 0000]
icmp_ln1021              (icmp             ) [ 0110]
c_2                      (add              ) [ 0000]
br_ln1021                (br               ) [ 0000]
store_ln1015             (store            ) [ 0000]
gmem1_addr               (getelementptr    ) [ 0000]
gmem1_addr_read          (read             ) [ 0101]
specpipeline_ln1024      (specpipeline     ) [ 0000]
speclooptripcount_ln1023 (speclooptripcount) [ 0000]
specloopname_ln1021      (specloopname     ) [ 0000]
write_ln1026             (write            ) [ 0000]
br_ln1021                (br               ) [ 0000]
ret_ln0                  (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cols_addrbound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_addrbound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln1021">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln1021"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ldata">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="c_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln1021_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="58" slack="0"/>
<pin id="60" dir="0" index="1" bw="58" slack="0"/>
<pin id="61" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln1021_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="cols_addrbound_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="18" slack="0"/>
<pin id="66" dir="0" index="1" bw="18" slack="0"/>
<pin id="67" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_addrbound_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="gmem1_addr_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="512" slack="0"/>
<pin id="72" dir="0" index="1" bw="512" slack="0"/>
<pin id="73" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="write_ln1026_write_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="512" slack="0"/>
<pin id="78" dir="0" index="2" bw="512" slack="1"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1026/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sext_ln1021_cast_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="58" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1021_cast/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln1015_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="18" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1015/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="c_1_load_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="18" slack="0"/>
<pin id="93" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln1021_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="18" slack="0"/>
<pin id="96" dir="0" index="1" bw="18" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1021/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="c_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="18" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln1015_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="18" slack="0"/>
<pin id="108" dir="0" index="1" bw="18" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1015/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="gmem1_addr_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="512" slack="0"/>
<pin id="113" dir="0" index="1" bw="58" slack="1"/>
<pin id="114" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="c_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="18" slack="0"/>
<pin id="119" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="124" class="1005" name="sext_ln1021_cast_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="1"/>
<pin id="126" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1021_cast "/>
</bind>
</comp>

<comp id="129" class="1005" name="icmp_ln1021_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1021 "/>
</bind>
</comp>

<comp id="133" class="1005" name="gmem1_addr_read_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="512" slack="1"/>
<pin id="135" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="36" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="52" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="58" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="91" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="64" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="91" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="100" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="111" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="120"><net_src comp="54" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="123"><net_src comp="117" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="127"><net_src comp="82" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="132"><net_src comp="94" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="70" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="75" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ldata | {3 }
 - Input state : 
	Port: Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 : cols_addrbound | {1 }
	Port: Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 : gmem1 | {2 }
	Port: Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 : sext_ln1021 | {1 }
  - Chain level:
	State 1
		store_ln1015 : 1
		c_1 : 1
		icmp_ln1021 : 2
		c_2 : 2
		br_ln1021 : 3
		store_ln1015 : 3
	State 2
		gmem1_addr_read : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln1021_fu_94       |    0    |    25   |
|----------|--------------------------------|---------|---------|
|    add   |           c_2_fu_100           |    0    |    25   |
|----------|--------------------------------|---------|---------|
|          |   sext_ln1021_read_read_fu_58  |    0    |    0    |
|   read   | cols_addrbound_read_read_fu_64 |    0    |    0    |
|          |   gmem1_addr_read_read_fu_70   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |    write_ln1026_write_fu_75    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |     sext_ln1021_cast_fu_82     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    50   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        c_reg_117       |   18   |
| gmem1_addr_read_reg_133|   512  |
|   icmp_ln1021_reg_129  |    1   |
|sext_ln1021_cast_reg_124|   64   |
+------------------------+--------+
|          Total         |   595  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   50   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   595  |    -   |
+-----------+--------+--------+
|   Total   |   595  |   50   |
+-----------+--------+--------+
