\doxysection{system/include/stm32f4-\/hal/stm32f4xx\+\_\+hal\+\_\+rcc.h File Reference}
\label{stm32f4xx__hal__rcc_8h}\index{system/include/stm32f4-\/hal/stm32f4xx\_hal\_rcc.h@{system/include/stm32f4-\/hal/stm32f4xx\_hal\_rcc.h}}


Header file of RCC HAL module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h\char`\"{}}\newline
Include dependency graph for stm32f4xx\+\_\+hal\+\_\+rcc.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f4xx__hal__rcc_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f4xx__hal__rcc_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ RCC\+\_\+\+Osc\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em RCC Internal/\+External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \textbf{ RCC\+\_\+\+Clk\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em RCC System, AHB and APB busses clock configuration structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+NONE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+HSE}~((uint32\+\_\+t)0x00000001U)
\item 
\#define \textbf{ RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+HSI}~((uint32\+\_\+t)0x00000002U)
\item 
\#define \textbf{ RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+LSE}~((uint32\+\_\+t)0x00000004U)
\item 
\#define \textbf{ RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+LSI}~((uint32\+\_\+t)0x00000008U)
\item 
\#define \textbf{ RCC\+\_\+\+HSE\+\_\+\+OFF}~((uint8\+\_\+t)0x00U)
\item 
\#define \textbf{ RCC\+\_\+\+HSE\+\_\+\+ON}~((uint8\+\_\+t)0x01U)
\item 
\#define \textbf{ RCC\+\_\+\+HSE\+\_\+\+BYPASS}~((uint8\+\_\+t)0x05U)
\item 
\#define \textbf{ RCC\+\_\+\+LSE\+\_\+\+OFF}~((uint8\+\_\+t)0x00U)
\item 
\#define \textbf{ RCC\+\_\+\+LSE\+\_\+\+ON}~((uint8\+\_\+t)0x01U)
\item 
\#define \textbf{ RCC\+\_\+\+LSE\+\_\+\+BYPASS}~((uint8\+\_\+t)0x05U)
\item 
\#define \textbf{ RCC\+\_\+\+HSI\+\_\+\+OFF}~((uint8\+\_\+t)0x00U)
\item 
\#define \textbf{ RCC\+\_\+\+HSI\+\_\+\+ON}~((uint8\+\_\+t)0x01U)
\item 
\#define \textbf{ RCC\+\_\+\+HSICALIBRATION\+\_\+\+DEFAULT}~((uint32\+\_\+t)0x10U)         /$\ast$ Default HSI calibration trimming \textbf{ value} $\ast$/
\item 
\#define \textbf{ RCC\+\_\+\+LSI\+\_\+\+OFF}~((uint8\+\_\+t)0x00U)
\item 
\#define \textbf{ RCC\+\_\+\+LSI\+\_\+\+ON}~((uint8\+\_\+t)0x01U)
\item 
\#define \textbf{ RCC\+\_\+\+PLL\+\_\+\+NONE}~((uint8\+\_\+t)0x00U)
\item 
\#define \textbf{ RCC\+\_\+\+PLL\+\_\+\+OFF}~((uint8\+\_\+t)0x01U)
\item 
\#define \textbf{ RCC\+\_\+\+PLL\+\_\+\+ON}~((uint8\+\_\+t)0x02U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLP\+\_\+\+DIV2}~((uint32\+\_\+t)0x00000002U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLP\+\_\+\+DIV4}~((uint32\+\_\+t)0x00000004U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLP\+\_\+\+DIV6}~((uint32\+\_\+t)0x00000006U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLP\+\_\+\+DIV8}~((uint32\+\_\+t)0x00000008U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI}
\item 
\#define \textbf{ RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE}
\item 
\#define \textbf{ RCC\+\_\+\+CLOCKTYPE\+\_\+\+SYSCLK}~((uint32\+\_\+t)0x00000001U)
\item 
\#define \textbf{ RCC\+\_\+\+CLOCKTYPE\+\_\+\+HCLK}~((uint32\+\_\+t)0x00000002U)
\item 
\#define \textbf{ RCC\+\_\+\+CLOCKTYPE\+\_\+\+PCLK1}~((uint32\+\_\+t)0x00000004U)
\item 
\#define \textbf{ RCC\+\_\+\+CLOCKTYPE\+\_\+\+PCLK2}~((uint32\+\_\+t)0x00000008U)
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSE}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+PLLCLK}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+PLLRCLK}~((uint32\+\_\+t)(\textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0} $\vert$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}))
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+HSE}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+PLLCLK}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+PLLRCLK}~((uint32\+\_\+t)(\textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0} $\vert$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}))
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+DIV1}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+DIV2}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+DIV4}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+DIV8}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+DIV16}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+DIV64}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+DIV128}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+DIV256}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}
\item 
\#define \textbf{ RCC\+\_\+\+SYSCLK\+\_\+\+DIV512}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}
\item 
\#define \textbf{ RCC\+\_\+\+HCLK\+\_\+\+DIV1}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}
\item 
\#define \textbf{ RCC\+\_\+\+HCLK\+\_\+\+DIV2}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}
\item 
\#define \textbf{ RCC\+\_\+\+HCLK\+\_\+\+DIV4}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}
\item 
\#define \textbf{ RCC\+\_\+\+HCLK\+\_\+\+DIV8}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}
\item 
\#define \textbf{ RCC\+\_\+\+HCLK\+\_\+\+DIV16}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSE}~((uint32\+\_\+t)0x00000100U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSI}~((uint32\+\_\+t)0x00000200U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV2}~((uint32\+\_\+t)0x00020300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV3}~((uint32\+\_\+t)0x00030300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV4}~((uint32\+\_\+t)0x00040300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV5}~((uint32\+\_\+t)0x00050300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV6}~((uint32\+\_\+t)0x00060300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV7}~((uint32\+\_\+t)0x00070300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV8}~((uint32\+\_\+t)0x00080300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV9}~((uint32\+\_\+t)0x00090300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV10}~((uint32\+\_\+t)0x000\+A0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV11}~((uint32\+\_\+t)0x000\+B0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV12}~((uint32\+\_\+t)0x000\+C0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV13}~((uint32\+\_\+t)0x000\+D0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV14}~((uint32\+\_\+t)0x000\+E0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV15}~((uint32\+\_\+t)0x000\+F0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV16}~((uint32\+\_\+t)0x00100300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV17}~((uint32\+\_\+t)0x00110300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV18}~((uint32\+\_\+t)0x00120300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV19}~((uint32\+\_\+t)0x00130300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV20}~((uint32\+\_\+t)0x00140300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV21}~((uint32\+\_\+t)0x00150300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV22}~((uint32\+\_\+t)0x00160300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV23}~((uint32\+\_\+t)0x00170300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV24}~((uint32\+\_\+t)0x00180300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV25}~((uint32\+\_\+t)0x00190300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV26}~((uint32\+\_\+t)0x001\+A0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV27}~((uint32\+\_\+t)0x001\+B0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV28}~((uint32\+\_\+t)0x001\+C0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV29}~((uint32\+\_\+t)0x001\+D0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV30}~((uint32\+\_\+t)0x001\+E0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV31}~((uint32\+\_\+t)0x001\+F0300U)
\item 
\#define \textbf{ RCC\+\_\+\+MCO1}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ RCC\+\_\+\+MCO2}~((uint32\+\_\+t)0x00000001U)
\item 
\#define \textbf{ RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSE}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSE}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1}
\item 
\#define \textbf{ RCC\+\_\+\+MCODIV\+\_\+1}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ RCC\+\_\+\+MCODIV\+\_\+2}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}
\item 
\#define \textbf{ RCC\+\_\+\+MCODIV\+\_\+3}~((uint32\+\_\+t)\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0} $\vert$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2})
\item 
\#define \textbf{ RCC\+\_\+\+MCODIV\+\_\+4}~((uint32\+\_\+t)\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1} $\vert$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2})
\item 
\#define \textbf{ RCC\+\_\+\+MCODIV\+\_\+5}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}
\item 
\#define \textbf{ RCC\+\_\+\+IT\+\_\+\+LSIRDY}~((uint8\+\_\+t)0x01U)
\item 
\#define \textbf{ RCC\+\_\+\+IT\+\_\+\+LSERDY}~((uint8\+\_\+t)0x02U)
\item 
\#define \textbf{ RCC\+\_\+\+IT\+\_\+\+HSIRDY}~((uint8\+\_\+t)0x04U)
\item 
\#define \textbf{ RCC\+\_\+\+IT\+\_\+\+HSERDY}~((uint8\+\_\+t)0x08U)
\item 
\#define \textbf{ RCC\+\_\+\+IT\+\_\+\+PLLRDY}~((uint8\+\_\+t)0x10U)
\item 
\#define \textbf{ RCC\+\_\+\+IT\+\_\+\+PLLI2\+SRDY}~((uint8\+\_\+t)0x20U)
\item 
\#define \textbf{ RCC\+\_\+\+IT\+\_\+\+CSS}~((uint8\+\_\+t)0x80U)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+HSIRDY}~((uint8\+\_\+t)0x21U)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+HSERDY}~((uint8\+\_\+t)0x31U)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+PLLRDY}~((uint8\+\_\+t)0x39U)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+PLLI2\+SRDY}~((uint8\+\_\+t)0x3\+BU)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+LSERDY}~((uint8\+\_\+t)0x41U)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+LSIRDY}~((uint8\+\_\+t)0x61U)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+BORRST}~((uint8\+\_\+t)0x79U)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+PINRST}~((uint8\+\_\+t)0x7\+AU)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+PORRST}~((uint8\+\_\+t)0x7\+BU)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+SFTRST}~((uint8\+\_\+t)0x7\+CU)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+IWDGRST}~((uint8\+\_\+t)0x7\+DU)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+WWDGRST}~((uint8\+\_\+t)0x7\+EU)
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+LPWRRST}~((uint8\+\_\+t)0x7\+FU)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$AHB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$AHB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$AHB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$AHB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$AHB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$AHB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$AHB1\+ENR \&(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$AHB1\+ENR \&(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$AHB1\+ENR \&(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$AHB1\+ENR \&(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$AHB1\+ENR \&(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$AHB1\+ENR \&(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$AHB1\+ENR \&(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$AHB1\+ENR \&(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$AHB1\+ENR \&(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$AHB1\+ENR \&(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$AHB1\+ENR \&(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$AHB1\+ENR \&(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB2\+ENR \& (\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB2\+ENR \& (\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB2\+ENR \& (\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB2\+ENR \& (\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB2\+ENR \& (\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB2\+ENR \& (\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB2\+ENR \& (\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB2\+ENR \& (\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB2\+ENR \& (\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB2\+ENR \& (\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB2\+ENR \& (\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB2\+ENR \& (\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB2\+ENR \& (\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB2\+ENR \& (\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB2\+ENR \& (\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB2\+ENR \& (\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$AHB1\+RSTR = 0x\+FFFFFFFFU)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$AHB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$AHB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$AHB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$AHB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$AHB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$AHB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$AHB1\+RSTR = 0x00U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$AHB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$AHB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$AHB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$AHB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$AHB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$AHB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR = 0x\+FFFFFFFFU)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR = 0x00U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB2\+RSTR = 0x\+FFFFFFFFU)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB2\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB2\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB2\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB2\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB2\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB2\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB2\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB2\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB2\+RSTR = 0x00U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB2\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB2\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB2\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB2\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB2\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB2\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB2\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB2\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$AHB1\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$AHB1\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$AHB1\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$AHB1\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$AHB1\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$AHB1\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$AHB1\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$AHB1\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$AHB1\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$AHB1\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$AHB1\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$AHB1\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$APB1\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$APB1\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$APB1\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$APB1\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$APB1\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$APB1\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$APB1\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB1\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB1\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB1\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB1\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB1\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB1\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB1\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$APB2\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$APB2\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$APB2\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$APB2\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$APB2\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$APB2\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$APB2\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(\textbf{ RCC}-\/$>$APB2\+LPENR $\vert$= (\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+LPENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+ENABLE}()~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+BB} = \textbf{ ENABLE})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal High Speed oscillator (HSI). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+DISABLE}()~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+BB} = \textbf{ DISABLE})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST}(\+\_\+\+\_\+\+HSICalibration\+Value\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to adjust the Internal High Speed oscillator (HSI) calibration value. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+ENABLE}()~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+BB} = \textbf{ ENABLE})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal Low Speed oscillator (LSI). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+DISABLE}()~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+BB} = \textbf{ DISABLE})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSE\+\_\+\+CONFIG}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint8\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+CR\+\_\+\+BYTE2\+\_\+\+ADDRESS} = (\+\_\+\+\_\+\+STATE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the External High Speed oscillator (HSE). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+CONFIG}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint8\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BYTE0\+\_\+\+ADDRESS} = (\+\_\+\+\_\+\+STATE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the External Low Speed oscillator (LSE). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+ENABLE}()~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+BB} = \textbf{ ENABLE})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the RTC clock. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+DISABLE}()~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+BB} = \textbf{ DISABLE})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLKPRESCALER}(\+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macros to configure the RTC clock (RTCCLK). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CONFIG}(\+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+FORCE}()~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+BB} = \textbf{ ENABLE})
\begin{DoxyCompactList}\small\item\em Macros to force or release the Backup domain reset. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+RELEASE}()~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+BB} = \textbf{ DISABLE})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+ENABLE}()~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+BB} = \textbf{ ENABLE})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the main PLL. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+DISABLE}()~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+BB} = \textbf{ DISABLE})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+PLLSOURCE\+\_\+\+CONFIG}(\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+)~\textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$PLLCFGR, \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}, (\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the PLL clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+PLLM\+\_\+\+CONFIG}(\+\_\+\+\_\+\+PLLM\+\_\+\+\_\+)~\textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$PLLCFGR, \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM}, (\+\_\+\+\_\+\+PLLM\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the PLL multiplication factor. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+CONFIG}(\+\_\+\+\_\+\+RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+\_\+)~\textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$CFGR, \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW}, (\+\_\+\+\_\+\+RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the system clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+SYSCLK\+\_\+\+SOURCE}()~((uint32\+\_\+t)(\textbf{ RCC}-\/$>$CFGR \& \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS}))
\begin{DoxyCompactList}\small\item\em Macro to get the clock source used as system clock. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+PLL\+\_\+\+OSCSOURCE}()~((uint32\+\_\+t)(\textbf{ RCC}-\/$>$PLLCFGR \& \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}))
\begin{DoxyCompactList}\small\item\em Macro to get the oscillator used as PLL clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO1\+\_\+\+CONFIG}(\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)~                 \textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$CFGR, (\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1} $\vert$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}), ((\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+) $\vert$ (\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Macro to configure the MCO1 clock. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO2\+\_\+\+CONFIG}(\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)~    \textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$CFGR, (\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2} $\vert$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE}), ((\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+) $\vert$ ((\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+) $<$$<$ 3U)));
\begin{DoxyCompactList}\small\item\em Macro to configure the MCO2 clock. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ENABLE\+\_\+\+IT}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint8\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+CIR\+\_\+\+BYTE1\+\_\+\+ADDRESS} $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable RCC interrupt (Perform Byte access to RCC\+\_\+\+CIR[14\+:8] bits to enable the selected interrupts). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DISABLE\+\_\+\+IT}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint8\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+CIR\+\_\+\+BYTE1\+\_\+\+ADDRESS} \&= (uint8\+\_\+t)($\sim$(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Disable RCC interrupt (Perform Byte access to RCC\+\_\+\+CIR[14\+:8] bits to disable the selected interrupts). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+IT}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint8\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+CIR\+\_\+\+BYTE2\+\_\+\+ADDRESS} = (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the RCC\textquotesingle{}s interrupt pending bits (Perform Byte access to RCC\+\_\+\+CIR[23\+:16] bits to clear the selected interrupt pending bits. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+IT}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\textbf{ RCC}-\/$>$CIR \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check the RCC\textquotesingle{}s interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+RESET\+\_\+\+FLAGS}()~(\textbf{ RCC}-\/$>$CSR $\vert$= \textbf{ RCC\+\_\+\+CSR\+\_\+\+RMVF})
\begin{DoxyCompactList}\small\item\em Set RMVF bit to clear the reset flags\+: RCC\+\_\+\+FLAG\+\_\+\+PINRST, RCC\+\_\+\+FLAG\+\_\+\+PORRST, RCC\+\_\+\+FLAG\+\_\+\+SFTRST, RCC\+\_\+\+FLAG\+\_\+\+IWDGRST, RCC\+\_\+\+FLAG\+\_\+\+WWDGRST and RCC\+\_\+\+FLAG\+\_\+\+LPWRRST. \end{DoxyCompactList}\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+MASK}~((uint8\+\_\+t)0x1\+FU)
\begin{DoxyCompactList}\small\item\em Check RCC flag is set or not. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+FLAG}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(((((((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) $>$$>$ 5U) == 1U)? \textbf{ RCC}-\/$>$CR \+:((((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) $>$$>$ 5U) == 2U) ? \textbf{ RCC}-\/$>$BDCR \+:((((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) $>$$>$ 5U) == 3U)? \textbf{ RCC}-\/$>$CSR \+:\textbf{ RCC}-\/$>$CIR))) \& ((uint32\+\_\+t)1U $<$$<$ ((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) \& \textbf{ RCC\+\_\+\+FLAG\+\_\+\+MASK})))!= 0U)? 1U \+: 0U)
\item 
\#define \textbf{ RCC\+\_\+\+OFFSET}~(\textbf{ RCC\+\_\+\+BASE} -\/ \textbf{ PERIPH\+\_\+\+BASE})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+OFFSET}~(\textbf{ RCC\+\_\+\+OFFSET} + 0x00U)
\item 
\#define \textbf{ RCC\+\_\+\+HSION\+\_\+\+BIT\+\_\+\+NUMBER}~0x00U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+BB}~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ RCC\+\_\+\+CR\+\_\+\+OFFSET} $\ast$ 32U) + (\textbf{ RCC\+\_\+\+HSION\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ RCC\+\_\+\+CSSON\+\_\+\+BIT\+\_\+\+NUMBER}~0x13U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+BB}~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ RCC\+\_\+\+CR\+\_\+\+OFFSET} $\ast$ 32U) + (\textbf{ RCC\+\_\+\+CSSON\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ RCC\+\_\+\+PLLON\+\_\+\+BIT\+\_\+\+NUMBER}~0x18U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+BB}~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ RCC\+\_\+\+CR\+\_\+\+OFFSET} $\ast$ 32U) + (\textbf{ RCC\+\_\+\+PLLON\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+OFFSET}~(\textbf{ RCC\+\_\+\+OFFSET} + 0x70U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCEN\+\_\+\+BIT\+\_\+\+NUMBER}~0x0\+FU
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+BB}~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ RCC\+\_\+\+BDCR\+\_\+\+OFFSET} $\ast$ 32U) + (\textbf{ RCC\+\_\+\+RTCEN\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ RCC\+\_\+\+BDRST\+\_\+\+BIT\+\_\+\+NUMBER}~0x10U
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+BB}~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ RCC\+\_\+\+BDCR\+\_\+\+OFFSET} $\ast$ 32U) + (\textbf{ RCC\+\_\+\+BDRST\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+OFFSET}~(\textbf{ RCC\+\_\+\+OFFSET} + 0x74U)
\item 
\#define \textbf{ RCC\+\_\+\+LSION\+\_\+\+BIT\+\_\+\+NUMBER}~0x00U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+BB}~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ RCC\+\_\+\+CSR\+\_\+\+OFFSET} $\ast$ 32U) + (\textbf{ RCC\+\_\+\+LSION\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+BYTE2\+\_\+\+ADDRESS}~((uint32\+\_\+t)0x40023802U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+BYTE1\+\_\+\+ADDRESS}~((uint32\+\_\+t)(\textbf{ RCC\+\_\+\+BASE} + 0x0\+CU + 0x01U))
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+BYTE2\+\_\+\+ADDRESS}~((uint32\+\_\+t)(\textbf{ RCC\+\_\+\+BASE} + 0x0\+CU + 0x02U))
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BYTE0\+\_\+\+ADDRESS}~(\textbf{ PERIPH\+\_\+\+BASE} + \textbf{ RCC\+\_\+\+BDCR\+\_\+\+OFFSET})
\item 
\#define \textbf{ RCC\+\_\+\+DBP\+\_\+\+TIMEOUT\+\_\+\+VALUE}~((uint32\+\_\+t)2U)
\item 
\#define \textbf{ RCC\+\_\+\+LSE\+\_\+\+TIMEOUT\+\_\+\+VALUE}~\textbf{ LSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT}
\item 
\#define \textbf{ HSE\+\_\+\+TIMEOUT\+\_\+\+VALUE}~\textbf{ HSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT}
\item 
\#define \textbf{ HSI\+\_\+\+TIMEOUT\+\_\+\+VALUE}~((uint32\+\_\+t)2U)  /$\ast$ 2 ms $\ast$/
\item 
\#define \textbf{ LSI\+\_\+\+TIMEOUT\+\_\+\+VALUE}~((uint32\+\_\+t)2U)  /$\ast$ 2 ms $\ast$/
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+OSCILLATORTYPE}(OSCILLATOR)~((OSCILLATOR) $<$= 15U)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+HSE}(HSE)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+LSE}(LSE)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+HSI}(HSI)~(((HSI) == \textbf{ RCC\+\_\+\+HSI\+\_\+\+OFF}) $\vert$$\vert$ ((HSI) == \textbf{ RCC\+\_\+\+HSI\+\_\+\+ON}))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+LSI}(LSI)~(((LSI) == \textbf{ RCC\+\_\+\+LSI\+\_\+\+OFF}) $\vert$$\vert$ ((LSI) == \textbf{ RCC\+\_\+\+LSI\+\_\+\+ON}))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PLL}(PLL)~(((PLL) == \textbf{ RCC\+\_\+\+PLL\+\_\+\+NONE}) $\vert$$\vert$((PLL) == \textbf{ RCC\+\_\+\+PLL\+\_\+\+OFF}) $\vert$$\vert$ ((PLL) == \textbf{ RCC\+\_\+\+PLL\+\_\+\+ON}))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PLLSOURCE}(SOURCE)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+SYSCLKSOURCE}(SOURCE)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+RTCCLKSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+VALUE}(VALUE)~((VALUE) $<$= 63U)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+VALUE}(VALUE)~(((VALUE) == 2U) $\vert$$\vert$ ((VALUE) == 4U) $\vert$$\vert$ ((VALUE) == 6U) $\vert$$\vert$ ((VALUE) == 8U))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+VALUE}(VALUE)~((4U $<$= (VALUE)) \&\& ((VALUE) $<$= 15U))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+HCLK}(HCLK)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+CLOCKTYPE}(CLK)~((1U $<$= (CLK)) \&\& ((CLK) $<$= 15U))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PCLK}(PCLK)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+MCO}(MCOx)~(((MCOx) == \textbf{ RCC\+\_\+\+MCO1}) $\vert$$\vert$ ((MCOx) == \textbf{ RCC\+\_\+\+MCO2}))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE}(SOURCE)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+MCODIV}(DIV)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+CALIBRATION\+\_\+\+VALUE}(VALUE)~((VALUE) $<$= 0x1\+FU)
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ HAL\+\_\+\+RCC\+\_\+\+De\+Init} (void)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+RCC\+\_\+\+Osc\+Config} (\textbf{ RCC\+\_\+\+Osc\+Init\+Type\+Def} $\ast$RCC\+\_\+\+Osc\+Init\+Struct)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+RCC\+\_\+\+Clock\+Config} (\textbf{ RCC\+\_\+\+Clk\+Init\+Type\+Def} $\ast$RCC\+\_\+\+Clk\+Init\+Struct, uint32\+\_\+t FLatency)
\item 
void \textbf{ HAL\+\_\+\+RCC\+\_\+\+MCOConfig} (uint32\+\_\+t RCC\+\_\+\+MCOx, uint32\+\_\+t RCC\+\_\+\+MCOSource, uint32\+\_\+t RCC\+\_\+\+MCODiv)
\item 
void \textbf{ HAL\+\_\+\+RCC\+\_\+\+Enable\+CSS} (void)
\item 
void \textbf{ HAL\+\_\+\+RCC\+\_\+\+Disable\+CSS} (void)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+RCC\+\_\+\+Get\+Sys\+Clock\+Freq} (void)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+RCC\+\_\+\+Get\+HCLKFreq} (void)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+RCC\+\_\+\+Get\+PCLK1\+Freq} (void)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+RCC\+\_\+\+Get\+PCLK2\+Freq} (void)
\item 
void \textbf{ HAL\+\_\+\+RCC\+\_\+\+Get\+Osc\+Config} (\textbf{ RCC\+\_\+\+Osc\+Init\+Type\+Def} $\ast$RCC\+\_\+\+Osc\+Init\+Struct)
\item 
void \textbf{ HAL\+\_\+\+RCC\+\_\+\+Get\+Clock\+Config} (\textbf{ RCC\+\_\+\+Clk\+Init\+Type\+Def} $\ast$RCC\+\_\+\+Clk\+Init\+Struct, uint32\+\_\+t $\ast$p\+FLatency)
\item 
void \textbf{ HAL\+\_\+\+RCC\+\_\+\+NMI\+\_\+\+IRQHandler} (void)
\item 
void \textbf{ HAL\+\_\+\+RCC\+\_\+\+CSSCallback} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of RCC HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
06-\/May-\/2016
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT(c) 2016 STMicroelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \char`\"{}\+AS IS\char`\"{} AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 