///Register `ETH_MACMDIODR` reader
pub struct R(crate::R<ETH_MACMDIODR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<ETH_MACMDIODR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<ETH_MACMDIODR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<ETH_MACMDIODR_SPEC>) -> Self {
        R(reader)
    }
}
///Register `ETH_MACMDIODR` writer
pub struct W(crate::W<ETH_MACMDIODR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<ETH_MACMDIODR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<ETH_MACMDIODR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<ETH_MACMDIODR_SPEC>) -> Self {
        W(writer)
    }
}
///Field `GD` reader - GD
pub type GD_R = crate::FieldReader<u16, u16>;
///Field `GD` writer - GD
pub type GD_W<'a, const O: u8> = crate::FieldWriter<'a, u32, ETH_MACMDIODR_SPEC, u16, u16, 16, O>;
///Field `RA` reader - RA
pub type RA_R = crate::FieldReader<u16, u16>;
///Field `RA` writer - RA
pub type RA_W<'a, const O: u8> = crate::FieldWriter<'a, u32, ETH_MACMDIODR_SPEC, u16, u16, 16, O>;
impl R {
    ///Bits 0:15 - GD
    #[inline(always)]
    pub fn gd(&self) -> GD_R {
        GD_R::new((self.bits & 0xffff) as u16)
    }
    ///Bits 16:31 - RA
    #[inline(always)]
    pub fn ra(&self) -> RA_R {
        RA_R::new(((self.bits >> 16) & 0xffff) as u16)
    }
}
impl W {
    ///Bits 0:15 - GD
    #[inline(always)]
    #[must_use]
    pub fn gd(&mut self) -> GD_W<0> {
        GD_W::new(self)
    }
    ///Bits 16:31 - RA
    #[inline(always)]
    #[must_use]
    pub fn ra(&mut self) -> RA_W<16> {
        RA_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///The MDIO Data register stores the Write data to be written to the PHY register located at the address specified in ETH_MACMDIOAR. This register also stores the Read data from the PHY register located at the address specified by MDIO Address register.
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [eth_macmdiodr](index.html) module
pub struct ETH_MACMDIODR_SPEC;
impl crate::RegisterSpec for ETH_MACMDIODR_SPEC {
    type Ux = u32;
}
///`read()` method returns [eth_macmdiodr::R](R) reader structure
impl crate::Readable for ETH_MACMDIODR_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [eth_macmdiodr::W](W) writer structure
impl crate::Writable for ETH_MACMDIODR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets ETH_MACMDIODR to value 0
impl crate::Resettable for ETH_MACMDIODR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
