/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  reg [5:0] _05_;
  wire [4:0] _06_;
  wire [15:0] _07_;
  wire [15:0] _08_;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [10:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [8:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire [9:0] celloutsig_0_41z;
  wire [8:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [17:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [22:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [18:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [38:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_47z = celloutsig_0_37z[6] ? celloutsig_0_24z : celloutsig_0_41z[5];
  assign celloutsig_0_30z = ~(celloutsig_0_1z & in_data[44]);
  assign celloutsig_0_32z = ~(celloutsig_0_10z & celloutsig_0_5z);
  assign celloutsig_0_36z = ~(celloutsig_0_9z & celloutsig_0_15z);
  assign celloutsig_0_4z = ~(in_data[2] & celloutsig_0_2z);
  assign celloutsig_0_1z = ~(_00_ & in_data[16]);
  assign celloutsig_0_3z = !(celloutsig_0_1z ? _01_ : celloutsig_0_1z);
  assign celloutsig_1_11z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_3z);
  assign celloutsig_1_19z = !(in_data[141] ? celloutsig_1_9z[0] : celloutsig_1_13z);
  assign celloutsig_0_22z = !(celloutsig_0_6z[10] ? celloutsig_0_16z : _02_);
  assign celloutsig_0_9z = ~(celloutsig_0_5z | celloutsig_0_6z[15]);
  assign celloutsig_1_18z = ~((celloutsig_1_6z[13] | celloutsig_1_11z) & (celloutsig_1_7z | celloutsig_1_2z));
  assign celloutsig_0_26z = ~((celloutsig_0_15z | celloutsig_0_17z) & (celloutsig_0_24z | celloutsig_0_3z));
  assign celloutsig_0_13z = celloutsig_0_4z | ~(celloutsig_0_4z);
  assign celloutsig_0_77z = celloutsig_0_22z | celloutsig_0_2z;
  assign celloutsig_1_1z = celloutsig_1_0z | in_data[174];
  assign celloutsig_1_5z = celloutsig_1_0z | celloutsig_1_2z;
  assign celloutsig_0_8z = celloutsig_0_4z | celloutsig_0_2z;
  assign celloutsig_0_28z = celloutsig_0_13z | _03_;
  assign celloutsig_0_24z = celloutsig_0_21z ^ celloutsig_0_2z;
  assign celloutsig_0_63z = ~(celloutsig_0_13z ^ celloutsig_0_26z);
  assign celloutsig_1_0z = ~(in_data[148] ^ in_data[190]);
  assign celloutsig_0_17z = ~(celloutsig_0_16z ^ _02_);
  assign celloutsig_0_18z = ~(celloutsig_0_9z ^ celloutsig_0_13z);
  reg [15:0] _33_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _33_ <= 16'h0000;
    else _33_ <= in_data[24:9];
  assign { _07_[15], _03_, _07_[13:7], _00_, _07_[5], _01_, _07_[3:0] } = _33_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 6'h00;
    else _05_ <= { celloutsig_0_29z[4:2], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_28z };
  reg [4:0] _35_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _35_ <= 5'h00;
    else _35_ <= { in_data[73:71], celloutsig_0_3z, celloutsig_0_5z };
  assign { _02_, _06_[3:0] } = _35_;
  reg [15:0] _36_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _36_ <= 16'h0000;
    else _36_ <= { celloutsig_0_6z[12:10], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_15z };
  assign { _08_[15:12], _04_, _08_[10:0] } = _36_;
  assign celloutsig_0_6z = { _07_[13:7], _00_, _07_[5], _01_, _07_[3:1], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z } & { in_data[67:51], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_3z = { in_data[124:118], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } >= { in_data[157:153], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_10z = { _07_[7], _00_, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_3z } > { in_data[76:71], celloutsig_0_8z };
  assign celloutsig_0_14z = { celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z } || _07_[3:0];
  assign celloutsig_0_41z = celloutsig_0_6z[10:1] % { 1'h1, celloutsig_0_40z[3:0], celloutsig_0_27z, celloutsig_0_1z };
  assign celloutsig_0_37z = _08_[8:0] % { 1'h1, _02_, _06_[3:0], celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_36z };
  assign celloutsig_0_39z = { celloutsig_0_37z[8:7], celloutsig_0_17z } % { 1'h1, celloutsig_0_5z, celloutsig_0_18z };
  assign celloutsig_0_44z = { celloutsig_0_42z[8:1], celloutsig_0_35z, _05_, celloutsig_0_38z, celloutsig_0_2z, celloutsig_0_1z } % { 1'h1, _07_[7], _00_, _07_[5], _01_, _07_[3:0], celloutsig_0_5z, celloutsig_0_39z, celloutsig_0_20z, celloutsig_0_36z, celloutsig_0_4z, celloutsig_0_43z, celloutsig_0_20z };
  assign celloutsig_0_19z = { celloutsig_0_11z[9:7], celloutsig_0_13z, celloutsig_0_10z } % { 1'h1, _06_[2:1], celloutsig_0_18z, celloutsig_0_2z };
  assign celloutsig_0_40z = celloutsig_0_3z ? { celloutsig_0_6z[10:9], celloutsig_0_39z, celloutsig_0_17z } : { celloutsig_0_39z[1], celloutsig_0_39z, celloutsig_0_18z, celloutsig_0_35z };
  assign celloutsig_1_4z = celloutsig_1_0z ? in_data[184:146] : { in_data[137:103], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, 1'h0 };
  assign celloutsig_1_9z = celloutsig_1_6z[7] ? { in_data[157], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z } : in_data[169:165];
  assign celloutsig_0_42z = - { celloutsig_0_26z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_21z };
  assign celloutsig_1_2z = { in_data[148:117], celloutsig_1_0z } !== in_data[164:132];
  assign celloutsig_0_15z = { celloutsig_0_6z[12:0], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_4z } !== { in_data[37:25], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_20z = { celloutsig_0_11z[7:1], celloutsig_0_2z } !== { celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_1_7z = & { celloutsig_1_4z[26:16], celloutsig_1_0z };
  assign celloutsig_0_43z = | celloutsig_0_6z[8:4];
  assign celloutsig_0_31z = celloutsig_0_3z & celloutsig_0_19z[0];
  assign celloutsig_0_46z = celloutsig_0_21z & celloutsig_0_29z[2];
  assign celloutsig_0_5z = celloutsig_0_4z & _07_[3];
  assign celloutsig_0_16z = in_data[76] & celloutsig_0_15z;
  assign celloutsig_0_21z = celloutsig_0_19z[4] & _07_[9];
  assign celloutsig_0_38z = | { celloutsig_0_35z, celloutsig_0_28z, celloutsig_0_27z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_6z[3] };
  assign celloutsig_1_13z = | { celloutsig_1_7z, celloutsig_1_6z[14:12] };
  assign celloutsig_0_35z = ~^ { celloutsig_0_11z[0], celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_2z = ~^ in_data[61:49];
  assign celloutsig_0_29z = { celloutsig_0_11z[7:0], celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_16z } << { celloutsig_0_6z[14:9], celloutsig_0_2z, celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_0_11z = { _07_[12:7], _00_, _07_[5], _01_, _07_[3] } >> { _07_[10:7], _00_, _07_[5], _01_, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_27z = { _07_[5], _01_, _07_[3:2] } <<< celloutsig_0_6z[5:2];
  assign celloutsig_0_49z = { celloutsig_0_46z, celloutsig_0_19z, _07_[15], _03_, _07_[13:7], _00_, _07_[5], _01_, _07_[3:0], celloutsig_0_22z } - { celloutsig_0_47z, celloutsig_0_44z, celloutsig_0_47z, celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_46z };
  assign celloutsig_0_76z = { celloutsig_0_11z[7:1], celloutsig_0_36z, celloutsig_0_32z, celloutsig_0_1z } - { celloutsig_0_49z[10:5], celloutsig_0_1z, celloutsig_0_63z, celloutsig_0_8z, celloutsig_0_38z };
  assign celloutsig_1_6z = { in_data[163:146], celloutsig_1_2z } - { celloutsig_1_4z[19:5], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z };
  assign _06_[4] = _02_;
  assign { _07_[14], _07_[6], _07_[4] } = { _03_, _00_, _01_ };
  assign _08_[11] = _04_;
  assign { out_data[128], out_data[96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
