/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.48
Hash     : 5aecabc
Date     : May  7 2024
Type     : Engineering
Log Time   : Tue May  7 10:56:47 2024 GMT

INFO: Created design: axil_ethernet_default. Project type: rtl
INFO: Target device: GEMINI_COMPACT_104x68
INFO: Device version: v1.6.244
INFO: IP Catalog, browsing directory for IP generator(s): /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/share/raptor/IP_Catalog
INFO: IP Catalog, found 45 IPs
INFO: IPG: ##################################################
INFO: IPG: IP generation for design: axil_ethernet_default
INFO: IPG: ##################################################
INFO: IPG: IP Generate, generating IP /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/IP_Catalog_Designs/axil_ethernet_default/results_dir/axil_ethernet_default/run_1/IPs/rapidsilicon/ip/axil_ethernet/v1_0/axil_ethernet_default
INFO: IPG: Design axil_ethernet_default IPs are generated
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/IP_Catalog_Designs/axil_ethernet_default/results_dir/./axil_ethernet_default/run_1/IPs/rapidsilicon/ip/axil_ethernet/v1_0/axil_ethernet_default/src/axil_ethernet_default_v1_0.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: axil_ethernet_default
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/IP_Catalog_Designs/axil_ethernet_default/results_dir/axil_ethernet_default/run_1/synth_1_1/analysis/axil_ethernet_default_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/IP_Catalog_Designs/axil_ethernet_default/results_dir/axil_ethernet_default/run_1/synth_1_1/analysis/axil_ethernet_default_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 d70ee20a8, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/IP_Catalog_Designs/axil_ethernet_default/results_dir/axil_ethernet_default/run_1/synth_1_1/analysis/axil_ethernet_default_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/IP_Catalog_Designs/axil_ethernet_default/results_dir/./axil_ethernet_default/run_1/IPs/rapidsilicon/ip/axil_ethernet/v1_0/axil_ethernet_default/src/axil_ethernet_default_v1_0.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/IP_Catalog_Designs/axil_ethernet_default/results_dir/./axil_ethernet_default/run_1/IPs/rapidsilicon/ip/axil_ethernet/v1_0/axil_ethernet_default/src/axil_ethernet_default_v1_0.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/IP_Catalog_Designs/axil_ethernet_default/results_dir/./axil_ethernet_default/run_1/IPs/rapidsilicon/ip/axil_ethernet/v1_0/axil_ethernet_default/src/axil_ethernet_default_v1_0.v:5698)
Generating RTLIL representation for module `\axil_ethernet_default'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top axil_ethernet_default' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \axil_ethernet_default

3.2. Analyzing design hierarchy..
Top module:  \axil_ethernet_default
Removed 0 unused modules.

Dumping file hier_info.json ...
Dumping file port_info.json ...

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: d3de3ff039, CPU: user 0.33s system 0.02s, MEM: 39.87 MB peak
Yosys 0.38 (git sha1 d70ee20a8, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 4x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design axil_ethernet_default is analyzed
INFO: ANL: Top Modules: axil_ethernet_default

python3 test_axil_ethernet.py
INFO:SoC:[1m        __   _ __      _  __  [0m
INFO:SoC:[1m       / /  (_) /____ | |/_/  [0m
INFO:SoC:[1m      / /__/ / __/ -_)>  <    [0m
INFO:SoC:[1m     /____/_/\__/\__/_/|_|  [0m
INFO:SoC:[1m  Build your hardware, easily![0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1mCreating SoC... (2024-05-07 15:57:01)[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:FPGA device : SIM.
INFO:SoC:System clock: 100.000MHz.
INFO:SoCBusHandler:Creating Bus Handler...
INFO:SoCBusHandler:[1m32[0m-bit [1mwishbone[0m Bus, [1m4.0[0mGiB Address Space.
INFO:SoCBusHandler:Adding [36mreserved[0m Bus Regions...
INFO:SoCBusHandler:Bus Handler [32mcreated[0m.
INFO:SoCCSRHandler:Creating CSR Handler...
INFO:SoCCSRHandler:[1m32[0m-bit CSR Bus, [1m32[0m-bit Aligned, [1m16.0[0mKiB Address Space, [1m2048[0mB Paging, [1mbig[0m Ordering (Up to [1m32[0m Locations).
INFO:SoCCSRHandler:Adding [36mreserved[0m CSRs...
INFO:SoCCSRHandler:CSR Handler [32mcreated[0m.
INFO:SoCIRQHandler:Creating IRQ Handler...
INFO:SoCIRQHandler:IRQ Handler (up to [1m32[0m Locations).
INFO:SoCIRQHandler:Adding [36mreserved[0m IRQs...
INFO:SoCIRQHandler:IRQ Handler [32mcreated[0m.
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1mInitial SoC:[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1m32[0m-bit [1mwishbone[0m Bus, [1m4.0[0mGiB Address Space.
INFO:SoC:[1m32[0m-bit CSR Bus, [1m32[0m-bit Aligned, [1m16.0[0mKiB Address Space, [1m2048[0mB Paging, [1mbig[0m Ordering (Up to [1m32[0m Locations).
INFO:SoC:IRQ Handler (up to [1m32[0m Locations).
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:Controller [4mctrl[0m [32madded[0m.
INFO:SoC:CPU [4mvexriscv[0m [32madded[0m.
INFO:SoC:CPU [4mvexriscv[0m [36madding[0m IO Region [1m0[0m at [1m0x80000000[0m (Size: [1m0x80000000[0m).
INFO:SoCBusHandler:[4mio0[0m Region [32madded[0m at Origin: [1m0x80000000[0m, Size: [1m0x80000000[0m, Mode: [1mRW[0m, Cached: [1mFalse[0m Linker: [1mFalse[0m.
INFO:SoC:CPU [4mvexriscv[0m [36moverriding[0m [1msram[0m mapping from [1m0x01000000[0m to [1m0x10000000[0m.
INFO:SoC:CPU [4mvexriscv[0m [36msetting[0m reset address to [1m0x00000000[0m.
INFO:SoC:CPU [4mvexriscv[0m [36madding[0m Bus Master(s).
INFO:SoCBusHandler:[4mcpu_bus0[0m [32madded[0m as Bus Master.
INFO:SoCBusHandler:[4mcpu_bus1[0m [32madded[0m as Bus Master.
INFO:SoC:CPU [4mvexriscv[0m [36madding[0m Interrupt(s).
INFO:SoC:CPU [4mvexriscv[0m [36madding[0m SoC components.
INFO:SoCBusHandler:[4mrom[0m Region [32madded[0m at Origin: [1m0x00000000[0m, Size: [1m0x00010000[0m, Mode: [1mRX[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[4mrom[0m [32madded[0m as Bus Slave.
INFO:SoC:RAM [1mrom[0m [32madded[0m Origin: [1m0x00000000[0m, Size: [1m0x00010000[0m, Mode: [1mRX[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[4msram[0m Region [32madded[0m at Origin: [1m0x10000000[0m, Size: [1m0x00002000[0m, Mode: [1mRWX[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[4msram[0m [32madded[0m as Bus Slave.
INFO:SoC:RAM [1msram[0m [32madded[0m Origin: [1m0x10000000[0m, Size: [1m0x00002000[0m, Mode: [1mRWX[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[4mmain_ram[0m Region [32madded[0m at Origin: [1m0x40000000[0m, Size: [1m0x00010000[0m, Mode: [1mRWX[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[4mmain_ram[0m [32madded[0m as Bus Slave.
INFO:SoC:RAM [1mmain_ram[0m [32madded[0m Origin: [1m0x40000000[0m, Size: [1m0x00010000[0m, Mode: [1mRWX[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCIRQHandler:[4muart[0m IRQ [36mallocated[0m at Location [1m0[0m.
INFO:SoCIRQHandler:[4mtimer0[0m IRQ [36mallocated[0m at Location [1m1[0m.
sh: ./axil_ethernet_gen.py: Permission denied
INFO:SoCBusHandler:[4maxil_ethernet[0m Region [32madded[0m at Origin: [1m0x30000000[0m, Size: [1m0x10000000[0m, Mode: [1mRW[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[1maxil_ethernet[0m Bus [36madapted[0m from [1mAXI-Lite[0m [1m32[0m-bit to [1mWishbone[0m [1m32[0m-bit.
INFO:SoCBusHandler:[4maxil_ethernet[0m [32madded[0m as Bus Slave.
INFO:SoC:CSR Bridge [4mcsr[0m [32madded[0m.
INFO:SoCBusHandler:[4mcsr[0m Region [32madded[0m at Origin: [1m0xf0000000[0m, Size: [1m0x00010000[0m, Mode: [1mRW[0m, Cached: [1mFalse[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[4mcsr[0m [32madded[0m as Bus Slave.
INFO:SoCCSRHandler:[4mcsr[0m [32madded[0m as CSR Master.
INFO:SoCBusHandler:Interconnect: [1mInterconnectShared[0m ([1m2[0m <-> [1m5[0m).
INFO:SoCCSRHandler:[4mctrl[0m CSR [36mallocated[0m at Location [1m0[0m.
INFO:SoCCSRHandler:[4mtimer0[0m CSR [36mallocated[0m at Location [1m1[0m.
INFO:SoCCSRHandler:[4muart[0m CSR [36mallocated[0m at Location [1m2[0m.
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1mFinalized SoC:[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1m32[0m-bit [1mwishbone[0m Bus, [1m4.0[0mGiB Address Space.
IO Regions: (1)
[4mio0[0m                 : Origin: [1m0x80000000[0m, Size: [1m0x80000000[0m, Mode: [1mRW[0m, Cached: [1mFalse[0m Linker: [1mFalse[0m
Bus Regions: (5)
[4mrom[0m                 : Origin: [1m0x00000000[0m, Size: [1m0x00010000[0m, Mode: [1mRX[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m
[4msram[0m                : Origin: [1m0x10000000[0m, Size: [1m0x00002000[0m, Mode: [1mRWX[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m
[4maxil_ethernet[0m       : Origin: [1m0x30000000[0m, Size: [1m0x10000000[0m, Mode: [1mRW[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m
[4mmain_ram[0m            : Origin: [1m0x40000000[0m, Size: [1m0x00010000[0m, Mode: [1mRWX[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m
[4mcsr[0m                 : Origin: [1m0xf0000000[0m, Size: [1m0x00010000[0m, Mode: [1mRW[0m, Cached: [1mFalse[0m Linker: [1mFalse[0m
Bus Masters: (2)
- [4mcpu_bus0[0m
- [4mcpu_bus1[0m
Bus Slaves: (5)
- [4mrom[0m
- [4msram[0m
- [4mmain_ram[0m
- [4maxil_ethernet[0m
- [4mcsr[0m
INFO:SoC:[1m32[0m-bit CSR Bus, [1m32[0m-bit Aligned, [1m16.0[0mKiB Address Space, [1m2048[0mB Paging, [1mbig[0m Ordering (Up to [1m32[0m Locations).
CSR Locations: (3)
- [4mctrl[0m   : [1m0[0m
- [4mtimer0[0m : [1m1[0m
- [4muart[0m   : [1m2[0m
INFO:SoC:IRQ Handler (up to [1m32[0m Locations).
IRQ Locations: (2)
- [4muart[0m   : [1m0[0m
- [4mtimer0[0m : [1m1[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1mSoC Hierarchy:[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:
[4mSimSoC[0m
â””â”€â”€â”€ [36mcrg[0m (CRG)
â””â”€â”€â”€ [36mbus[0m (SoCBusHandler)
â”‚    â””â”€â”€â”€ [36mwishbone2axilite_0*[0m (Wishbone2AXILite)
â”‚    â”‚    â””â”€â”€â”€ [36mfsm[0m (FSM)
â”‚    â””â”€â”€â”€ [36m_interconnect[0m (InterconnectShared)
â”‚    â”‚    â””â”€â”€â”€ [36marbiter[0m (Arbiter)
â”‚    â”‚    â”‚    â””â”€â”€â”€ [36mrr[0m (RoundRobin)
â”‚    â”‚    â””â”€â”€â”€ [36mdecoder[0m (Decoder)
â”‚    â”‚    â””â”€â”€â”€ [36mtimeout[0m (Timeout)
â”‚    â”‚    â”‚    â””â”€â”€â”€ [36mwaittimer_0*[0m (WaitTimer)
â””â”€â”€â”€ [36mcsr[0m (SoCCSRHandler)
â””â”€â”€â”€ [36mirq[0m (SoCIRQHandler)
â””â”€â”€â”€ [36mctrl[0m (SoCController)
â”‚    â””â”€â”€â”€ [36m_reset[0m (CSRStorage)
â”‚    â””â”€â”€â”€ [36m_scratch[0m (CSRStorage)
â”‚    â””â”€â”€â”€ [36m_bus_errors[0m (CSRStatus)
â””â”€â”€â”€ [36mcpu[0m (VexRiscv)
â”‚    â””â”€â”€â”€ [33m[VexRiscv][0m
â””â”€â”€â”€ [36mrom[0m (SRAM)
â””â”€â”€â”€ [36msram[0m (SRAM)
â””â”€â”€â”€ [36mmain_ram[0m (SRAM)
â””â”€â”€â”€ [36muart_phy[0m (RS232PHYModel)
â””â”€â”€â”€ [36muart[0m (UART)
â”‚    â””â”€â”€â”€ [36mev[0m (EventManager)
â”‚    â”‚    â””â”€â”€â”€ [36meventsourceprocess_0*[0m (EventSourceProcess)
â”‚    â”‚    â””â”€â”€â”€ [36meventsourceprocess_1*[0m (EventSourceProcess)
â”‚    â””â”€â”€â”€ [36mtx_fifo[0m (SyncFIFO)
â”‚    â”‚    â””â”€â”€â”€ [36mfifo[0m (SyncFIFOBuffered)
â”‚    â”‚    â”‚    â””â”€â”€â”€ [36mfifo[0m (SyncFIFO)
â”‚    â””â”€â”€â”€ [36mrx_fifo[0m (SyncFIFO)
â”‚    â”‚    â””â”€â”€â”€ [36mfifo[0m (SyncFIFOBuffered)
â”‚    â”‚    â”‚    â””â”€â”€â”€ [36mfifo[0m (SyncFIFO)
â””â”€â”€â”€ [36mtimer0[0m (Timer)
â”‚    â””â”€â”€â”€ [36mev[0m (EventManager)
â”‚    â”‚    â””â”€â”€â”€ [36meventsourceprocess_0*[0m (EventSourceProcess)
â””â”€â”€â”€ [36mcsr_bridge[0m (Wishbone2CSR)
â”‚    â””â”€â”€â”€ [36mfsm_0*[0m (FSM)
â””â”€â”€â”€ [36mcsr_bankarray[0m (CSRBankArray)
â”‚    â””â”€â”€â”€ [36mcsrbank_0*[0m (CSRBank)
â”‚    â”‚    â””â”€â”€â”€ [36mcsrstorage_0*[0m (CSRStorage)
â”‚    â”‚    â””â”€â”€â”€ [36mcsrstorage_1*[0m (CSRStorage)
â”‚    â”‚    â””â”€â”€â”€ [36mcsrstatus_0*[0m (CSRStatus)
â”‚    â””â”€â”€â”€ [36mcsrbank_1*[0m (CSRBank)
â”‚    â”‚    â””â”€â”€â”€ [36mcsrstorage_0*[0m (CSRStorage)
â”‚    â”‚    â””â”€â”€â”€ [36mcsrstorage_1*[0m (CSRStorage)
â”‚    â”‚    â””â”€â”€â”€ [36mcsrstorage_2*[0m (CSRStorage)
â”‚    â”‚    â””â”€â”€â”€ [36mcsrstorage_3*[0m (CSRStorage)
â”‚    â”‚    â””â”€â”€â”€ [36mcsrstatus_0*[0m (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ [36mcsrstatus_1*[0m (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ [36mcsrstatus_2*[0m (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ [36mcsrstorage_4*[0m (CSRStorage)
â”‚    â””â”€â”€â”€ [36mcsrbank_2*[0m (CSRBank)
â”‚    â”‚    â””â”€â”€â”€ [36mcsrstatus_0*[0m (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ [36mcsrstatus_1*[0m (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ [36mcsrstatus_2*[0m (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ [36mcsrstatus_3*[0m (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ [36mcsrstorage_0*[0m (CSRStorage)
â”‚    â”‚    â””â”€â”€â”€ [36mcsrstatus_4*[0m (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ [36mcsrstatus_5*[0m (CSRStatus)
â””â”€â”€â”€ [36mcsr_interconnect[0m (InterconnectShared)
â””â”€â”€â”€ [33m[axil_ethernet][0m
[36m* [0m: Generated name.
[33m[][0m: BlackBox.

INFO:SoC:[1m--------------------------------------------------------------------------------[0m
Traceback (most recent call last):
  File "test_axil_ethernet.py", line 217, in <module>
    main()
  File "test_axil_ethernet.py", line 210, in main
    builder.build(sim_config=sim_config, **verilator_build_kwargs, run=n > 0)
  File "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/envs/litex/lib/python3.8/site-packages/litex/soc/integration/builder.py", line 334, in build
    self._generate_includes(with_bios=with_bios)
  File "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/envs/litex/lib/python3.8/site-packages/litex/soc/integration/builder.py", line 181, in _generate_includes
    variables_contents = self._get_variables_contents()
  File "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/envs/litex/lib/python3.8/site-packages/litex/soc/integration/builder.py", line 151, in _get_variables_contents
    for k, v in export.get_cpu_mak(self.soc.cpu, self.compile_software):
  File "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/envs/litex/lib/python3.8/site-packages/litex/soc/integration/export.py", line 92, in get_cpu_mak
    selected_triple = select_triple(triple)
  File "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/envs/litex/lib/python3.8/site-packages/litex/soc/integration/export.py", line 90, in select_triple
    raise OSError(msg)
OSError: Unable to find any of the cross compilation toolchains:
- riscv64-pc-linux-musl
- riscv64-unknown-elf
- riscv64-unknown-linux-gnu
- riscv64-elf
- riscv64-linux
- riscv64-linux-gnu
- riscv-sifive-elf
- riscv64-none-elf
- riscv32-unknown-elf
- riscv32-unknown-linux-gnu
- riscv32-elf
- riscv-none-embed
- riscv-none-elf

make: *** [all] Error 1

    while executing
"simulate_ip axil_ethernet_default"
    (file "../raptor_tcl.tcl" line 11)
