// Seed: 1450616071
module module_0;
  wire id_1, id_2, id_3, id_4;
  assign id_2 = id_1;
endmodule
macromodule module_1 (
    output tri0 id_0,
    input wand id_1,
    input logic id_2,
    output logic id_3,
    output supply0 id_4
);
  always id_3 <= id_2;
  case (1)
    1: wire id_6;
    id_2: begin
      wire id_7;
    end
  endcase
  module_0();
endmodule
module module_2;
  id_1(
      .id_0(1), .id_1(1), .id_2(id_2 & id_3)
  );
  int id_4;
  module_0();
  assign id_4 = id_3;
  wire id_5;
endmodule
