$date
	Thu Dec 14 20:49:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xor_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#10
1"
#20
0"
1!
#30
1"
#40
