// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Loop_Col_DCT_Loop_pr (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        col_inbuf_address0,
        col_inbuf_ce0,
        col_inbuf_q0,
        col_outbuf_i_address0,
        col_outbuf_i_ce0,
        col_outbuf_i_we0,
        col_outbuf_i_d0
);

parameter    ap_ST_fsm_state1 = 4'b1;
parameter    ap_ST_fsm_state2 = 4'b10;
parameter    ap_ST_fsm_pp0_stage0 = 4'b100;
parameter    ap_ST_fsm_state8 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv9_10 = 9'b10000;
parameter    ap_const_lv9_1F = 9'b11111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv9_20 = 9'b100000;
parameter    ap_const_lv9_2F = 9'b101111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv9_30 = 9'b110000;
parameter    ap_const_lv9_3F = 9'b111111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv9_40 = 9'b1000000;
parameter    ap_const_lv9_4F = 9'b1001111;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv32_5F = 32'b1011111;
parameter    ap_const_lv9_50 = 9'b1010000;
parameter    ap_const_lv9_5F = 9'b1011111;
parameter    ap_const_lv32_60 = 32'b1100000;
parameter    ap_const_lv32_6F = 32'b1101111;
parameter    ap_const_lv9_60 = 9'b1100000;
parameter    ap_const_lv9_6F = 9'b1101111;
parameter    ap_const_lv32_70 = 32'b1110000;
parameter    ap_const_lv32_7E = 32'b1111110;
parameter    ap_const_lv9_70 = 9'b1110000;
parameter    ap_const_lv9_7F = 9'b1111111;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv29_1000 = 29'b1000000000000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [2:0] col_inbuf_address0;
output   col_inbuf_ce0;
input  [127:0] col_inbuf_q0;
output  [5:0] col_outbuf_i_address0;
output   col_outbuf_i_ce0;
output   col_outbuf_i_we0;
output  [15:0] col_outbuf_i_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg col_inbuf_ce0;
reg col_outbuf_i_ce0;
reg col_outbuf_i_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
wire   [2:0] dct_coeff_table_address0;
reg    dct_coeff_table_ce0;
wire   [126:0] dct_coeff_table_q0;
reg   [3:0] k_i_reg_156;
wire   [0:0] tmp_5_fu_167_p2;
wire   [0:0] ap_CS_fsm_state2;
wire   [3:0] i_fu_173_p2;
reg   [3:0] i_reg_508;
wire   [7:0] tmp_19_cast_fu_192_p1;
reg   [7:0] tmp_19_cast_reg_513;
reg   [2:0] col_inbuf_addr_reg_518;
wire   [0:0] tmp_i_fu_196_p2;
reg   [0:0] tmp_i_reg_523;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_pipeline_reg_pp0_iter1_tmp_i_reg_523;
reg   [0:0] ap_pipeline_reg_pp0_iter2_tmp_i_reg_523;
reg   [0:0] ap_pipeline_reg_pp0_iter3_tmp_i_reg_523;
wire   [3:0] k_fu_202_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [7:0] tmp_6_fu_217_p2;
reg   [7:0] tmp_6_reg_532;
reg   [7:0] ap_pipeline_reg_pp0_iter1_tmp_6_reg_532;
reg   [7:0] ap_pipeline_reg_pp0_iter2_tmp_6_reg_532;
reg   [7:0] ap_pipeline_reg_pp0_iter3_tmp_6_reg_532;
wire   [15:0] tmp_51_fu_222_p1;
reg  signed [15:0] tmp_51_reg_542;
wire   [15:0] tmp_52_fu_226_p1;
reg  signed [15:0] tmp_52_reg_547;
reg   [15:0] tmp_6_i_reg_552;
reg  signed [15:0] ap_pipeline_reg_pp0_iter2_tmp_6_i_reg_552;
reg   [15:0] tmp_7_i_reg_557;
reg  signed [15:0] ap_pipeline_reg_pp0_iter2_tmp_7_i_reg_557;
reg  signed [15:0] tmp_8_i_reg_562;
reg  signed [15:0] tmp_10_i_reg_567;
reg   [15:0] tmp_11_i_reg_572;
reg  signed [15:0] ap_pipeline_reg_pp0_iter2_tmp_11_i_reg_572;
reg   [15:0] tmp_12_i_reg_577;
reg  signed [15:0] ap_pipeline_reg_pp0_iter2_tmp_12_i_reg_577;
reg  signed [15:0] tmp_13_i_reg_582;
reg  signed [15:0] tmp_14_i_reg_587;
reg   [15:0] tmp_15_i_reg_592;
reg  signed [15:0] ap_pipeline_reg_pp0_iter2_tmp_15_i_reg_592;
reg   [15:0] tmp_16_i_reg_597;
reg  signed [15:0] ap_pipeline_reg_pp0_iter2_tmp_16_i_reg_597;
reg  signed [15:0] tmp_17_i_reg_602;
reg  signed [15:0] tmp_18_i_reg_607;
reg  signed [14:0] tmp_2_reg_612;
reg  signed [15:0] tmp_20_i_reg_617;
wire  signed [28:0] tmp_3_i_fu_446_p2;
reg  signed [28:0] tmp_3_i_reg_622;
wire  signed [28:0] tmp_3_2_i_fu_452_p2;
reg  signed [28:0] tmp_3_2_i_reg_627;
wire  signed [28:0] tmp_3_4_i_fu_458_p2;
reg  signed [28:0] tmp_3_4_i_reg_632;
wire  signed [28:0] grp_fu_464_p3;
reg  signed [28:0] tmp5_reg_637;
reg    ap_enable_reg_pp0_iter2;
reg   [15:0] tmp_1_i_reg_642;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg   [3:0] i_2_i_reg_145;
wire   [0:0] ap_CS_fsm_state8;
wire   [31:0] i_2_i1_cast_i_fu_179_p1;
wire   [31:0] k_cast1_i_fu_208_p1;
wire   [31:0] tmp_20_cast_fu_442_p1;
wire   [6:0] tmp_s_fu_184_p3;
wire   [7:0] k_cast1_i_cast_fu_213_p1;
wire  signed [28:0] grp_fu_488_p3;
wire  signed [28:0] grp_fu_480_p3;
wire  signed [28:0] grp_fu_496_p3;
(* use_dsp48 = "no" *) wire   [28:0] tmp3_fu_422_p2;
(* use_dsp48 = "no" *) wire   [28:0] tmp_fu_418_p2;
wire   [28:0] tmp_9_i_fu_426_p2;
wire  signed [28:0] grp_fu_471_p3;
wire   [13:0] grp_fu_471_p2;
reg   [3:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

Loop_Row_DCT_Loopbkb #(
    .DataWidth( 127 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_address0),
    .ce0(dct_coeff_table_ce0),
    .q0(dct_coeff_table_q0)
);

dct_mul_mul_16s_1cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_16s_1cud_x_U15(
    .din0(tmp_51_reg_542),
    .din1(tmp_52_reg_547),
    .dout(tmp_3_i_fu_446_p2)
);

dct_mul_mul_16s_1cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_16s_1cud_x_U16(
    .din0(tmp_8_i_reg_562),
    .din1(tmp_10_i_reg_567),
    .dout(tmp_3_2_i_fu_452_p2)
);

dct_mul_mul_16s_1cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_16s_1cud_x_U17(
    .din0(tmp_13_i_reg_582),
    .din1(tmp_14_i_reg_587),
    .dout(tmp_3_4_i_fu_458_p2)
);

dct_mac_muladd_16dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16dEe_x_U18(
    .din0(tmp_17_i_reg_602),
    .din1(tmp_18_i_reg_607),
    .din2(grp_fu_471_p3),
    .dout(grp_fu_464_p3)
);

dct_mac_muladd_16eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16eOg_x_U19(
    .din0(tmp_20_i_reg_617),
    .din1(tmp_2_reg_612),
    .din2(grp_fu_471_p2),
    .dout(grp_fu_471_p3)
);

dct_mac_muladd_16dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16dEe_x_U20(
    .din0(ap_pipeline_reg_pp0_iter2_tmp_6_i_reg_552),
    .din1(ap_pipeline_reg_pp0_iter2_tmp_7_i_reg_557),
    .din2(tmp_3_i_reg_622),
    .dout(grp_fu_480_p3)
);

dct_mac_muladd_16dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16dEe_x_U21(
    .din0(ap_pipeline_reg_pp0_iter2_tmp_11_i_reg_572),
    .din1(ap_pipeline_reg_pp0_iter2_tmp_12_i_reg_577),
    .din2(tmp_3_2_i_reg_627),
    .dout(grp_fu_488_p3)
);

dct_mac_muladd_16dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16dEe_x_U22(
    .din0(ap_pipeline_reg_pp0_iter2_tmp_15_i_reg_592),
    .din1(ap_pipeline_reg_pp0_iter2_tmp_16_i_reg_597),
    .din2(tmp_3_4_i_reg_632),
    .dout(grp_fu_496_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & ~(tmp_5_fu_167_p2 == 1'b0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_i_fu_196_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_5_fu_167_p2 == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == tmp_i_fu_196_p2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((1'b1 == ap_CS_fsm_state2) & (tmp_5_fu_167_p2 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_i_fu_196_p2)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        i_2_i_reg_145 <= i_reg_508;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        i_2_i_reg_145 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == tmp_i_fu_196_p2))) begin
        k_i_reg_156 <= k_fu_202_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_5_fu_167_p2 == 1'b0))) begin
        k_i_reg_156 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_reg_532 <= tmp_6_reg_532;
        ap_pipeline_reg_pp0_iter1_tmp_i_reg_523 <= tmp_i_reg_523;
        tmp_i_reg_523 <= tmp_i_fu_196_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        ap_pipeline_reg_pp0_iter2_tmp_11_i_reg_572 <= tmp_11_i_reg_572;
        ap_pipeline_reg_pp0_iter2_tmp_12_i_reg_577 <= tmp_12_i_reg_577;
        ap_pipeline_reg_pp0_iter2_tmp_15_i_reg_592 <= tmp_15_i_reg_592;
        ap_pipeline_reg_pp0_iter2_tmp_16_i_reg_597 <= tmp_16_i_reg_597;
        ap_pipeline_reg_pp0_iter2_tmp_6_i_reg_552 <= tmp_6_i_reg_552;
        ap_pipeline_reg_pp0_iter2_tmp_6_reg_532 <= ap_pipeline_reg_pp0_iter1_tmp_6_reg_532;
        ap_pipeline_reg_pp0_iter2_tmp_7_i_reg_557 <= tmp_7_i_reg_557;
        ap_pipeline_reg_pp0_iter2_tmp_i_reg_523 <= ap_pipeline_reg_pp0_iter1_tmp_i_reg_523;
        ap_pipeline_reg_pp0_iter3_tmp_6_reg_532 <= ap_pipeline_reg_pp0_iter2_tmp_6_reg_532;
        ap_pipeline_reg_pp0_iter3_tmp_i_reg_523 <= ap_pipeline_reg_pp0_iter2_tmp_i_reg_523;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_5_fu_167_p2 == 1'b0))) begin
        col_inbuf_addr_reg_518 <= i_2_i1_cast_i_fu_179_p1;
        tmp_19_cast_reg_513[6 : 3] <= tmp_19_cast_fu_192_p1[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_508 <= i_fu_173_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter1_tmp_i_reg_523) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        tmp5_reg_637 <= grp_fu_464_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == tmp_i_reg_523))) begin
        tmp_10_i_reg_567 <= {{col_inbuf_q0[ap_const_lv9_2F : ap_const_lv9_20]}};
        tmp_11_i_reg_572 <= {{dct_coeff_table_q0[ap_const_lv32_3F : ap_const_lv32_30]}};
        tmp_12_i_reg_577 <= {{col_inbuf_q0[ap_const_lv9_3F : ap_const_lv9_30]}};
        tmp_13_i_reg_582 <= {{dct_coeff_table_q0[ap_const_lv32_4F : ap_const_lv32_40]}};
        tmp_14_i_reg_587 <= {{col_inbuf_q0[ap_const_lv9_4F : ap_const_lv9_40]}};
        tmp_15_i_reg_592 <= {{dct_coeff_table_q0[ap_const_lv32_5F : ap_const_lv32_50]}};
        tmp_16_i_reg_597 <= {{col_inbuf_q0[ap_const_lv9_5F : ap_const_lv9_50]}};
        tmp_17_i_reg_602 <= {{dct_coeff_table_q0[ap_const_lv32_6F : ap_const_lv32_60]}};
        tmp_18_i_reg_607 <= {{col_inbuf_q0[ap_const_lv9_6F : ap_const_lv9_60]}};
        tmp_20_i_reg_617 <= {{col_inbuf_q0[ap_const_lv9_7F : ap_const_lv9_70]}};
        tmp_2_reg_612 <= {{dct_coeff_table_q0[ap_const_lv32_7E : ap_const_lv32_70]}};
        tmp_51_reg_542 <= tmp_51_fu_222_p1;
        tmp_52_reg_547 <= tmp_52_fu_226_p1;
        tmp_6_i_reg_552 <= {{dct_coeff_table_q0[ap_const_lv32_1F : ap_const_lv32_10]}};
        tmp_7_i_reg_557 <= {{col_inbuf_q0[ap_const_lv9_1F : ap_const_lv9_10]}};
        tmp_8_i_reg_562 <= {{dct_coeff_table_q0[ap_const_lv32_2F : ap_const_lv32_20]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_pipeline_reg_pp0_iter2_tmp_i_reg_523)) begin
        tmp_1_i_reg_642 <= {{tmp_9_i_fu_426_p2[ap_const_lv32_1C : ap_const_lv32_D]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_pipeline_reg_pp0_iter1_tmp_i_reg_523)) begin
        tmp_3_2_i_reg_627 <= tmp_3_2_i_fu_452_p2;
        tmp_3_4_i_reg_632 <= tmp_3_4_i_fu_458_p2;
        tmp_3_i_reg_622 <= tmp_3_i_fu_446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == tmp_i_fu_196_p2))) begin
        tmp_6_reg_532 <= tmp_6_fu_217_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_CS_fsm_state2) & ~(tmp_5_fu_167_p2 == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(tmp_5_fu_167_p2 == 1'b0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        col_inbuf_ce0 = 1'b1;
    end else begin
        col_inbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter4)) begin
        col_outbuf_i_ce0 = 1'b1;
    end else begin
        col_outbuf_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_tmp_i_reg_523))) begin
        col_outbuf_i_we0 = 1'b1;
    end else begin
        col_outbuf_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        dct_coeff_table_ce0 = 1'b1;
    end else begin
        dct_coeff_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (~(tmp_5_fu_167_p2 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp0_iter4) & ~(1'b1 == ap_enable_reg_pp0_iter3)) & ~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == tmp_i_fu_196_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == tmp_i_fu_196_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state8 = ap_CS_fsm[ap_const_lv32_3];

assign col_inbuf_address0 = col_inbuf_addr_reg_518;

assign col_outbuf_i_address0 = tmp_20_cast_fu_442_p1;

assign col_outbuf_i_d0 = tmp_1_i_reg_642;

assign dct_coeff_table_address0 = k_cast1_i_fu_208_p1;

assign grp_fu_471_p2 = ap_const_lv29_1000;

assign i_2_i1_cast_i_fu_179_p1 = i_2_i_reg_145;

assign i_fu_173_p2 = (i_2_i_reg_145 + ap_const_lv4_1);

assign k_cast1_i_cast_fu_213_p1 = k_i_reg_156;

assign k_cast1_i_fu_208_p1 = k_i_reg_156;

assign k_fu_202_p2 = (k_i_reg_156 + ap_const_lv4_1);

assign tmp3_fu_422_p2 = ($signed(tmp5_reg_637) + $signed(grp_fu_496_p3));

assign tmp_19_cast_fu_192_p1 = tmp_s_fu_184_p3;

assign tmp_20_cast_fu_442_p1 = ap_pipeline_reg_pp0_iter3_tmp_6_reg_532;

assign tmp_51_fu_222_p1 = dct_coeff_table_q0[15:0];

assign tmp_52_fu_226_p1 = col_inbuf_q0[15:0];

assign tmp_5_fu_167_p2 = ((i_2_i_reg_145 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign tmp_6_fu_217_p2 = (k_cast1_i_cast_fu_213_p1 + tmp_19_cast_reg_513);

assign tmp_9_i_fu_426_p2 = (tmp3_fu_422_p2 + tmp_fu_418_p2);

assign tmp_fu_418_p2 = ($signed(grp_fu_488_p3) + $signed(grp_fu_480_p3));

assign tmp_i_fu_196_p2 = ((k_i_reg_156 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign tmp_s_fu_184_p3 = {{i_2_i_reg_145}, {ap_const_lv3_0}};

always @ (posedge ap_clk) begin
    tmp_19_cast_reg_513[2:0] <= 3'b000;
    tmp_19_cast_reg_513[7] <= 1'b0;
end

endmodule //Loop_Col_DCT_Loop_pr
