// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "flat.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic flat::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic flat::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> flat::ap_ST_fsm_state1 = "1";
const sc_lv<3> flat::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> flat::ap_ST_fsm_state15 = "100";
const bool flat::ap_const_boolean_1 = true;
const sc_lv<32> flat::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> flat::ap_const_lv32_1 = "1";
const bool flat::ap_const_boolean_0 = false;
const sc_lv<1> flat::ap_const_lv1_0 = "0";
const sc_lv<1> flat::ap_const_lv1_1 = "1";
const sc_lv<9> flat::ap_const_lv9_0 = "000000000";
const sc_lv<3> flat::ap_const_lv3_0 = "000";
const sc_lv<8> flat::ap_const_lv8_0 = "00000000";
const sc_lv<5> flat::ap_const_lv5_0 = "00000";
const sc_lv<6> flat::ap_const_lv6_17 = "10111";
const sc_lv<6> flat::ap_const_lv6_16 = "10110";
const sc_lv<6> flat::ap_const_lv6_15 = "10101";
const sc_lv<6> flat::ap_const_lv6_14 = "10100";
const sc_lv<6> flat::ap_const_lv6_13 = "10011";
const sc_lv<6> flat::ap_const_lv6_12 = "10010";
const sc_lv<6> flat::ap_const_lv6_11 = "10001";
const sc_lv<6> flat::ap_const_lv6_10 = "10000";
const sc_lv<6> flat::ap_const_lv6_F = "1111";
const sc_lv<6> flat::ap_const_lv6_E = "1110";
const sc_lv<6> flat::ap_const_lv6_D = "1101";
const sc_lv<6> flat::ap_const_lv6_C = "1100";
const sc_lv<6> flat::ap_const_lv6_B = "1011";
const sc_lv<6> flat::ap_const_lv6_A = "1010";
const sc_lv<6> flat::ap_const_lv6_9 = "1001";
const sc_lv<6> flat::ap_const_lv6_8 = "1000";
const sc_lv<6> flat::ap_const_lv6_7 = "111";
const sc_lv<6> flat::ap_const_lv6_6 = "110";
const sc_lv<6> flat::ap_const_lv6_5 = "101";
const sc_lv<6> flat::ap_const_lv6_4 = "100";
const sc_lv<6> flat::ap_const_lv6_3 = "11";
const sc_lv<6> flat::ap_const_lv6_2 = "10";
const sc_lv<6> flat::ap_const_lv6_1 = "1";
const sc_lv<6> flat::ap_const_lv6_0 = "000000";
const sc_lv<9> flat::ap_const_lv9_190 = "110010000";
const sc_lv<9> flat::ap_const_lv9_1 = "1";
const sc_lv<3> flat::ap_const_lv3_1 = "1";
const sc_lv<9> flat::ap_const_lv9_50 = "1010000";
const sc_lv<8> flat::ap_const_lv8_50 = "1010000";
const sc_lv<5> flat::ap_const_lv5_10 = "10000";
const sc_lv<9> flat::ap_const_lv9_10 = "10000";
const sc_lv<9> flat::ap_const_lv9_19 = "11001";
const sc_lv<32> flat::ap_const_lv32_E = "1110";
const sc_lv<32> flat::ap_const_lv32_13 = "10011";
const sc_lv<5> flat::ap_const_lv5_1 = "1";
const sc_lv<8> flat::ap_const_lv8_1 = "1";
const sc_lv<2> flat::ap_const_lv2_0 = "00";
const sc_lv<4> flat::ap_const_lv4_0 = "0000";
const sc_lv<20> flat::ap_const_lv20_290 = "1010010000";
const sc_lv<32> flat::ap_const_lv32_2 = "10";

flat::flat(sc_module_name name) : sc_module(name), mVcdFile(0) {
    cnn_urem_9ns_6ns_bjl_U298 = new cnn_urem_9ns_6ns_bjl<1,13,9,6,6>("cnn_urem_9ns_6ns_bjl_U298");
    cnn_urem_9ns_6ns_bjl_U298->clk(ap_clk);
    cnn_urem_9ns_6ns_bjl_U298->reset(ap_rst);
    cnn_urem_9ns_6ns_bjl_U298->din0(select_ln15_4_fu_725_p3);
    cnn_urem_9ns_6ns_bjl_U298->din1(grp_fu_763_p1);
    cnn_urem_9ns_6ns_bjl_U298->ce(ap_var_for_const0);
    cnn_urem_9ns_6ns_bjl_U298->dout(grp_fu_763_p2);
    cnn_mul_mul_11ns_bkl_U299 = new cnn_mul_mul_11ns_bkl<1,1,11,9,20>("cnn_mul_mul_11ns_bkl_U299");
    cnn_mul_mul_11ns_bkl_U299->din0(mul_ln203_fu_894_p0);
    cnn_mul_mul_11ns_bkl_U299->din1(mul_ln203_fu_894_p1);
    cnn_mul_mul_11ns_bkl_U299->dout(mul_ln203_fu_894_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln15_1_fu_782_p2);
    sensitive << ( select_ln15_4_fu_725_p3 );

    SC_METHOD(thread_add_ln15_2_fu_719_p2);
    sensitive << ( select_ln15_fu_655_p3 );

    SC_METHOD(thread_add_ln15_fu_643_p2);
    sensitive << ( i_0_reg_548 );

    SC_METHOD(thread_add_ln203_5_fu_831_p2);
    sensitive << ( zext_ln15_fu_828_p1 );
    sensitive << ( add_ln203_fu_822_p2 );

    SC_METHOD(thread_add_ln203_6_fu_848_p2);
    sensitive << ( zext_ln203_11_fu_845_p1 );
    sensitive << ( tmp_23_cast_fu_837_p3 );

    SC_METHOD(thread_add_ln203_fu_822_p2);
    sensitive << ( zext_ln203_10_fu_818_p1 );
    sensitive << ( zext_ln203_9_fu_808_p1 );

    SC_METHOD(thread_add_ln6_fu_631_p2);
    sensitive << ( indvar_flatten17_reg_537 );

    SC_METHOD(thread_add_ln9_fu_794_p2);
    sensitive << ( indvar_flatten_reg_570 );

    SC_METHOD(thread_and_ln15_fu_699_p2);
    sensitive << ( icmp_ln12_fu_693_p2 );
    sensitive << ( xor_ln15_fu_687_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state15);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage0_iter8);

    SC_METHOD(thread_ap_block_state11_pp0_stage0_iter9);

    SC_METHOD(thread_ap_block_state12_pp0_stage0_iter10);

    SC_METHOD(thread_ap_block_state13_pp0_stage0_iter11);

    SC_METHOD(thread_ap_block_state14_pp0_stage0_iter12);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter5);

    SC_METHOD(thread_ap_block_state8_pp0_stage0_iter6);

    SC_METHOD(thread_ap_block_state9_pp0_stage0_iter7);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln6_fu_625_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state15 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( ap_enable_reg_pp0_iter9 );
    sensitive << ( ap_enable_reg_pp0_iter10 );
    sensitive << ( ap_enable_reg_pp0_iter11 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_ap_phi_mux_c_0_phi_fu_596_p4);
    sensitive << ( c_0_reg_592 );
    sensitive << ( icmp_ln6_reg_901 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( select_ln15_6_reg_932 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_r_0_phi_fu_563_p4);
    sensitive << ( r_0_reg_559 );
    sensitive << ( icmp_ln6_reg_901 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( select_ln15_3_reg_910 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state15 );

    SC_METHOD(thread_c_fu_713_p2);
    sensitive << ( select_ln15_1_fu_663_p3 );

    SC_METHOD(thread_f_fu_788_p2);
    sensitive << ( select_ln15_5_fu_739_p3 );

    SC_METHOD(thread_flat_array_0_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_0_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_0_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_0_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_10_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_10_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_10_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_10_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_11_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_11_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_11_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_11_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_12_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_12_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_12_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_12_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_13_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_13_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_13_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_13_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_14_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_14_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_14_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_14_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_15_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_15_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_15_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_15_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_16_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_16_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_16_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_16_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_17_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_17_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_17_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_17_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_18_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_18_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_18_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_18_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_19_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_19_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_19_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_19_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_1_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_1_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_1_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_1_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_20_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_20_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_20_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_20_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_21_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_21_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_21_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_21_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_22_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_22_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_22_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_22_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_23_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_23_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_23_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_23_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_24_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_24_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_24_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_24_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_2_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_2_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_2_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_2_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_3_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_3_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_3_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_3_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_4_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_4_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_4_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_4_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_5_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_5_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_5_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_5_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_6_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_6_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_6_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_6_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_7_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_7_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_7_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_7_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_8_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_8_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_8_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_8_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_flat_array_9_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_fu_865_p1 );

    SC_METHOD(thread_flat_array_9_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_METHOD(thread_flat_array_9_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_flat_array_9_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( trunc_ln203_fu_858_p1 );

    SC_METHOD(thread_grp_fu_763_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_icmp_ln12_fu_693_p2);
    sensitive << ( f_0_reg_614 );
    sensitive << ( icmp_ln6_fu_625_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln6_fu_625_p2);
    sensitive << ( indvar_flatten17_reg_537 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln9_fu_649_p2);
    sensitive << ( indvar_flatten_reg_570 );
    sensitive << ( icmp_ln6_fu_625_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_max_pool_out_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter11 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_12_fu_854_p1 );

    SC_METHOD(thread_max_pool_out_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter11 );

    SC_METHOD(thread_mul_ln203_fu_894_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln203_fu_894_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( mul_ln203_fu_894_p10 );

    SC_METHOD(thread_mul_ln203_fu_894_p10);
    sensitive << ( select_ln15_4_fu_725_p3 );

    SC_METHOD(thread_or_ln15_fu_733_p2);
    sensitive << ( icmp_ln9_fu_649_p2 );
    sensitive << ( and_ln15_fu_699_p2 );

    SC_METHOD(thread_r_fu_637_p2);
    sensitive << ( ap_phi_mux_r_0_phi_fu_563_p4 );

    SC_METHOD(thread_select_ln15_1_fu_663_p3);
    sensitive << ( ap_phi_mux_c_0_phi_fu_596_p4 );
    sensitive << ( icmp_ln9_fu_649_p2 );

    SC_METHOD(thread_select_ln15_2_fu_671_p3);
    sensitive << ( i_2_reg_603 );
    sensitive << ( icmp_ln9_fu_649_p2 );
    sensitive << ( add_ln15_fu_643_p2 );

    SC_METHOD(thread_select_ln15_3_fu_679_p3);
    sensitive << ( ap_phi_mux_r_0_phi_fu_563_p4 );
    sensitive << ( icmp_ln9_fu_649_p2 );
    sensitive << ( r_fu_637_p2 );

    SC_METHOD(thread_select_ln15_4_fu_725_p3);
    sensitive << ( and_ln15_fu_699_p2 );
    sensitive << ( add_ln15_2_fu_719_p2 );
    sensitive << ( select_ln15_2_fu_671_p3 );

    SC_METHOD(thread_select_ln15_5_fu_739_p3);
    sensitive << ( f_0_reg_614 );
    sensitive << ( or_ln15_fu_733_p2 );

    SC_METHOD(thread_select_ln15_6_fu_747_p3);
    sensitive << ( select_ln15_1_fu_663_p3 );
    sensitive << ( and_ln15_fu_699_p2 );
    sensitive << ( c_fu_713_p2 );

    SC_METHOD(thread_select_ln15_fu_655_p3);
    sensitive << ( i_1_reg_581 );
    sensitive << ( icmp_ln9_fu_649_p2 );
    sensitive << ( add_ln15_fu_643_p2 );

    SC_METHOD(thread_select_ln6_fu_705_p3);
    sensitive << ( i_0_reg_548 );
    sensitive << ( icmp_ln9_fu_649_p2 );
    sensitive << ( add_ln15_fu_643_p2 );

    SC_METHOD(thread_select_ln9_1_fu_800_p3);
    sensitive << ( icmp_ln9_fu_649_p2 );
    sensitive << ( add_ln9_fu_794_p2 );

    SC_METHOD(thread_select_ln9_fu_755_p3);
    sensitive << ( select_ln15_fu_655_p3 );
    sensitive << ( and_ln15_fu_699_p2 );
    sensitive << ( add_ln15_2_fu_719_p2 );

    SC_METHOD(thread_sext_ln203_fu_862_p1);
    sensitive << ( tmp_13_reg_943_pp0_iter11_reg );

    SC_METHOD(thread_tmp_23_cast_fu_837_p3);
    sensitive << ( add_ln203_5_fu_831_p2 );

    SC_METHOD(thread_tmp_fu_811_p3);
    sensitive << ( select_ln15_3_reg_910 );

    SC_METHOD(thread_trunc_ln203_fu_858_p1);
    sensitive << ( grp_fu_763_p2 );

    SC_METHOD(thread_xor_ln15_fu_687_p2);
    sensitive << ( icmp_ln9_fu_649_p2 );

    SC_METHOD(thread_zext_ln15_fu_828_p1);
    sensitive << ( select_ln15_6_reg_932 );

    SC_METHOD(thread_zext_ln203_10_fu_818_p1);
    sensitive << ( tmp_fu_811_p3 );

    SC_METHOD(thread_zext_ln203_11_fu_845_p1);
    sensitive << ( select_ln15_5_reg_927 );

    SC_METHOD(thread_zext_ln203_12_fu_854_p1);
    sensitive << ( add_ln203_6_reg_963_pp0_iter10_reg );

    SC_METHOD(thread_zext_ln203_9_fu_808_p1);
    sensitive << ( select_ln15_3_reg_910 );

    SC_METHOD(thread_zext_ln203_fu_865_p1);
    sensitive << ( sext_ln203_fu_862_p1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln6_fu_625_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter11 );
    sensitive << ( ap_enable_reg_pp0_iter12 );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter6 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter7 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter8 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter9 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter10 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter11 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter12 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "flat_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, max_pool_out_V_address0, "(port)max_pool_out_V_address0");
    sc_trace(mVcdFile, max_pool_out_V_ce0, "(port)max_pool_out_V_ce0");
    sc_trace(mVcdFile, max_pool_out_V_q0, "(port)max_pool_out_V_q0");
    sc_trace(mVcdFile, flat_array_0_V_address0, "(port)flat_array_0_V_address0");
    sc_trace(mVcdFile, flat_array_0_V_ce0, "(port)flat_array_0_V_ce0");
    sc_trace(mVcdFile, flat_array_0_V_we0, "(port)flat_array_0_V_we0");
    sc_trace(mVcdFile, flat_array_0_V_d0, "(port)flat_array_0_V_d0");
    sc_trace(mVcdFile, flat_array_1_V_address0, "(port)flat_array_1_V_address0");
    sc_trace(mVcdFile, flat_array_1_V_ce0, "(port)flat_array_1_V_ce0");
    sc_trace(mVcdFile, flat_array_1_V_we0, "(port)flat_array_1_V_we0");
    sc_trace(mVcdFile, flat_array_1_V_d0, "(port)flat_array_1_V_d0");
    sc_trace(mVcdFile, flat_array_2_V_address0, "(port)flat_array_2_V_address0");
    sc_trace(mVcdFile, flat_array_2_V_ce0, "(port)flat_array_2_V_ce0");
    sc_trace(mVcdFile, flat_array_2_V_we0, "(port)flat_array_2_V_we0");
    sc_trace(mVcdFile, flat_array_2_V_d0, "(port)flat_array_2_V_d0");
    sc_trace(mVcdFile, flat_array_3_V_address0, "(port)flat_array_3_V_address0");
    sc_trace(mVcdFile, flat_array_3_V_ce0, "(port)flat_array_3_V_ce0");
    sc_trace(mVcdFile, flat_array_3_V_we0, "(port)flat_array_3_V_we0");
    sc_trace(mVcdFile, flat_array_3_V_d0, "(port)flat_array_3_V_d0");
    sc_trace(mVcdFile, flat_array_4_V_address0, "(port)flat_array_4_V_address0");
    sc_trace(mVcdFile, flat_array_4_V_ce0, "(port)flat_array_4_V_ce0");
    sc_trace(mVcdFile, flat_array_4_V_we0, "(port)flat_array_4_V_we0");
    sc_trace(mVcdFile, flat_array_4_V_d0, "(port)flat_array_4_V_d0");
    sc_trace(mVcdFile, flat_array_5_V_address0, "(port)flat_array_5_V_address0");
    sc_trace(mVcdFile, flat_array_5_V_ce0, "(port)flat_array_5_V_ce0");
    sc_trace(mVcdFile, flat_array_5_V_we0, "(port)flat_array_5_V_we0");
    sc_trace(mVcdFile, flat_array_5_V_d0, "(port)flat_array_5_V_d0");
    sc_trace(mVcdFile, flat_array_6_V_address0, "(port)flat_array_6_V_address0");
    sc_trace(mVcdFile, flat_array_6_V_ce0, "(port)flat_array_6_V_ce0");
    sc_trace(mVcdFile, flat_array_6_V_we0, "(port)flat_array_6_V_we0");
    sc_trace(mVcdFile, flat_array_6_V_d0, "(port)flat_array_6_V_d0");
    sc_trace(mVcdFile, flat_array_7_V_address0, "(port)flat_array_7_V_address0");
    sc_trace(mVcdFile, flat_array_7_V_ce0, "(port)flat_array_7_V_ce0");
    sc_trace(mVcdFile, flat_array_7_V_we0, "(port)flat_array_7_V_we0");
    sc_trace(mVcdFile, flat_array_7_V_d0, "(port)flat_array_7_V_d0");
    sc_trace(mVcdFile, flat_array_8_V_address0, "(port)flat_array_8_V_address0");
    sc_trace(mVcdFile, flat_array_8_V_ce0, "(port)flat_array_8_V_ce0");
    sc_trace(mVcdFile, flat_array_8_V_we0, "(port)flat_array_8_V_we0");
    sc_trace(mVcdFile, flat_array_8_V_d0, "(port)flat_array_8_V_d0");
    sc_trace(mVcdFile, flat_array_9_V_address0, "(port)flat_array_9_V_address0");
    sc_trace(mVcdFile, flat_array_9_V_ce0, "(port)flat_array_9_V_ce0");
    sc_trace(mVcdFile, flat_array_9_V_we0, "(port)flat_array_9_V_we0");
    sc_trace(mVcdFile, flat_array_9_V_d0, "(port)flat_array_9_V_d0");
    sc_trace(mVcdFile, flat_array_10_V_address0, "(port)flat_array_10_V_address0");
    sc_trace(mVcdFile, flat_array_10_V_ce0, "(port)flat_array_10_V_ce0");
    sc_trace(mVcdFile, flat_array_10_V_we0, "(port)flat_array_10_V_we0");
    sc_trace(mVcdFile, flat_array_10_V_d0, "(port)flat_array_10_V_d0");
    sc_trace(mVcdFile, flat_array_11_V_address0, "(port)flat_array_11_V_address0");
    sc_trace(mVcdFile, flat_array_11_V_ce0, "(port)flat_array_11_V_ce0");
    sc_trace(mVcdFile, flat_array_11_V_we0, "(port)flat_array_11_V_we0");
    sc_trace(mVcdFile, flat_array_11_V_d0, "(port)flat_array_11_V_d0");
    sc_trace(mVcdFile, flat_array_12_V_address0, "(port)flat_array_12_V_address0");
    sc_trace(mVcdFile, flat_array_12_V_ce0, "(port)flat_array_12_V_ce0");
    sc_trace(mVcdFile, flat_array_12_V_we0, "(port)flat_array_12_V_we0");
    sc_trace(mVcdFile, flat_array_12_V_d0, "(port)flat_array_12_V_d0");
    sc_trace(mVcdFile, flat_array_13_V_address0, "(port)flat_array_13_V_address0");
    sc_trace(mVcdFile, flat_array_13_V_ce0, "(port)flat_array_13_V_ce0");
    sc_trace(mVcdFile, flat_array_13_V_we0, "(port)flat_array_13_V_we0");
    sc_trace(mVcdFile, flat_array_13_V_d0, "(port)flat_array_13_V_d0");
    sc_trace(mVcdFile, flat_array_14_V_address0, "(port)flat_array_14_V_address0");
    sc_trace(mVcdFile, flat_array_14_V_ce0, "(port)flat_array_14_V_ce0");
    sc_trace(mVcdFile, flat_array_14_V_we0, "(port)flat_array_14_V_we0");
    sc_trace(mVcdFile, flat_array_14_V_d0, "(port)flat_array_14_V_d0");
    sc_trace(mVcdFile, flat_array_15_V_address0, "(port)flat_array_15_V_address0");
    sc_trace(mVcdFile, flat_array_15_V_ce0, "(port)flat_array_15_V_ce0");
    sc_trace(mVcdFile, flat_array_15_V_we0, "(port)flat_array_15_V_we0");
    sc_trace(mVcdFile, flat_array_15_V_d0, "(port)flat_array_15_V_d0");
    sc_trace(mVcdFile, flat_array_16_V_address0, "(port)flat_array_16_V_address0");
    sc_trace(mVcdFile, flat_array_16_V_ce0, "(port)flat_array_16_V_ce0");
    sc_trace(mVcdFile, flat_array_16_V_we0, "(port)flat_array_16_V_we0");
    sc_trace(mVcdFile, flat_array_16_V_d0, "(port)flat_array_16_V_d0");
    sc_trace(mVcdFile, flat_array_17_V_address0, "(port)flat_array_17_V_address0");
    sc_trace(mVcdFile, flat_array_17_V_ce0, "(port)flat_array_17_V_ce0");
    sc_trace(mVcdFile, flat_array_17_V_we0, "(port)flat_array_17_V_we0");
    sc_trace(mVcdFile, flat_array_17_V_d0, "(port)flat_array_17_V_d0");
    sc_trace(mVcdFile, flat_array_18_V_address0, "(port)flat_array_18_V_address0");
    sc_trace(mVcdFile, flat_array_18_V_ce0, "(port)flat_array_18_V_ce0");
    sc_trace(mVcdFile, flat_array_18_V_we0, "(port)flat_array_18_V_we0");
    sc_trace(mVcdFile, flat_array_18_V_d0, "(port)flat_array_18_V_d0");
    sc_trace(mVcdFile, flat_array_19_V_address0, "(port)flat_array_19_V_address0");
    sc_trace(mVcdFile, flat_array_19_V_ce0, "(port)flat_array_19_V_ce0");
    sc_trace(mVcdFile, flat_array_19_V_we0, "(port)flat_array_19_V_we0");
    sc_trace(mVcdFile, flat_array_19_V_d0, "(port)flat_array_19_V_d0");
    sc_trace(mVcdFile, flat_array_20_V_address0, "(port)flat_array_20_V_address0");
    sc_trace(mVcdFile, flat_array_20_V_ce0, "(port)flat_array_20_V_ce0");
    sc_trace(mVcdFile, flat_array_20_V_we0, "(port)flat_array_20_V_we0");
    sc_trace(mVcdFile, flat_array_20_V_d0, "(port)flat_array_20_V_d0");
    sc_trace(mVcdFile, flat_array_21_V_address0, "(port)flat_array_21_V_address0");
    sc_trace(mVcdFile, flat_array_21_V_ce0, "(port)flat_array_21_V_ce0");
    sc_trace(mVcdFile, flat_array_21_V_we0, "(port)flat_array_21_V_we0");
    sc_trace(mVcdFile, flat_array_21_V_d0, "(port)flat_array_21_V_d0");
    sc_trace(mVcdFile, flat_array_22_V_address0, "(port)flat_array_22_V_address0");
    sc_trace(mVcdFile, flat_array_22_V_ce0, "(port)flat_array_22_V_ce0");
    sc_trace(mVcdFile, flat_array_22_V_we0, "(port)flat_array_22_V_we0");
    sc_trace(mVcdFile, flat_array_22_V_d0, "(port)flat_array_22_V_d0");
    sc_trace(mVcdFile, flat_array_23_V_address0, "(port)flat_array_23_V_address0");
    sc_trace(mVcdFile, flat_array_23_V_ce0, "(port)flat_array_23_V_ce0");
    sc_trace(mVcdFile, flat_array_23_V_we0, "(port)flat_array_23_V_we0");
    sc_trace(mVcdFile, flat_array_23_V_d0, "(port)flat_array_23_V_d0");
    sc_trace(mVcdFile, flat_array_24_V_address0, "(port)flat_array_24_V_address0");
    sc_trace(mVcdFile, flat_array_24_V_ce0, "(port)flat_array_24_V_ce0");
    sc_trace(mVcdFile, flat_array_24_V_we0, "(port)flat_array_24_V_we0");
    sc_trace(mVcdFile, flat_array_24_V_d0, "(port)flat_array_24_V_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten17_reg_537, "indvar_flatten17_reg_537");
    sc_trace(mVcdFile, i_0_reg_548, "i_0_reg_548");
    sc_trace(mVcdFile, r_0_reg_559, "r_0_reg_559");
    sc_trace(mVcdFile, indvar_flatten_reg_570, "indvar_flatten_reg_570");
    sc_trace(mVcdFile, i_1_reg_581, "i_1_reg_581");
    sc_trace(mVcdFile, c_0_reg_592, "c_0_reg_592");
    sc_trace(mVcdFile, i_2_reg_603, "i_2_reg_603");
    sc_trace(mVcdFile, f_0_reg_614, "f_0_reg_614");
    sc_trace(mVcdFile, icmp_ln6_fu_625_p2, "icmp_ln6_fu_625_p2");
    sc_trace(mVcdFile, icmp_ln6_reg_901, "icmp_ln6_reg_901");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter5, "ap_block_state7_pp0_stage0_iter5");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage0_iter6, "ap_block_state8_pp0_stage0_iter6");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage0_iter7, "ap_block_state9_pp0_stage0_iter7");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage0_iter8, "ap_block_state10_pp0_stage0_iter8");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage0_iter9, "ap_block_state11_pp0_stage0_iter9");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage0_iter10, "ap_block_state12_pp0_stage0_iter10");
    sc_trace(mVcdFile, ap_block_state13_pp0_stage0_iter11, "ap_block_state13_pp0_stage0_iter11");
    sc_trace(mVcdFile, ap_block_state14_pp0_stage0_iter12, "ap_block_state14_pp0_stage0_iter12");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, add_ln6_fu_631_p2, "add_ln6_fu_631_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, select_ln15_3_fu_679_p3, "select_ln15_3_fu_679_p3");
    sc_trace(mVcdFile, select_ln15_3_reg_910, "select_ln15_3_reg_910");
    sc_trace(mVcdFile, select_ln6_fu_705_p3, "select_ln6_fu_705_p3");
    sc_trace(mVcdFile, select_ln15_4_fu_725_p3, "select_ln15_4_fu_725_p3");
    sc_trace(mVcdFile, select_ln15_5_fu_739_p3, "select_ln15_5_fu_739_p3");
    sc_trace(mVcdFile, select_ln15_5_reg_927, "select_ln15_5_reg_927");
    sc_trace(mVcdFile, select_ln15_6_fu_747_p3, "select_ln15_6_fu_747_p3");
    sc_trace(mVcdFile, select_ln15_6_reg_932, "select_ln15_6_reg_932");
    sc_trace(mVcdFile, select_ln9_fu_755_p3, "select_ln9_fu_755_p3");
    sc_trace(mVcdFile, tmp_13_reg_943, "tmp_13_reg_943");
    sc_trace(mVcdFile, tmp_13_reg_943_pp0_iter1_reg, "tmp_13_reg_943_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_13_reg_943_pp0_iter2_reg, "tmp_13_reg_943_pp0_iter2_reg");
    sc_trace(mVcdFile, tmp_13_reg_943_pp0_iter3_reg, "tmp_13_reg_943_pp0_iter3_reg");
    sc_trace(mVcdFile, tmp_13_reg_943_pp0_iter4_reg, "tmp_13_reg_943_pp0_iter4_reg");
    sc_trace(mVcdFile, tmp_13_reg_943_pp0_iter5_reg, "tmp_13_reg_943_pp0_iter5_reg");
    sc_trace(mVcdFile, tmp_13_reg_943_pp0_iter6_reg, "tmp_13_reg_943_pp0_iter6_reg");
    sc_trace(mVcdFile, tmp_13_reg_943_pp0_iter7_reg, "tmp_13_reg_943_pp0_iter7_reg");
    sc_trace(mVcdFile, tmp_13_reg_943_pp0_iter8_reg, "tmp_13_reg_943_pp0_iter8_reg");
    sc_trace(mVcdFile, tmp_13_reg_943_pp0_iter9_reg, "tmp_13_reg_943_pp0_iter9_reg");
    sc_trace(mVcdFile, tmp_13_reg_943_pp0_iter10_reg, "tmp_13_reg_943_pp0_iter10_reg");
    sc_trace(mVcdFile, tmp_13_reg_943_pp0_iter11_reg, "tmp_13_reg_943_pp0_iter11_reg");
    sc_trace(mVcdFile, add_ln15_1_fu_782_p2, "add_ln15_1_fu_782_p2");
    sc_trace(mVcdFile, f_fu_788_p2, "f_fu_788_p2");
    sc_trace(mVcdFile, select_ln9_1_fu_800_p3, "select_ln9_1_fu_800_p3");
    sc_trace(mVcdFile, add_ln203_6_fu_848_p2, "add_ln203_6_fu_848_p2");
    sc_trace(mVcdFile, add_ln203_6_reg_963, "add_ln203_6_reg_963");
    sc_trace(mVcdFile, add_ln203_6_reg_963_pp0_iter2_reg, "add_ln203_6_reg_963_pp0_iter2_reg");
    sc_trace(mVcdFile, add_ln203_6_reg_963_pp0_iter3_reg, "add_ln203_6_reg_963_pp0_iter3_reg");
    sc_trace(mVcdFile, add_ln203_6_reg_963_pp0_iter4_reg, "add_ln203_6_reg_963_pp0_iter4_reg");
    sc_trace(mVcdFile, add_ln203_6_reg_963_pp0_iter5_reg, "add_ln203_6_reg_963_pp0_iter5_reg");
    sc_trace(mVcdFile, add_ln203_6_reg_963_pp0_iter6_reg, "add_ln203_6_reg_963_pp0_iter6_reg");
    sc_trace(mVcdFile, add_ln203_6_reg_963_pp0_iter7_reg, "add_ln203_6_reg_963_pp0_iter7_reg");
    sc_trace(mVcdFile, add_ln203_6_reg_963_pp0_iter8_reg, "add_ln203_6_reg_963_pp0_iter8_reg");
    sc_trace(mVcdFile, add_ln203_6_reg_963_pp0_iter9_reg, "add_ln203_6_reg_963_pp0_iter9_reg");
    sc_trace(mVcdFile, add_ln203_6_reg_963_pp0_iter10_reg, "add_ln203_6_reg_963_pp0_iter10_reg");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter5, "ap_enable_reg_pp0_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter6, "ap_enable_reg_pp0_iter6");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter7, "ap_enable_reg_pp0_iter7");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter8, "ap_enable_reg_pp0_iter8");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter9, "ap_enable_reg_pp0_iter9");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter10, "ap_enable_reg_pp0_iter10");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter11, "ap_enable_reg_pp0_iter11");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter12, "ap_enable_reg_pp0_iter12");
    sc_trace(mVcdFile, ap_phi_mux_r_0_phi_fu_563_p4, "ap_phi_mux_r_0_phi_fu_563_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_c_0_phi_fu_596_p4, "ap_phi_mux_c_0_phi_fu_596_p4");
    sc_trace(mVcdFile, zext_ln203_12_fu_854_p1, "zext_ln203_12_fu_854_p1");
    sc_trace(mVcdFile, zext_ln203_fu_865_p1, "zext_ln203_fu_865_p1");
    sc_trace(mVcdFile, trunc_ln203_fu_858_p1, "trunc_ln203_fu_858_p1");
    sc_trace(mVcdFile, icmp_ln9_fu_649_p2, "icmp_ln9_fu_649_p2");
    sc_trace(mVcdFile, add_ln15_fu_643_p2, "add_ln15_fu_643_p2");
    sc_trace(mVcdFile, r_fu_637_p2, "r_fu_637_p2");
    sc_trace(mVcdFile, icmp_ln12_fu_693_p2, "icmp_ln12_fu_693_p2");
    sc_trace(mVcdFile, xor_ln15_fu_687_p2, "xor_ln15_fu_687_p2");
    sc_trace(mVcdFile, select_ln15_1_fu_663_p3, "select_ln15_1_fu_663_p3");
    sc_trace(mVcdFile, select_ln15_fu_655_p3, "select_ln15_fu_655_p3");
    sc_trace(mVcdFile, and_ln15_fu_699_p2, "and_ln15_fu_699_p2");
    sc_trace(mVcdFile, add_ln15_2_fu_719_p2, "add_ln15_2_fu_719_p2");
    sc_trace(mVcdFile, select_ln15_2_fu_671_p3, "select_ln15_2_fu_671_p3");
    sc_trace(mVcdFile, or_ln15_fu_733_p2, "or_ln15_fu_733_p2");
    sc_trace(mVcdFile, c_fu_713_p2, "c_fu_713_p2");
    sc_trace(mVcdFile, grp_fu_763_p1, "grp_fu_763_p1");
    sc_trace(mVcdFile, mul_ln203_fu_894_p2, "mul_ln203_fu_894_p2");
    sc_trace(mVcdFile, add_ln9_fu_794_p2, "add_ln9_fu_794_p2");
    sc_trace(mVcdFile, tmp_fu_811_p3, "tmp_fu_811_p3");
    sc_trace(mVcdFile, zext_ln203_10_fu_818_p1, "zext_ln203_10_fu_818_p1");
    sc_trace(mVcdFile, zext_ln203_9_fu_808_p1, "zext_ln203_9_fu_808_p1");
    sc_trace(mVcdFile, zext_ln15_fu_828_p1, "zext_ln15_fu_828_p1");
    sc_trace(mVcdFile, add_ln203_fu_822_p2, "add_ln203_fu_822_p2");
    sc_trace(mVcdFile, add_ln203_5_fu_831_p2, "add_ln203_5_fu_831_p2");
    sc_trace(mVcdFile, zext_ln203_11_fu_845_p1, "zext_ln203_11_fu_845_p1");
    sc_trace(mVcdFile, tmp_23_cast_fu_837_p3, "tmp_23_cast_fu_837_p3");
    sc_trace(mVcdFile, grp_fu_763_p2, "grp_fu_763_p2");
    sc_trace(mVcdFile, sext_ln203_fu_862_p1, "sext_ln203_fu_862_p1");
    sc_trace(mVcdFile, mul_ln203_fu_894_p0, "mul_ln203_fu_894_p0");
    sc_trace(mVcdFile, mul_ln203_fu_894_p1, "mul_ln203_fu_894_p1");
    sc_trace(mVcdFile, ap_CS_fsm_state15, "ap_CS_fsm_state15");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, mul_ln203_fu_894_p10, "mul_ln203_fu_894_p10");
#endif

    }
}

flat::~flat() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete cnn_urem_9ns_6ns_bjl_U298;
    delete cnn_mul_mul_11ns_bkl_U299;
}

void flat::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void flat::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter10 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter10 = ap_enable_reg_pp0_iter9.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter11 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter11 = ap_enable_reg_pp0_iter10.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter12 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter12 = ap_enable_reg_pp0_iter11.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter12 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter5 = ap_enable_reg_pp0_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter6 = ap_enable_reg_pp0_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter7 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter7 = ap_enable_reg_pp0_iter6.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter8 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter8 = ap_enable_reg_pp0_iter7.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter9 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter9 = ap_enable_reg_pp0_iter8.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln6_reg_901.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        c_0_reg_592 = select_ln15_6_reg_932.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        c_0_reg_592 = ap_const_lv3_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(icmp_ln6_fu_625_p2.read(), ap_const_lv1_0))) {
        f_0_reg_614 = f_fu_788_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        f_0_reg_614 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(icmp_ln6_fu_625_p2.read(), ap_const_lv1_0))) {
        i_0_reg_548 = select_ln6_fu_705_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        i_0_reg_548 = ap_const_lv9_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(icmp_ln6_fu_625_p2.read(), ap_const_lv1_0))) {
        i_1_reg_581 = select_ln9_fu_755_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        i_1_reg_581 = ap_const_lv9_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(icmp_ln6_fu_625_p2.read(), ap_const_lv1_0))) {
        i_2_reg_603 = add_ln15_1_fu_782_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        i_2_reg_603 = ap_const_lv9_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(icmp_ln6_fu_625_p2.read(), ap_const_lv1_0))) {
        indvar_flatten17_reg_537 = add_ln6_fu_631_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten17_reg_537 = ap_const_lv9_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(icmp_ln6_fu_625_p2.read(), ap_const_lv1_0))) {
        indvar_flatten_reg_570 = select_ln9_1_fu_800_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten_reg_570 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln6_reg_901.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        r_0_reg_559 = select_ln15_3_reg_910.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        r_0_reg_559 = ap_const_lv3_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln6_reg_901.read(), ap_const_lv1_0))) {
        add_ln203_6_reg_963 = add_ln203_6_fu_848_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        add_ln203_6_reg_963_pp0_iter10_reg = add_ln203_6_reg_963_pp0_iter9_reg.read();
        add_ln203_6_reg_963_pp0_iter2_reg = add_ln203_6_reg_963.read();
        add_ln203_6_reg_963_pp0_iter3_reg = add_ln203_6_reg_963_pp0_iter2_reg.read();
        add_ln203_6_reg_963_pp0_iter4_reg = add_ln203_6_reg_963_pp0_iter3_reg.read();
        add_ln203_6_reg_963_pp0_iter5_reg = add_ln203_6_reg_963_pp0_iter4_reg.read();
        add_ln203_6_reg_963_pp0_iter6_reg = add_ln203_6_reg_963_pp0_iter5_reg.read();
        add_ln203_6_reg_963_pp0_iter7_reg = add_ln203_6_reg_963_pp0_iter6_reg.read();
        add_ln203_6_reg_963_pp0_iter8_reg = add_ln203_6_reg_963_pp0_iter7_reg.read();
        add_ln203_6_reg_963_pp0_iter9_reg = add_ln203_6_reg_963_pp0_iter8_reg.read();
        tmp_13_reg_943_pp0_iter10_reg = tmp_13_reg_943_pp0_iter9_reg.read();
        tmp_13_reg_943_pp0_iter11_reg = tmp_13_reg_943_pp0_iter10_reg.read();
        tmp_13_reg_943_pp0_iter2_reg = tmp_13_reg_943_pp0_iter1_reg.read();
        tmp_13_reg_943_pp0_iter3_reg = tmp_13_reg_943_pp0_iter2_reg.read();
        tmp_13_reg_943_pp0_iter4_reg = tmp_13_reg_943_pp0_iter3_reg.read();
        tmp_13_reg_943_pp0_iter5_reg = tmp_13_reg_943_pp0_iter4_reg.read();
        tmp_13_reg_943_pp0_iter6_reg = tmp_13_reg_943_pp0_iter5_reg.read();
        tmp_13_reg_943_pp0_iter7_reg = tmp_13_reg_943_pp0_iter6_reg.read();
        tmp_13_reg_943_pp0_iter8_reg = tmp_13_reg_943_pp0_iter7_reg.read();
        tmp_13_reg_943_pp0_iter9_reg = tmp_13_reg_943_pp0_iter8_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln6_reg_901 = icmp_ln6_fu_625_p2.read();
        tmp_13_reg_943_pp0_iter1_reg = tmp_13_reg_943.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln6_fu_625_p2.read(), ap_const_lv1_0))) {
        select_ln15_3_reg_910 = select_ln15_3_fu_679_p3.read();
        select_ln15_6_reg_932 = select_ln15_6_fu_747_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln6_fu_625_p2.read(), ap_const_lv1_0))) {
        select_ln15_5_reg_927 = select_ln15_5_fu_739_p3.read();
        tmp_13_reg_943 = mul_ln203_fu_894_p2.read().range(19, 14);
    }
}

void flat::thread_add_ln15_1_fu_782_p2() {
    add_ln15_1_fu_782_p2 = (!select_ln15_4_fu_725_p3.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(select_ln15_4_fu_725_p3.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void flat::thread_add_ln15_2_fu_719_p2() {
    add_ln15_2_fu_719_p2 = (!ap_const_lv9_10.is_01() || !select_ln15_fu_655_p3.read().is_01())? sc_lv<9>(): (sc_biguint<9>(ap_const_lv9_10) + sc_biguint<9>(select_ln15_fu_655_p3.read()));
}

void flat::thread_add_ln15_fu_643_p2() {
    add_ln15_fu_643_p2 = (!ap_const_lv9_50.is_01() || !i_0_reg_548.read().is_01())? sc_lv<9>(): (sc_biguint<9>(ap_const_lv9_50) + sc_biguint<9>(i_0_reg_548.read()));
}

void flat::thread_add_ln203_5_fu_831_p2() {
    add_ln203_5_fu_831_p2 = (!zext_ln15_fu_828_p1.read().is_01() || !add_ln203_fu_822_p2.read().is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln15_fu_828_p1.read()) + sc_biguint<6>(add_ln203_fu_822_p2.read()));
}

void flat::thread_add_ln203_6_fu_848_p2() {
    add_ln203_6_fu_848_p2 = (!zext_ln203_11_fu_845_p1.read().is_01() || !tmp_23_cast_fu_837_p3.read().is_01())? sc_lv<10>(): (sc_biguint<10>(zext_ln203_11_fu_845_p1.read()) + sc_biguint<10>(tmp_23_cast_fu_837_p3.read()));
}

void flat::thread_add_ln203_fu_822_p2() {
    add_ln203_fu_822_p2 = (!zext_ln203_10_fu_818_p1.read().is_01() || !zext_ln203_9_fu_808_p1.read().is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln203_10_fu_818_p1.read()) + sc_biguint<6>(zext_ln203_9_fu_808_p1.read()));
}

void flat::thread_add_ln6_fu_631_p2() {
    add_ln6_fu_631_p2 = (!indvar_flatten17_reg_537.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(indvar_flatten17_reg_537.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void flat::thread_add_ln9_fu_794_p2() {
    add_ln9_fu_794_p2 = (!indvar_flatten_reg_570.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<8>(): (sc_biguint<8>(indvar_flatten_reg_570.read()) + sc_biguint<8>(ap_const_lv8_1));
}

void flat::thread_and_ln15_fu_699_p2() {
    and_ln15_fu_699_p2 = (icmp_ln12_fu_693_p2.read() & xor_ln15_fu_687_p2.read());
}

void flat::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void flat::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void flat::thread_ap_CS_fsm_state15() {
    ap_CS_fsm_state15 = ap_CS_fsm.read()[2];
}

void flat::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void flat::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void flat::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void flat::thread_ap_block_state10_pp0_stage0_iter8() {
    ap_block_state10_pp0_stage0_iter8 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void flat::thread_ap_block_state11_pp0_stage0_iter9() {
    ap_block_state11_pp0_stage0_iter9 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void flat::thread_ap_block_state12_pp0_stage0_iter10() {
    ap_block_state12_pp0_stage0_iter10 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void flat::thread_ap_block_state13_pp0_stage0_iter11() {
    ap_block_state13_pp0_stage0_iter11 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void flat::thread_ap_block_state14_pp0_stage0_iter12() {
    ap_block_state14_pp0_stage0_iter12 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void flat::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void flat::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void flat::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void flat::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void flat::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void flat::thread_ap_block_state7_pp0_stage0_iter5() {
    ap_block_state7_pp0_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void flat::thread_ap_block_state8_pp0_stage0_iter6() {
    ap_block_state8_pp0_stage0_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void flat::thread_ap_block_state9_pp0_stage0_iter7() {
    ap_block_state9_pp0_stage0_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void flat::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln6_fu_625_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void flat::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void flat::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void flat::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void flat::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter8.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter9.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter10.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter11.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter12.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void flat::thread_ap_phi_mux_c_0_phi_fu_596_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln6_reg_901.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_c_0_phi_fu_596_p4 = select_ln15_6_reg_932.read();
    } else {
        ap_phi_mux_c_0_phi_fu_596_p4 = c_0_reg_592.read();
    }
}

void flat::thread_ap_phi_mux_r_0_phi_fu_563_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln6_reg_901.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_r_0_phi_fu_563_p4 = select_ln15_3_reg_910.read();
    } else {
        ap_phi_mux_r_0_phi_fu_563_p4 = r_0_reg_559.read();
    }
}

void flat::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void flat::thread_c_fu_713_p2() {
    c_fu_713_p2 = (!ap_const_lv3_1.is_01() || !select_ln15_1_fu_663_p3.read().is_01())? sc_lv<3>(): (sc_biguint<3>(ap_const_lv3_1) + sc_biguint<3>(select_ln15_1_fu_663_p3.read()));
}

void flat::thread_f_fu_788_p2() {
    f_fu_788_p2 = (!select_ln15_5_fu_739_p3.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(select_ln15_5_fu_739_p3.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void flat::thread_flat_array_0_V_address0() {
    flat_array_0_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_0_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_0_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_0_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_0_V_d0() {
    flat_array_0_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_0_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_0))) {
        flat_array_0_V_we0 = ap_const_logic_1;
    } else {
        flat_array_0_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_10_V_address0() {
    flat_array_10_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_10_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_10_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_10_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_10_V_d0() {
    flat_array_10_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_10_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_A))) {
        flat_array_10_V_we0 = ap_const_logic_1;
    } else {
        flat_array_10_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_11_V_address0() {
    flat_array_11_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_11_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_11_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_11_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_11_V_d0() {
    flat_array_11_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_11_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_B))) {
        flat_array_11_V_we0 = ap_const_logic_1;
    } else {
        flat_array_11_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_12_V_address0() {
    flat_array_12_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_12_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_12_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_12_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_12_V_d0() {
    flat_array_12_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_12_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_C))) {
        flat_array_12_V_we0 = ap_const_logic_1;
    } else {
        flat_array_12_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_13_V_address0() {
    flat_array_13_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_13_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_13_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_13_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_13_V_d0() {
    flat_array_13_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_13_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_D))) {
        flat_array_13_V_we0 = ap_const_logic_1;
    } else {
        flat_array_13_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_14_V_address0() {
    flat_array_14_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_14_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_14_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_14_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_14_V_d0() {
    flat_array_14_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_14_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_E))) {
        flat_array_14_V_we0 = ap_const_logic_1;
    } else {
        flat_array_14_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_15_V_address0() {
    flat_array_15_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_15_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_15_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_15_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_15_V_d0() {
    flat_array_15_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_15_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_F))) {
        flat_array_15_V_we0 = ap_const_logic_1;
    } else {
        flat_array_15_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_16_V_address0() {
    flat_array_16_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_16_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_16_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_16_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_16_V_d0() {
    flat_array_16_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_16_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_10))) {
        flat_array_16_V_we0 = ap_const_logic_1;
    } else {
        flat_array_16_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_17_V_address0() {
    flat_array_17_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_17_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_17_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_17_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_17_V_d0() {
    flat_array_17_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_17_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_11))) {
        flat_array_17_V_we0 = ap_const_logic_1;
    } else {
        flat_array_17_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_18_V_address0() {
    flat_array_18_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_18_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_18_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_18_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_18_V_d0() {
    flat_array_18_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_18_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_12))) {
        flat_array_18_V_we0 = ap_const_logic_1;
    } else {
        flat_array_18_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_19_V_address0() {
    flat_array_19_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_19_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_19_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_19_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_19_V_d0() {
    flat_array_19_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_19_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_13))) {
        flat_array_19_V_we0 = ap_const_logic_1;
    } else {
        flat_array_19_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_1_V_address0() {
    flat_array_1_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_1_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_1_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_1_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_1_V_d0() {
    flat_array_1_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_1_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_1))) {
        flat_array_1_V_we0 = ap_const_logic_1;
    } else {
        flat_array_1_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_20_V_address0() {
    flat_array_20_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_20_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_20_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_20_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_20_V_d0() {
    flat_array_20_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_20_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_14))) {
        flat_array_20_V_we0 = ap_const_logic_1;
    } else {
        flat_array_20_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_21_V_address0() {
    flat_array_21_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_21_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_21_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_21_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_21_V_d0() {
    flat_array_21_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_21_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_15))) {
        flat_array_21_V_we0 = ap_const_logic_1;
    } else {
        flat_array_21_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_22_V_address0() {
    flat_array_22_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_22_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_22_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_22_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_22_V_d0() {
    flat_array_22_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_22_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_16))) {
        flat_array_22_V_we0 = ap_const_logic_1;
    } else {
        flat_array_22_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_23_V_address0() {
    flat_array_23_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_23_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_23_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_23_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_23_V_d0() {
    flat_array_23_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_23_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_17))) {
        flat_array_23_V_we0 = ap_const_logic_1;
    } else {
        flat_array_23_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_24_V_address0() {
    flat_array_24_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_24_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_24_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_24_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_24_V_d0() {
    flat_array_24_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_24_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_0) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_1) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_2) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_3) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_4) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_5) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_6) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_7) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_8) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_9) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_A) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_B) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_C) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_D) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_E) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_F) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_10) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_11) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_12) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_13) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_14) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_15) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_16) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_17))) {
        flat_array_24_V_we0 = ap_const_logic_1;
    } else {
        flat_array_24_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_2_V_address0() {
    flat_array_2_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_2_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_2_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_2_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_2_V_d0() {
    flat_array_2_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_2_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_2))) {
        flat_array_2_V_we0 = ap_const_logic_1;
    } else {
        flat_array_2_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_3_V_address0() {
    flat_array_3_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_3_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_3_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_3_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_3_V_d0() {
    flat_array_3_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_3_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_3))) {
        flat_array_3_V_we0 = ap_const_logic_1;
    } else {
        flat_array_3_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_4_V_address0() {
    flat_array_4_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_4_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_4_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_4_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_4_V_d0() {
    flat_array_4_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_4_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_4))) {
        flat_array_4_V_we0 = ap_const_logic_1;
    } else {
        flat_array_4_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_5_V_address0() {
    flat_array_5_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_5_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_5_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_5_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_5_V_d0() {
    flat_array_5_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_5_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_5))) {
        flat_array_5_V_we0 = ap_const_logic_1;
    } else {
        flat_array_5_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_6_V_address0() {
    flat_array_6_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_6_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_6_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_6_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_6_V_d0() {
    flat_array_6_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_6_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_6))) {
        flat_array_6_V_we0 = ap_const_logic_1;
    } else {
        flat_array_6_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_7_V_address0() {
    flat_array_7_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_7_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_7_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_7_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_7_V_d0() {
    flat_array_7_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_7_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_7))) {
        flat_array_7_V_we0 = ap_const_logic_1;
    } else {
        flat_array_7_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_8_V_address0() {
    flat_array_8_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_8_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_8_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_8_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_8_V_d0() {
    flat_array_8_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_8_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_8))) {
        flat_array_8_V_we0 = ap_const_logic_1;
    } else {
        flat_array_8_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_9_V_address0() {
    flat_array_9_V_address0 =  (sc_lv<4>) (zext_ln203_fu_865_p1.read());
}

void flat::thread_flat_array_9_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()))) {
        flat_array_9_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_9_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_9_V_d0() {
    flat_array_9_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_9_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_858_p1.read(), ap_const_lv6_9))) {
        flat_array_9_V_we0 = ap_const_logic_1;
    } else {
        flat_array_9_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_grp_fu_763_p1() {
    grp_fu_763_p1 =  (sc_lv<6>) (ap_const_lv9_19);
}

void flat::thread_icmp_ln12_fu_693_p2() {
    icmp_ln12_fu_693_p2 = (!f_0_reg_614.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(f_0_reg_614.read() == ap_const_lv5_10);
}

void flat::thread_icmp_ln6_fu_625_p2() {
    icmp_ln6_fu_625_p2 = (!indvar_flatten17_reg_537.read().is_01() || !ap_const_lv9_190.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten17_reg_537.read() == ap_const_lv9_190);
}

void flat::thread_icmp_ln9_fu_649_p2() {
    icmp_ln9_fu_649_p2 = (!indvar_flatten_reg_570.read().is_01() || !ap_const_lv8_50.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_570.read() == ap_const_lv8_50);
}

void flat::thread_max_pool_out_V_address0() {
    max_pool_out_V_address0 =  (sc_lv<9>) (zext_ln203_12_fu_854_p1.read());
}

void flat::thread_max_pool_out_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter11.read()))) {
        max_pool_out_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_mul_ln203_fu_894_p0() {
    mul_ln203_fu_894_p0 =  (sc_lv<11>) (ap_const_lv20_290);
}

void flat::thread_mul_ln203_fu_894_p1() {
    mul_ln203_fu_894_p1 =  (sc_lv<9>) (mul_ln203_fu_894_p10.read());
}

void flat::thread_mul_ln203_fu_894_p10() {
    mul_ln203_fu_894_p10 = esl_zext<20,9>(select_ln15_4_fu_725_p3.read());
}

void flat::thread_or_ln15_fu_733_p2() {
    or_ln15_fu_733_p2 = (and_ln15_fu_699_p2.read() | icmp_ln9_fu_649_p2.read());
}

void flat::thread_r_fu_637_p2() {
    r_fu_637_p2 = (!ap_const_lv3_1.is_01() || !ap_phi_mux_r_0_phi_fu_563_p4.read().is_01())? sc_lv<3>(): (sc_biguint<3>(ap_const_lv3_1) + sc_biguint<3>(ap_phi_mux_r_0_phi_fu_563_p4.read()));
}

void flat::thread_select_ln15_1_fu_663_p3() {
    select_ln15_1_fu_663_p3 = (!icmp_ln9_fu_649_p2.read()[0].is_01())? sc_lv<3>(): ((icmp_ln9_fu_649_p2.read()[0].to_bool())? ap_const_lv3_0: ap_phi_mux_c_0_phi_fu_596_p4.read());
}

void flat::thread_select_ln15_2_fu_671_p3() {
    select_ln15_2_fu_671_p3 = (!icmp_ln9_fu_649_p2.read()[0].is_01())? sc_lv<9>(): ((icmp_ln9_fu_649_p2.read()[0].to_bool())? add_ln15_fu_643_p2.read(): i_2_reg_603.read());
}

void flat::thread_select_ln15_3_fu_679_p3() {
    select_ln15_3_fu_679_p3 = (!icmp_ln9_fu_649_p2.read()[0].is_01())? sc_lv<3>(): ((icmp_ln9_fu_649_p2.read()[0].to_bool())? r_fu_637_p2.read(): ap_phi_mux_r_0_phi_fu_563_p4.read());
}

void flat::thread_select_ln15_4_fu_725_p3() {
    select_ln15_4_fu_725_p3 = (!and_ln15_fu_699_p2.read()[0].is_01())? sc_lv<9>(): ((and_ln15_fu_699_p2.read()[0].to_bool())? add_ln15_2_fu_719_p2.read(): select_ln15_2_fu_671_p3.read());
}

void flat::thread_select_ln15_5_fu_739_p3() {
    select_ln15_5_fu_739_p3 = (!or_ln15_fu_733_p2.read()[0].is_01())? sc_lv<5>(): ((or_ln15_fu_733_p2.read()[0].to_bool())? ap_const_lv5_0: f_0_reg_614.read());
}

void flat::thread_select_ln15_6_fu_747_p3() {
    select_ln15_6_fu_747_p3 = (!and_ln15_fu_699_p2.read()[0].is_01())? sc_lv<3>(): ((and_ln15_fu_699_p2.read()[0].to_bool())? c_fu_713_p2.read(): select_ln15_1_fu_663_p3.read());
}

void flat::thread_select_ln15_fu_655_p3() {
    select_ln15_fu_655_p3 = (!icmp_ln9_fu_649_p2.read()[0].is_01())? sc_lv<9>(): ((icmp_ln9_fu_649_p2.read()[0].to_bool())? add_ln15_fu_643_p2.read(): i_1_reg_581.read());
}

void flat::thread_select_ln6_fu_705_p3() {
    select_ln6_fu_705_p3 = (!icmp_ln9_fu_649_p2.read()[0].is_01())? sc_lv<9>(): ((icmp_ln9_fu_649_p2.read()[0].to_bool())? add_ln15_fu_643_p2.read(): i_0_reg_548.read());
}

void flat::thread_select_ln9_1_fu_800_p3() {
    select_ln9_1_fu_800_p3 = (!icmp_ln9_fu_649_p2.read()[0].is_01())? sc_lv<8>(): ((icmp_ln9_fu_649_p2.read()[0].to_bool())? ap_const_lv8_1: add_ln9_fu_794_p2.read());
}

void flat::thread_select_ln9_fu_755_p3() {
    select_ln9_fu_755_p3 = (!and_ln15_fu_699_p2.read()[0].is_01())? sc_lv<9>(): ((and_ln15_fu_699_p2.read()[0].to_bool())? add_ln15_2_fu_719_p2.read(): select_ln15_fu_655_p3.read());
}

void flat::thread_sext_ln203_fu_862_p1() {
    sext_ln203_fu_862_p1 = esl_sext<9,6>(tmp_13_reg_943_pp0_iter11_reg.read());
}

void flat::thread_tmp_23_cast_fu_837_p3() {
    tmp_23_cast_fu_837_p3 = esl_concat<6,4>(add_ln203_5_fu_831_p2.read(), ap_const_lv4_0);
}

void flat::thread_tmp_fu_811_p3() {
    tmp_fu_811_p3 = esl_concat<3,2>(select_ln15_3_reg_910.read(), ap_const_lv2_0);
}

void flat::thread_trunc_ln203_fu_858_p1() {
    trunc_ln203_fu_858_p1 = grp_fu_763_p2.read().range(6-1, 0);
}

void flat::thread_xor_ln15_fu_687_p2() {
    xor_ln15_fu_687_p2 = (icmp_ln9_fu_649_p2.read() ^ ap_const_lv1_1);
}

void flat::thread_zext_ln15_fu_828_p1() {
    zext_ln15_fu_828_p1 = esl_zext<6,3>(select_ln15_6_reg_932.read());
}

void flat::thread_zext_ln203_10_fu_818_p1() {
    zext_ln203_10_fu_818_p1 = esl_zext<6,5>(tmp_fu_811_p3.read());
}

void flat::thread_zext_ln203_11_fu_845_p1() {
    zext_ln203_11_fu_845_p1 = esl_zext<10,5>(select_ln15_5_reg_927.read());
}

void flat::thread_zext_ln203_12_fu_854_p1() {
    zext_ln203_12_fu_854_p1 = esl_zext<64,10>(add_ln203_6_reg_963_pp0_iter10_reg.read());
}

void flat::thread_zext_ln203_9_fu_808_p1() {
    zext_ln203_9_fu_808_p1 = esl_zext<6,3>(select_ln15_3_reg_910.read());
}

void flat::thread_zext_ln203_fu_865_p1() {
    zext_ln203_fu_865_p1 = esl_zext<64,9>(sext_ln203_fu_862_p1.read());
}

void flat::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter11.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln6_fu_625_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter12.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter11.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln6_fu_625_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state15;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

