library ieee;
use ieee.std_logic_1164.all;

use ieee.numeric_std.all;



entity dac_dsm2_top is
    generic (
      nbits : integer:= 16);  
  
port (
    din   : in  signed(15 downto 0);
    
dout  : out std_logic;
    
clk   : in  std_logic;
    
n_rst : in  std_logic);


end dac_dsm2_top;


architecture beh1 of dac_dsm2_top is

  component dac_dsm2
    generic (
      nbits : integer);
    
port (
      din   : in  signed((nbits-1) downto 0);
      
dout  : out std_logic;
      
clk   : in  std_logic;
      
n_rst : in  std_logic);
  
end component;


begin
  dac_dsm2_1 : dac_dsm2
    generic map (
      nbits => nbits)
    port map (
      din   => din,
      dout  => dout,
      clk   => clk,
      n_rst => n_rst);
end beh1;