Info (10281): Verilog HDL Declaration information at row_accumulator.sv(14): object "done" differs only in case from object "DONE" in the same scope File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv Line: 14
Warning (10268): Verilog HDL information at cisr_receivers.sv(290): always construct contains both blocking and non-blocking assignments File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv Line: 290
Info (10281): Verilog HDL Declaration information at cisr_receivers.sv(260): object "row_len_done" differs only in case from object "ROW_LEN_DONE" in the same scope File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv Line: 260
Info (10281): Verilog HDL Declaration information at ft_245_state_machine.v(67): object "WRITE_COMPLETE" differs only in case from object "write_complete" in the same scope File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v Line: 67
Warning (10268): Verilog HDL information at top.sv(247): always construct contains both blocking and non-blocking assignments File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 247
Info (10281): Verilog HDL Declaration information at top.sv(162): object "done" differs only in case from object "DONE" in the same scope File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 162
