

================================================================
== Vitis HLS Report for 'filter2D_0_3_3_0_0_128_128_1_2_2_s'
================================================================
* Date:           Sat May  4 12:09:32 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        customconv_ked.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.635 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |      203|  4297523363|  0.738 us|  15.619 sec|  203|  4297523363|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+------------+-----------+------------+-----+------------+---------+
        |                                                                   |                                                        |   Latency (cycles)   |   Latency (absolute)   |     Interval     | Pipeline|
        |                              Instance                             |                         Module                         |   min   |     max    |    min    |     max    | min |     max    |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+------------+-----------+------------+-----+------------+---------+
        |grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129     |filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2     |       11|          11|  39.523 ns|   39.523 ns|   11|          11|       no|
        |grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145  |xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s  |      181|  4297523341|   0.658 us|  15.619 sec|  181|  4297523341|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+------------+-----------+------------+-----+------------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%filter_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %filter"   --->   Operation 13 'read' 'filter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_loc28 = alloca i64 1"   --->   Operation 14 'alloca' 'p_loc28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_loc27 = alloca i64 1"   --->   Operation 15 'alloca' 'p_loc27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_loc26 = alloca i64 1"   --->   Operation 16 'alloca' 'p_loc26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_loc25 = alloca i64 1"   --->   Operation 17 'alloca' 'p_loc25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_loc24 = alloca i64 1"   --->   Operation 18 'alloca' 'p_loc24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_loc23 = alloca i64 1"   --->   Operation 19 'alloca' 'p_loc23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_loc22 = alloca i64 1"   --->   Operation 20 'alloca' 'p_loc22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_loc21 = alloca i64 1"   --->   Operation 21 'alloca' 'p_loc21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 22 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %filter_read, i32 1, i32 63" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 23 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln834 = sext i63 %trunc_ln" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 24 'sext' 'sext_ln834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln834" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 25 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [8/8] (2.40ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 9" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 27 [7/8] (2.40ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 9" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 28 [6/8] (2.40ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 9" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.40>
ST_4 : Operation 29 [5/8] (2.40ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 9" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.40>
ST_5 : Operation 30 [4/8] (2.40ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 9" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.40>
ST_6 : Operation 31 [3/8] (2.40ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 9" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.40>
ST_7 : Operation 32 [2/8] (2.40ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 9" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.40>
ST_8 : Operation 33 [1/8] (2.40ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 9" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 33 'readreq' 'empty' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln834 = call void @filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2, i16 %gmem1, i63 %trunc_ln, i16 %p_loc, i16 %p_loc21, i16 %p_loc22, i16 %p_loc23, i16 %p_loc24, i16 %p_loc25, i16 %p_loc26, i16 %p_loc27, i16 %p_loc28" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 34 'call' 'call_ln834' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.29>
ST_10 : Operation 35 [1/1] (1.20ns)   --->   "%p_src_mat_cols_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %p_src_mat_cols"   --->   Operation 35 'read' 'p_src_mat_cols_read' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 36 [1/1] (1.20ns)   --->   "%p_src_mat_rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %p_src_mat_rows"   --->   Operation 36 'read' 'p_src_mat_rows_read' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 37 [1/2] (2.29ns)   --->   "%call_ln834 = call void @filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2, i16 %gmem1, i63 %trunc_ln, i16 %p_loc, i16 %p_loc21, i16 %p_loc22, i16 %p_loc23, i16 %p_loc24, i16 %p_loc25, i16 %p_loc26, i16 %p_loc27, i16 %p_loc28" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 37 'call' 'call_ln834' <Predicate = true> <Delay = 2.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%img_width = trunc i32 %p_src_mat_cols_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:826]   --->   Operation 38 'trunc' 'img_width' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%img_height = trunc i32 %p_src_mat_rows_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:827]   --->   Operation 39 'trunc' 'img_height' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.54>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%p_shift_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_shift"   --->   Operation 40 'read' 'p_shift_read' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%p_loc_load = load i16 %p_loc"   --->   Operation 41 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%p_loc21_load = load i16 %p_loc21"   --->   Operation 42 'load' 'p_loc21_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%p_loc22_load = load i16 %p_loc22"   --->   Operation 43 'load' 'p_loc22_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%p_loc23_load = load i16 %p_loc23"   --->   Operation 44 'load' 'p_loc23_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%p_loc24_load = load i16 %p_loc24"   --->   Operation 45 'load' 'p_loc24_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%p_loc25_load = load i16 %p_loc25"   --->   Operation 46 'load' 'p_loc25_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%p_loc26_load = load i16 %p_loc26"   --->   Operation 47 'load' 'p_loc26_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%p_loc27_load = load i16 %p_loc27"   --->   Operation 48 'load' 'p_loc27_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%p_loc28_load = load i16 %p_loc28"   --->   Operation 49 'load' 'p_loc28_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [2/2] (1.54ns)   --->   "%call_ln852 = call void @xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>, i8 %imgInput_data, i8 %imgOutput_data, i16 %p_loc24_load, i16 %p_loc25_load, i16 %p_loc23_load, i16 %p_loc27_load, i16 %p_loc28_load, i16 %p_loc26_load, i16 %p_loc21_load, i16 %p_loc22_load, i16 %p_loc_load, i8 %p_shift_read, i16 %img_height, i16 %img_width" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:852]   --->   Operation 50 'call' 'call_ln852' <Predicate = true> <Delay = 1.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_src_mat_cols, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_src_mat_rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput_data, void @empty_11, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgInput_data, void @empty_11, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 9, void @empty_0, void @empty_1, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln852 = call void @xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>, i8 %imgInput_data, i8 %imgOutput_data, i16 %p_loc24_load, i16 %p_loc25_load, i16 %p_loc23_load, i16 %p_loc27_load, i16 %p_loc28_load, i16 %p_loc26_load, i16 %p_loc21_load, i16 %p_loc22_load, i16 %p_loc_load, i8 %p_shift_read, i16 %img_height, i16 %img_width" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:852]   --->   Operation 56 'call' 'call_ln852' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln857 = ret" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:857]   --->   Operation 57 'ret' 'ret_ln857' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_mat_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_mat_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgInput_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgOutput_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ filter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_shift]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
filter_read         (read         ) [ 0000000000000]
p_loc28             (alloca       ) [ 0011111111110]
p_loc27             (alloca       ) [ 0011111111110]
p_loc26             (alloca       ) [ 0011111111110]
p_loc25             (alloca       ) [ 0011111111110]
p_loc24             (alloca       ) [ 0011111111110]
p_loc23             (alloca       ) [ 0011111111110]
p_loc22             (alloca       ) [ 0011111111110]
p_loc21             (alloca       ) [ 0011111111110]
p_loc               (alloca       ) [ 0011111111110]
trunc_ln            (partselect   ) [ 0011111111100]
sext_ln834          (sext         ) [ 0000000000000]
gmem1_addr          (getelementptr) [ 0011111110000]
empty               (readreq      ) [ 0000000000000]
p_src_mat_cols_read (read         ) [ 0000000000000]
p_src_mat_rows_read (read         ) [ 0000000000000]
call_ln834          (call         ) [ 0000000000000]
img_width           (trunc        ) [ 0000000000011]
img_height          (trunc        ) [ 0000000000011]
p_shift_read        (read         ) [ 0000000000001]
p_loc_load          (load         ) [ 0000000000001]
p_loc21_load        (load         ) [ 0000000000001]
p_loc22_load        (load         ) [ 0000000000001]
p_loc23_load        (load         ) [ 0000000000001]
p_loc24_load        (load         ) [ 0000000000001]
p_loc25_load        (load         ) [ 0000000000001]
p_loc26_load        (load         ) [ 0000000000001]
p_loc27_load        (load         ) [ 0000000000001]
p_loc28_load        (load         ) [ 0000000000001]
specinterface_ln0   (specinterface) [ 0000000000000]
specinterface_ln0   (specinterface) [ 0000000000000]
specinterface_ln0   (specinterface) [ 0000000000000]
specinterface_ln0   (specinterface) [ 0000000000000]
specinterface_ln0   (specinterface) [ 0000000000000]
call_ln852          (call         ) [ 0000000000000]
ret_ln857           (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_mat_rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_mat_cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imgInput_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imgOutput_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="filter">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_shift">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_shift"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="p_loc28_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc28/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_loc27_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc27/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_loc26_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc26/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_loc25_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc25/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_loc24_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc24/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_loc23_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc23/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_loc22_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc22/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_loc21_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc21/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="filter_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_readreq_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="p_src_mat_cols_read_read_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_mat_cols_read/10 "/>
</bind>
</comp>

<comp id="117" class="1004" name="p_src_mat_rows_read_read_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_mat_rows_read/10 "/>
</bind>
</comp>

<comp id="123" class="1004" name="p_shift_read_read_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_shift_read/11 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="0"/>
<pin id="132" dir="0" index="2" bw="63" slack="8"/>
<pin id="133" dir="0" index="3" bw="16" slack="8"/>
<pin id="134" dir="0" index="4" bw="16" slack="8"/>
<pin id="135" dir="0" index="5" bw="16" slack="8"/>
<pin id="136" dir="0" index="6" bw="16" slack="8"/>
<pin id="137" dir="0" index="7" bw="16" slack="8"/>
<pin id="138" dir="0" index="8" bw="16" slack="8"/>
<pin id="139" dir="0" index="9" bw="16" slack="8"/>
<pin id="140" dir="0" index="10" bw="16" slack="8"/>
<pin id="141" dir="0" index="11" bw="16" slack="8"/>
<pin id="142" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln834/9 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="0" index="3" bw="16" slack="0"/>
<pin id="150" dir="0" index="4" bw="16" slack="0"/>
<pin id="151" dir="0" index="5" bw="16" slack="0"/>
<pin id="152" dir="0" index="6" bw="16" slack="0"/>
<pin id="153" dir="0" index="7" bw="16" slack="0"/>
<pin id="154" dir="0" index="8" bw="16" slack="0"/>
<pin id="155" dir="0" index="9" bw="16" slack="0"/>
<pin id="156" dir="0" index="10" bw="16" slack="0"/>
<pin id="157" dir="0" index="11" bw="16" slack="0"/>
<pin id="158" dir="0" index="12" bw="8" slack="0"/>
<pin id="159" dir="0" index="13" bw="16" slack="1"/>
<pin id="160" dir="0" index="14" bw="16" slack="1"/>
<pin id="161" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln852/11 "/>
</bind>
</comp>

<comp id="166" class="1004" name="trunc_ln_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="63" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="0" index="3" bw="7" slack="0"/>
<pin id="171" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln834_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="63" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln834/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="gmem1_addr_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="63" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="img_width_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="img_width/10 "/>
</bind>
</comp>

<comp id="191" class="1004" name="img_height_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="img_height/10 "/>
</bind>
</comp>

<comp id="195" class="1004" name="p_loc_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="10"/>
<pin id="197" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/11 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_loc21_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="10"/>
<pin id="201" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc21_load/11 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_loc22_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="10"/>
<pin id="205" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc22_load/11 "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_loc23_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="10"/>
<pin id="209" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc23_load/11 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_loc24_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="10"/>
<pin id="213" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc24_load/11 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_loc25_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="10"/>
<pin id="217" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc25_load/11 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_loc26_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="10"/>
<pin id="221" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc26_load/11 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_loc27_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="10"/>
<pin id="225" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc27_load/11 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_loc28_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="10"/>
<pin id="229" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc28_load/11 "/>
</bind>
</comp>

<comp id="231" class="1005" name="p_loc28_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="8"/>
<pin id="233" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="p_loc28 "/>
</bind>
</comp>

<comp id="237" class="1005" name="p_loc27_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="8"/>
<pin id="239" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="p_loc27 "/>
</bind>
</comp>

<comp id="243" class="1005" name="p_loc26_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="8"/>
<pin id="245" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="p_loc26 "/>
</bind>
</comp>

<comp id="249" class="1005" name="p_loc25_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="8"/>
<pin id="251" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="p_loc25 "/>
</bind>
</comp>

<comp id="255" class="1005" name="p_loc24_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="8"/>
<pin id="257" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="p_loc24 "/>
</bind>
</comp>

<comp id="261" class="1005" name="p_loc23_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="8"/>
<pin id="263" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="p_loc23 "/>
</bind>
</comp>

<comp id="267" class="1005" name="p_loc22_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="8"/>
<pin id="269" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="p_loc22 "/>
</bind>
</comp>

<comp id="273" class="1005" name="p_loc21_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="8"/>
<pin id="275" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="p_loc21 "/>
</bind>
</comp>

<comp id="279" class="1005" name="p_loc_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="8"/>
<pin id="281" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="285" class="1005" name="trunc_ln_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="63" slack="8"/>
<pin id="287" dir="1" index="1" bw="63" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="290" class="1005" name="gmem1_addr_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="1"/>
<pin id="292" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="295" class="1005" name="img_width_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="1"/>
<pin id="297" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="img_width "/>
</bind>
</comp>

<comp id="300" class="1005" name="img_height_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="1"/>
<pin id="302" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="img_height "/>
</bind>
</comp>

<comp id="305" class="1005" name="p_shift_read_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_shift_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="165"><net_src comp="123" pin="2"/><net_sink comp="145" pin=12"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="98" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="179"><net_src comp="166" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="180" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="190"><net_src comp="111" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="117" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="145" pin=11"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="145" pin=9"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="145" pin=10"/></net>

<net id="210"><net_src comp="207" pin="1"/><net_sink comp="145" pin=5"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="145" pin=3"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="145" pin=4"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="145" pin=8"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="145" pin=6"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="145" pin=7"/></net>

<net id="234"><net_src comp="62" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="129" pin=11"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="240"><net_src comp="66" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="129" pin=10"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="246"><net_src comp="70" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="129" pin=9"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="252"><net_src comp="74" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="129" pin=8"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="258"><net_src comp="78" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="129" pin=7"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="264"><net_src comp="82" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="129" pin=6"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="270"><net_src comp="86" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="129" pin=5"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="276"><net_src comp="90" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="129" pin=4"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="282"><net_src comp="94" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="129" pin=3"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="288"><net_src comp="166" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="293"><net_src comp="180" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="298"><net_src comp="187" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="145" pin=14"/></net>

<net id="303"><net_src comp="191" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="145" pin=13"/></net>

<net id="308"><net_src comp="123" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="145" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgOutput_data | {11 12 }
 - Input state : 
	Port: filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> : p_src_mat_rows | {10 }
	Port: filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> : p_src_mat_cols | {10 }
	Port: filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> : imgInput_data | {11 12 }
	Port: filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> : gmem1 | {1 2 3 4 5 6 7 8 9 10 }
	Port: filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> : filter | {1 }
	Port: filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> : p_shift | {11 }
  - Chain level:
	State 1
		sext_ln834 : 1
		gmem1_addr : 2
		empty : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		call_ln852 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                          Functional Unit                          |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   |   grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129  |    0    |    0    |    0    |   174   |    25   |    0    |
|          | grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145 |    3    |    9    | 37.8044 |   2551  |   1134  |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                       filter_read_read_fu_98                      |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |                  p_src_mat_cols_read_read_fu_111                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  p_src_mat_rows_read_read_fu_117                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      p_shift_read_read_fu_123                     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|  readreq |                         grp_readreq_fu_104                        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|                          trunc_ln_fu_166                          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |                         sext_ln834_fu_176                         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |                          img_width_fu_187                         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                         img_height_fu_191                         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                   |    3    |    9    | 37.8044 |   2725  |   1159  |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| gmem1_addr_reg_290 |   16   |
| img_height_reg_300 |   16   |
|  img_width_reg_295 |   16   |
|   p_loc21_reg_273  |   16   |
|   p_loc22_reg_267  |   16   |
|   p_loc23_reg_261  |   16   |
|   p_loc24_reg_255  |   16   |
|   p_loc25_reg_249  |   16   |
|   p_loc26_reg_243  |   16   |
|   p_loc27_reg_237  |   16   |
|   p_loc28_reg_231  |   16   |
|    p_loc_reg_279   |   16   |
|p_shift_read_reg_305|    8   |
|  trunc_ln_reg_285  |   63   |
+--------------------+--------+
|        Total       |   263  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                         grp_readreq_fu_104                        |  p1  |   2  |  16  |   32   ||    9    |
| grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145 |  p12 |   2  |   8  |   16   ||    9    |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Total                               |      |      |      |   48   ||  2.596  ||    18   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    3   |    9   |   37   |  2725  |  1159  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    2   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   263  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    9   |   40   |  2988  |  1177  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
