{"Source Block": ["verilog-ethernet/rtl/axis_baser_rx_64.v@210:220@HdlStmAssign", "\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\nassign rx_bad_block = rx_bad_block_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_gmii_rx.v@135:145", "wire [31:0] crc_next;\n\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@151:161", "reg crc_valid7_save = 1'b0;\n\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@146:156", "reg crc_valid3_save = 1'b0;\n\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@209:219", "reg crc_valid7_save = 1'b0;\n\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@213:223", "assign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\nassign rx_bad_block = rx_bad_block_reg;\n\nlfsr #(\n    .LFSR_WIDTH(32),\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@147:157", "\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@134:144", "reg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@137:147", "assign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n\nlfsr #(\n    .LFSR_WIDTH(32),\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@152:162", "\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@208:218", "\nreg crc_valid7_save = 1'b0;\n\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@212:222", "assign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\nassign rx_bad_block = rx_bad_block_reg;\n\nlfsr #(\n"]], "Diff Content": {"Delete": [[215, "assign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n"]], "Add": [[215, "assign m_axis_tuser = m_axis_tuser_reg;\n"]]}}