

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config7_s'
================================================================
* Date:           Fri Jun 27 00:21:54 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      516|      516| 2.580 us | 2.580 us |  516|  516|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      514|      514|         5|          2|          1|   256|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %codeRepl ], [ %add_ln241, %ReadInputWidth_end ]" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.66ns)   --->   "%icmp_ln241 = icmp eq i9 %indvar_flatten, -256" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 16 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.82ns)   --->   "%add_ln241 = add i9 %indvar_flatten, 1" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 17 'add' 'add_ln241' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln241, label %"pooling2d_buffer_cl<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config7>.exit", label %ReadInputWidth_begin" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 19 [1/1] (2.18ns)   --->   "%empty_103 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V)" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 19 'read' 'empty_103' <Predicate = (!icmp_ln241)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%pool_window_3_V = extractvalue { i16, i16, i16 } %empty_103, 0" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 20 'extractvalue' 'pool_window_3_V' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%pool_window_3_V_1 = extractvalue { i16, i16, i16 } %empty_103, 1" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 21 'extractvalue' 'pool_window_3_V_1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%pool_window_3_V_2 = extractvalue { i16, i16, i16 } %empty_103, 2" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 22 'extractvalue' 'pool_window_3_V_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.42>
ST_4 : Operation 23 [1/1] (1.61ns)   --->   "%pool_window_1_V = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @line_buffer_Array_V_7_0_0, i64 0, i64 15), i16 %pool_window_3_V, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 23 'memshiftread' 'pool_window_1_V' <Predicate = (!icmp_ln241)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_4 : Operation 24 [1/1] (1.61ns)   --->   "%pool_window_1_V_1 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @line_buffer_Array_V_7_0_1, i64 0, i64 15), i16 %pool_window_3_V_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 24 'memshiftread' 'pool_window_1_V_1' <Predicate = (!icmp_ln241)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_4 : Operation 25 [1/1] (1.61ns)   --->   "%pool_window_1_V_2 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @line_buffer_Array_V_7_0_2, i64 0, i64 15), i16 %pool_window_3_V_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 25 'memshiftread' 'pool_window_1_V_2' <Predicate = (!icmp_ln241)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%pool_window_0_V = load i16* @kernel_data_V_7_3, align 2" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 26 'load' 'pool_window_0_V' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%pool_window_0_V_1 = load i16* @kernel_data_V_7_4, align 8" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 27 'load' 'pool_window_0_V_1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%pool_window_0_V_2 = load i16* @kernel_data_V_7_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 28 'load' 'pool_window_0_V_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%pool_window_2_V = load i16* @kernel_data_V_7_9, align 2" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 29 'load' 'pool_window_2_V' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%pool_window_2_V_1 = load i16* @kernel_data_V_7_10, align 4" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 30 'load' 'pool_window_2_V_1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%pool_window_2_V_2 = load i16* @kernel_data_V_7_11, align 2" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 31 'load' 'pool_window_2_V_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "store i16 %pool_window_1_V, i16* @kernel_data_V_7_3, align 2" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 32 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "store i16 %pool_window_1_V_1, i16* @kernel_data_V_7_4, align 8" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 33 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "store i16 %pool_window_1_V_2, i16* @kernel_data_V_7_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 34 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "store i16 %pool_window_3_V, i16* @kernel_data_V_7_9, align 2" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 35 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "store i16 %pool_window_3_V_1, i16* @kernel_data_V_7_10, align 4" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 36 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "store i16 %pool_window_3_V_2, i16* @kernel_data_V_7_11, align 2" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 37 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sX_load = load i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 38 'load' 'sX_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.47ns)   --->   "%icmp_ln191 = icmp eq i32 %sX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 39 'icmp' 'icmp_ln191' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sY_load = load i32* @sY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 40 'load' 'sY_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln191_1 = icmp eq i32 %sY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 41 'icmp' 'icmp_ln191_1' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%pY_load = load i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 42 'load' 'pY_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.47ns)   --->   "%icmp_ln191_2 = icmp sgt i32 %pY_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 43 'icmp' 'icmp_ln191_2' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%pX_load = load i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 44 'load' 'pX_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (2.47ns)   --->   "%icmp_ln191_3 = icmp sgt i32 %pX_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 45 'icmp' 'icmp_ln191_3' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_2)   --->   "%and_ln191 = and i1 %icmp_ln191, %icmp_ln191_1" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 46 'and' 'and_ln191' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_2)   --->   "%and_ln191_1 = and i1 %icmp_ln191_2, %icmp_ln191_3" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 47 'and' 'and_ln191_1' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln191_2 = and i1 %and_ln191_1, %and_ln191" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 48 'and' 'and_ln191_2' <Predicate = (!icmp_ln241)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %and_ln191_2, label %.preheader.i.i.0, label %._crit_edge25.i.i" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 49 'br' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.42ns)   --->   "%icmp_ln1496 = icmp slt i16 %pool_window_0_V, %pool_window_1_V" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 50 'icmp' 'icmp_ln1496' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (2.42ns)   --->   "%icmp_ln1496_1 = icmp slt i16 %pool_window_2_V, %pool_window_3_V" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 51 'icmp' 'icmp_ln1496_1' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (2.42ns)   --->   "%icmp_ln1496_3 = icmp slt i16 %pool_window_0_V_1, %pool_window_1_V_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 52 'icmp' 'icmp_ln1496_3' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (2.42ns)   --->   "%icmp_ln1496_4 = icmp slt i16 %pool_window_2_V_1, %pool_window_3_V_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 53 'icmp' 'icmp_ln1496_4' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (2.42ns)   --->   "%icmp_ln1496_6 = icmp slt i16 %pool_window_0_V_2, %pool_window_1_V_2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 54 'icmp' 'icmp_ln1496_6' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (2.42ns)   --->   "%icmp_ln1496_7 = icmp slt i16 %pool_window_2_V_2, %pool_window_3_V_2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 55 'icmp' 'icmp_ln1496_7' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (2.47ns)   --->   "%icmp_ln212 = icmp eq i32 %pX_load, 15" [firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 56 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln212, label %1, label %5" [firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.55ns)   --->   "%add_ln225 = add nsw i32 %pX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:225->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 58 'add' 'add_ln225' <Predicate = (!icmp_ln212)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.76ns)   --->   "store i32 %add_ln225, i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:225->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 59 'store' <Predicate = (!icmp_ln212)> <Delay = 1.76>
ST_4 : Operation 60 [1/1] (2.55ns)   --->   "%add_ln227 = add i32 %sX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 60 'add' 'add_ln227' <Predicate = (!icmp_ln212)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.69ns)   --->   "%select_ln227 = select i1 %icmp_ln191, i32 0, i32 %add_ln227" [firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 61 'select' 'select_ln227' <Predicate = (!icmp_ln212)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:214->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 62 'store' <Predicate = (icmp_ln212)> <Delay = 1.76>
ST_4 : Operation 63 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:215->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 63 'store' <Predicate = (icmp_ln212)> <Delay = 1.76>
ST_4 : Operation 64 [1/1] (2.47ns)   --->   "%icmp_ln216 = icmp eq i32 %pY_load, 15" [firmware/nnet_utils/nnet_pooling_stream.h:216->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 64 'icmp' 'icmp_ln216' <Predicate = (icmp_ln212)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln216, label %2, label %3" [firmware/nnet_utils/nnet_pooling_stream.h:216->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 65 'br' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (2.55ns)   --->   "%add_ln220 = add nsw i32 %pY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:220->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 66 'add' 'add_ln220' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.76ns)   --->   "store i32 %add_ln220, i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:220->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 67 'store' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 1.76>
ST_4 : Operation 68 [1/1] (2.55ns)   --->   "%add_ln222 = add i32 %sY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:222->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 68 'add' 'add_ln222' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.69ns)   --->   "%select_ln222 = select i1 %icmp_ln191_1, i32 0, i32 %add_ln222" [firmware/nnet_utils/nnet_pooling_stream.h:222->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 69 'select' 'select_ln222' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.42>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_2)   --->   "%select_ln66 = select i1 %icmp_ln1496, i16 %pool_window_1_V, i16 %pool_window_0_V" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 70 'select' 'select_ln66' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_3)   --->   "%select_ln66_1 = select i1 %icmp_ln1496_1, i2 -1, i2 -2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 71 'select' 'select_ln66_1' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_2)   --->   "%select_ln66_2 = select i1 %icmp_ln1496_1, i16 %pool_window_3_V, i16 %pool_window_2_V" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 72 'select' 'select_ln66_2' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1496_2 = icmp slt i16 %select_ln66, %select_ln66_2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 73 'icmp' 'icmp_ln1496_2' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_3)   --->   "%zext_ln66 = zext i1 %icmp_ln1496 to i2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 74 'zext' 'zext_ln66' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln66_3 = select i1 %icmp_ln1496_2, i2 %select_ln66_1, i2 %zext_ln66" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 75 'select' 'select_ln66_3' <Predicate = (and_ln191_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_5)   --->   "%select_ln66_4 = select i1 %icmp_ln1496_3, i16 %pool_window_1_V_1, i16 %pool_window_0_V_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 76 'select' 'select_ln66_4' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_7)   --->   "%select_ln66_5 = select i1 %icmp_ln1496_4, i2 -1, i2 -2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 77 'select' 'select_ln66_5' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_5)   --->   "%select_ln66_6 = select i1 %icmp_ln1496_4, i16 %pool_window_3_V_1, i16 %pool_window_2_V_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 78 'select' 'select_ln66_6' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1496_5 = icmp slt i16 %select_ln66_4, %select_ln66_6" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 79 'icmp' 'icmp_ln1496_5' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_7)   --->   "%zext_ln66_1 = zext i1 %icmp_ln1496_3 to i2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 80 'zext' 'zext_ln66_1' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln66_7 = select i1 %icmp_ln1496_5, i2 %select_ln66_5, i2 %zext_ln66_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 81 'select' 'select_ln66_7' <Predicate = (and_ln191_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_8)   --->   "%select_ln66_8 = select i1 %icmp_ln1496_6, i16 %pool_window_1_V_2, i16 %pool_window_0_V_2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 82 'select' 'select_ln66_8' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_11)   --->   "%select_ln66_9 = select i1 %icmp_ln1496_7, i2 -1, i2 -2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 83 'select' 'select_ln66_9' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_8)   --->   "%select_ln66_10 = select i1 %icmp_ln1496_7, i16 %pool_window_3_V_2, i16 %pool_window_2_V_2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 84 'select' 'select_ln66_10' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1496_8 = icmp slt i16 %select_ln66_8, %select_ln66_10" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 85 'icmp' 'icmp_ln1496_8' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_11)   --->   "%zext_ln66_2 = zext i1 %icmp_ln1496_6 to i2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 86 'zext' 'zext_ln66_2' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln66_11 = select i1 %icmp_ln1496_8, i2 %select_ln66_9, i2 %zext_ln66_2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 87 'select' 'select_ln66_11' <Predicate = (and_ln191_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (1.76ns)   --->   "store i32 %select_ln227, i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 88 'store' <Predicate = (!icmp_ln212)> <Delay = 1.76>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "br label %ReadInputWidth_end"   --->   Operation 89 'br' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 90 'br' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 1.76>
ST_5 : Operation 91 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:217->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 91 'store' <Predicate = (!icmp_ln241 & icmp_ln212 & icmp_ln216)> <Delay = 1.76>
ST_5 : Operation 92 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_pooling_stream.h:219->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 92 'br' <Predicate = (!icmp_ln241 & icmp_ln212 & icmp_ln216)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 4.14>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 93 'specloopname' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 94 'speclooptripcount' 'empty_102' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str52) nounwind" [firmware/nnet_utils/nnet_pooling_stream.h:243->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 95 'specloopname' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str52)" [firmware/nnet_utils/nnet_pooling_stream.h:243->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 96 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_pooling_stream.h:245->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 97 'specpipeline' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.95ns)   --->   "%tmp_data_0_V = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %pool_window_0_V, i16 %pool_window_1_V, i16 %pool_window_2_V, i16 %pool_window_3_V, i2 %select_ln66_3)" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 98 'mux' 'tmp_data_0_V' <Predicate = (and_ln191_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (1.95ns)   --->   "%tmp_data_1_V = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %pool_window_0_V_1, i16 %pool_window_1_V_1, i16 %pool_window_2_V_1, i16 %pool_window_3_V_1, i2 %select_ln66_7)" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 99 'mux' 'tmp_data_1_V' <Predicate = (and_ln191_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (1.95ns)   --->   "%tmp_data_2_V = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %pool_window_0_V_2, i16 %pool_window_1_V_2, i16 %pool_window_2_V_2, i16 %pool_window_3_V_2, i2 %select_ln66_11)" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 100 'mux' 'tmp_data_2_V' <Predicate = (and_ln191_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V)" [firmware/nnet_utils/nnet_pooling_stream.h:208->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 101 'write' <Predicate = (and_ln191_2)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "br label %._crit_edge25.i.i" [firmware/nnet_utils/nnet_pooling_stream.h:209->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 102 'br' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%storemerge_i_i = phi i32 [ %select_ln222, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_pooling_stream.h:222->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 103 'phi' 'storemerge_i_i' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "store i32 %storemerge_i_i, i32* @sY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:218->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 104 'store' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "br label %ReadInputWidth_end" [firmware/nnet_utils/nnet_pooling_stream.h:224->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 105 'br' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str52, i32 %tmp_s)" [firmware/nnet_utils/nnet_pooling_stream.h:248->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 106 'specregionend' 'empty' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 107 'br' <Predicate = (!icmp_ln241)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_pooling_stream.h:263]   --->   Operation 108 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257) with incoming values : ('add_ln241', firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257) [27]  (1.77 ns)

 <State 2>: 1.82ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257) with incoming values : ('add_ln241', firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257) [27]  (0 ns)
	'add' operation ('add_ln241', firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257) [29]  (1.82 ns)

 <State 3>: 2.19ns
The critical path consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [37]  (2.19 ns)

 <State 4>: 4.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [99]  (2.47 ns)
	blocking operation 1.96 ns on control path)

 <State 5>: 3.42ns
The critical path consists of the following:
	'select' operation ('select_ln66', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [70]  (0 ns)
	'icmp' operation ('icmp_ln1496_2', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [74]  (2.43 ns)
	'select' operation ('select_ln66_3', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [76]  (0.993 ns)

 <State 6>: 4.15ns
The critical path consists of the following:
	'mux' operation ('tmp.data[0].V', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [77]  (1.96 ns)
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:208->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [96]  (2.19 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
