INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark1/Downloads/BPC-DE1/DE1 pccvic/Digital-electronics-1/Labs/05_counter/05_counter/05_counter.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark1/Downloads/BPC-DE1/DE1 pccvic/Digital-electronics-1/Labs/05_counter/05_counter/05_counter.srcs/sim_1/new/tb_cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt_up_down'
