module clock_div( clk, rst, clk_en);
input clk, rst_n ;
output reg clk_en;


parameter DNT_WIDTH= 7;
parameter DIV= 20;


reg [CNT_WIDTH-1:0] count;


always@( posedge clk or negedge rst_n) begin

if(!rst_n) begin 
	clk_en<=0;
	count<=0;
	end
else if( count==(DIV-1)) begin
	clk_en<= 1;
	count<=0;
	
	end

else begin 
	count<= count+1;
	clk_en<=0;
end

endmodule