INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/SoC_Project/SoC_project_2/SoC_project_2.srcs/sources_1/imports/SoC_Project/block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/SoC_Project/SoC_project_2/SoC_project_2.srcs/sources_1/imports/SoC_Project/data_extractor_mat_A.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_extractor_mat_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/SoC_Project/SoC_project_2/SoC_project_2.srcs/sources_1/imports/SoC_Project/data_extractor_mat_B.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_extractor_mat_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/SoC_Project/SoC_project_2/SoC_project_2.srcs/sources_1/imports/SoC_Project/fetch_and_control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_and_control_unit
INFO: [VRFC 10-2458] undeclared symbol completed, assumed default net type wire [D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/SoC_Project/SoC_project_2/SoC_project_2.srcs/sources_1/imports/SoC_Project/fetch_and_control_unit.sv:204]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/SoC_Project/SoC_project_2/SoC_project_2.srcs/sources_1/imports/SoC_Project/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/SoC_Project/SoC_project_2/SoC_project_2.srcs/sources_1/imports/SoC_Project/systolic_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/SoC_Project/SoC_project_2/SoC_project_2.srcs/sim_1/imports/SoC_Project/tb_fetch_and_control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fetch_and_control_unit
