# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
pwd
# C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Ibrahim_Verilog_Codes/11_FSM_Patter_Detector_Overlap
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 21:27:32 on Apr 24,2023
# vlog -reportprogress 300 tb.v 
# -- Compiling module fsm_pattern_detector
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:27:32 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt tb 
# Start time: 21:27:32 on Apr 24,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Ibrahim_Verilog_Codes/11_FSM_Patter_Detector_Overlap/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Ibrahim_Verilog_Codes/11_FSM_Patter_Detector_Overlap/work.fsm_pattern_detector
# Loading work.fsm_pattern_detector
# total count = 17
# ** Note: $finish    : tb.v(44)
#    Time: 5470 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb.v line 44
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 21:27:59 on Apr 24,2023
# vlog -reportprogress 300 tb.v 
# -- Compiling module fsm_pattern_detector
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:27:59 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Ibrahim_Verilog_Codes/11_FSM_Patter_Detector_Overlap/work/_lib1_3.qpg" in read mode
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Ibrahim_Verilog_Codes/11_FSM_Patter_Detector_Overlap/work/_lib1_3.qpg" in read mode
# doVOpenFlatFile(): INTERNAL ERROR: page load failed for file C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Ibrahim_Verilog_Codes/11_FSM_Patter_Detector_Overlap/work/tb/_primary.dbs (3:3 1:1 161 0 724 1682396879 0x10b:0x101)
# End time: 21:28:04 on Apr 24,2023, Elapsed time: 0:00:32
# Errors: 0, Warnings: 1
# vsim -novopt tb 
# Start time: 21:28:04 on Apr 24,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Ibrahim_Verilog_Codes/11_FSM_Patter_Detector_Overlap/work.tb
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Ibrahim_Verilog_Codes/11_FSM_Patter_Detector_Overlap/work/_lib1_3.qpg" in read mode
# doVOpenFlatFile(): INTERNAL ERROR: Cannot obtain auxid to open C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Ibrahim_Verilog_Codes/11_FSM_Patter_Detector_Overlap/work/tb/_primary.dat
# ** Error: (vlog-7) Failed to open design unit file "C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Ibrahim_Verilog_Codes/11_FSM_Patter_Detector_Overlap/work/tb/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: vlog failed.
# ** Error: subinvocation of vlog failed; return status = 1.
# ** Error: (vsim-3171) Could not find machine code for 'C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Ibrahim_Verilog_Codes/11_FSM_Patter_Detector_Overlap/work.tb'.
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../run.do PAUSED at line 6
pwd
# C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Ibrahim_Verilog_Codes/11_FSM_Patter_Detector_Overlap
quit -sim
# End time: 21:28:16 on Apr 24,2023, Elapsed time: 0:00:12
# Errors: 2, Warnings: 1
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 21:28:18 on Apr 24,2023
# vlog -reportprogress 300 tb.v 
# -- Compiling module fsm_pattern_detector
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:28:18 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt tb 
# Start time: 21:28:18 on Apr 24,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Ibrahim_Verilog_Codes/11_FSM_Patter_Detector_Overlap/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Ibrahim_Verilog_Codes/11_FSM_Patter_Detector_Overlap/work.fsm_pattern_detector
# Loading work.fsm_pattern_detector
# total count = 20
# ** Note: $finish    : tb.v(44)
#    Time: 5470 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb.v line 44
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 21:30:01 on Apr 24,2023
# vlog -reportprogress 300 tb.v 
# -- Compiling module fsm_pattern_detector
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:30:01 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:30:03 on Apr 24,2023, Elapsed time: 0:01:45
# Errors: 0, Warnings: 1
# vsim -novopt tb 
# Start time: 21:30:03 on Apr 24,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Ibrahim_Verilog_Codes/11_FSM_Patter_Detector_Overlap/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Ibrahim_Verilog_Codes/11_FSM_Patter_Detector_Overlap/work.fsm_pattern_detector
# Loading work.fsm_pattern_detector
# total count = 17
# ** Note: $finish    : tb.v(44)
#    Time: 5470 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb.v line 44
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 21:30:54 on Apr 24,2023
# vlog -reportprogress 300 tb.v 
# -- Compiling module fsm_pattern_detector
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:30:54 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:30:55 on Apr 24,2023, Elapsed time: 0:00:52
# Errors: 0, Warnings: 1
# vsim -novopt tb 
# Start time: 21:30:55 on Apr 24,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Ibrahim_Verilog_Codes/11_FSM_Patter_Detector_Overlap/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Ibrahim_Verilog_Codes/11_FSM_Patter_Detector_Overlap/work.fsm_pattern_detector
# Loading work.fsm_pattern_detector
# total count = 17
# ** Note: $finish    : tb.v(44)
#    Time: 5470 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb.v line 44
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 21:31:38 on Apr 24,2023
# vlog -reportprogress 300 tb.v 
# -- Compiling module fsm_pattern_detector
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:31:38 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:31:41 on Apr 24,2023, Elapsed time: 0:00:46
# Errors: 0, Warnings: 1
# vsim -novopt tb 
# Start time: 21:31:41 on Apr 24,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Ibrahim_Verilog_Codes/11_FSM_Patter_Detector_Overlap/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Ibrahim_Verilog_Codes/11_FSM_Patter_Detector_Overlap/work.fsm_pattern_detector
# Loading work.fsm_pattern_detector
# total count = 20
# ** Note: $finish    : tb.v(44)
#    Time: 5470 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb.v line 44
# End time: 21:36:00 on Apr 24,2023, Elapsed time: 0:04:19
# Errors: 0, Warnings: 1
