Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 09:29:59 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.911        0.000                      0                 1466        0.084        0.000                      0                 1466       54.305        0.000                       0                   536  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.911        0.000                      0                 1462        0.084        0.000                      0                 1462       54.305        0.000                       0                   536  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.087        0.000                      0                    4        0.961        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.911ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.905ns  (logic 61.017ns (59.295%)  route 41.888ns (40.706%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=27 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.490     7.097    sm/D_states_q[1]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.152     7.249 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           0.990     8.239    sm/D_states_q[1]_i_13_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I1_O)        0.332     8.571 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           1.019     9.590    sm/ram_reg_i_127_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.714 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.242    10.956    L_reg/M_sm_ra1[0]
    SLICE_X45Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.080 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           0.802    11.882    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X47Y17         LUT3 (Prop_lut3_I2_O)        0.152    12.034 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.957    12.991    sm/M_alum_a[31]
    SLICE_X50Y15         LUT2 (Prop_lut2_I1_O)        0.326    13.317 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.317    alum/S[0]
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.830 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.830    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.946 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.946    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.063    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.180 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.180    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.297 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.297    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.414 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.414    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.531 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.531    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.648    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.902 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.035    15.937    alum/temp_out0[31]
    SLICE_X49Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.760 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.760    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.874 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.874    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.988 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.988    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.102 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.102    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.216 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.330 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.330    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.444    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.558    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.715 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.044    18.759    alum/temp_out0[30]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.088 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.088    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.489 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.489    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.717    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.831    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.945 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.945    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.059 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.059    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.173 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    20.182    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.296 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.296    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.453 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.000    21.453    alum/temp_out0[29]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    21.782 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.782    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.332 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.332    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.446 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.446    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.560 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.560    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.674 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.674    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.788 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.788    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.902 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.902    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.016 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.016    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.130 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.130    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.287 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.992    24.279    alum/temp_out0[28]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.608 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.608    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.141 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.141    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.258 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.258    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.375 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.375    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.492 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.492    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.609 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.609    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.726 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.726    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.843 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.843    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.960 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.117 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.907    27.023    alum/temp_out0[27]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.332    27.355 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.905 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.905    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.019 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.019    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.133 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.133    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.247 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.247    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.361 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.361    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.475 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.475    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.589 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.589    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.703 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.703    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.860 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.159    30.020    alum/temp_out0[26]
    SLICE_X28Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.805 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.603    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.760 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.073    32.833    alum/temp_out0[25]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    33.162 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.162    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.712 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.940 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.940    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.054 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.054    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.168    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.282    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.396 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.396    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.510 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.510    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.667 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.063    35.730    alum/temp_out0[24]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.059 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.059    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.592 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.592    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.709 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.709    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.826 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.826    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.943 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.943    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.060 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.060    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.177 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.177    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.294 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.294    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.411 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.411    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.568 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.014    38.582    alum/temp_out0[23]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.332    38.914 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.914    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.464 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.464    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.578 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.578    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.692 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.692    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.806 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.806    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.919 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.919    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.033 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.033    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.147 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.147    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.261 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.418 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.125    41.543    alum/temp_out0[22]
    SLICE_X36Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.328 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.328    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.442 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.442    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.556 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.556    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.670 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.670    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.784 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.784    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.898 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.898    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.012 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.012    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.126 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.126    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.283 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.903    44.186    alum/temp_out0[21]
    SLICE_X37Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.971 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.971    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.085 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.085    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.199 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.199    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.313 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.313    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.427 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.427    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.541 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.541    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.655 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.655    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.769 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.769    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.926 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.962    46.889    alum/temp_out0[20]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.218 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.218    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.751 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.751    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.868    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.102 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.219 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.336 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.336    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.453 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.453    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.570 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.570    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.727 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.081    49.808    alum/temp_out0[19]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    50.140 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.140    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.690 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.690    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.804 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.804    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.918 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.918    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.032 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.032    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.146 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.146    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.260 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.260    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.374 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.374    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.488 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.645 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.919    52.564    alum/temp_out0[18]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.893 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.893    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.426 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.426    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.543 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.543    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.660 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.660    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.777 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.777    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.894 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.894    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.011 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.011    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.128 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.128    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.245 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.245    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.402 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.050    55.452    alum/temp_out0[17]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.332    55.784 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.784    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.334 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.334    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.448 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.448    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.562 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.562    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.676 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.676    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.790 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.790    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.904 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.904    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.018 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.018    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.132 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.132    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.289 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.126    58.416    alum/temp_out0[16]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.745 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.745    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.295 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.295    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.409 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.409    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.523 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.523    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.637 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.637    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.751 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.751    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.865 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.979 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.979    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.093 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.093    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.250 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.920    61.170    alum/temp_out0[15]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    61.499 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.499    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.032 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.032    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.149 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.149    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.266 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.266    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.383 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.383    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.500 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.500    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.617 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.617    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.734 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.734    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.851 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.851    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.008 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.227    64.235    alum/temp_out0[14]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.023 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.023    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.137 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.137    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.251 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.251    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.365 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.365    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.479 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.479    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.593 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.593    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.707 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.707    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.821    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.978 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.190    67.168    alum/temp_out0[13]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    67.497 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    67.497    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.047 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.161 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.275 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.275    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.389 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.389    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.503 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.503    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.617 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.617    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.731 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.731    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.845 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.845    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.002 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.039    70.040    alum/temp_out0[12]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.369 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.369    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.902 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.902    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.019 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.019    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.136 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.136    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.253 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.253    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.370 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.370    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.487 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.487    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.604 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.604    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.721 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.721    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.878 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.019    72.898    alum/temp_out0[11]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    73.230 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.230    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.780 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.780    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.894 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.894    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.008 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.008    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.122 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.122    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.236 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.236    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.350 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.350    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.464 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.464    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.578 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.578    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.735 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.925    75.660    alum/temp_out0[10]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.989 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.989    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.539 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.539    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.653 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.653    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.767 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.767    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.881 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.881    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.995 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.995    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.109 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.109    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.223 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.223    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.337 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.337    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.494 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.038    78.532    alum/temp_out0[9]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.861 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.861    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.411 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.411    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.525 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.525    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.639 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.639    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.753 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.753    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.867 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.867    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.981 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.981    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.095 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.095    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.209 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.209    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.366 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.147    81.513    alum/temp_out0[8]
    SLICE_X46Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.313 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.313    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.430 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.430    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.547 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.664 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.664    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.781 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.781    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.898 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.898    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.015 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.015    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.132 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.132    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.289 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.910    84.199    alum/temp_out0[7]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.332    84.531 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.531    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.081 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.081    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.195 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.195    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.309 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.309    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.423 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.423    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.537 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.537    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.651 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.651    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.765 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.765    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.879 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.879    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.036 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.990    87.026    alum/temp_out0[6]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.329    87.355 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.355    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.905 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.905    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.019 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.019    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.133 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.133    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.247 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.247    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.361 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.361    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.475 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.475    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.589 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.589    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.703 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.703    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.860 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.971    89.831    alum/temp_out0[5]
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.329    90.160 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.160    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.693 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.693    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.810 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.810    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.927 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.044 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.044    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.161 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.161    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.278 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.278    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.395 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.395    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.512 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.669 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.893    92.562    alum/temp_out0[4]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.332    92.894 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.894    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.444 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.444    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.558 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.558    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.672 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.672    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.786 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.786    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.900 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.900    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.014 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.014    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.128 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.128    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.242 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.242    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.399 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.879    95.278    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    95.607 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.607    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.157 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.841 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.841    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.955 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.112 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.098    alum/temp_out0[2]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.329    98.427 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.427    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.960 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.960    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.077 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.077    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.194 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.194    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.311 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.311    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.428 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.428    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.545 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.545    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.662 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.662    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.779 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.779    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.936 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.912   100.848    alum/temp_out0[1]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.332   101.180 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.180    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.730 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.730    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.844 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.844    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.958 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.958    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.072 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.072    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.186 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.186    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.300 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.300    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.414 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.414    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.528 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.528    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.685 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.590   103.275    sm/temp_out0[0]
    SLICE_X36Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.604 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.604    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X36Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.816 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.441   104.257    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.556 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.272   105.828    sm/M_alum_out[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.150   105.978 r  sm/D_states_q[3]_i_7/O
                         net (fo=2, routed)           0.443   106.421    sm/D_states_q[3]_i_7_n_0
    SLICE_X12Y9          LUT6 (Prop_lut6_I3_O)        0.348   106.769 r  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.610   107.379    sm/D_states_q[3]_i_2_n_0
    SLICE_X14Y10         LUT5 (Prop_lut5_I0_O)        0.153   107.532 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.524   108.056    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X14Y10         FDSE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.448   115.964    sm/clk_IBUF_BUFG
    SLICE_X14Y10         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.276   116.240    
                         clock uncertainty           -0.035   116.205    
    SLICE_X14Y10         FDSE (Setup_fdse_C_D)       -0.238   115.967    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        115.967    
                         arrival time                        -108.056    
  -------------------------------------------------------------------
                         slack                                  7.911    

Slack (MET) :             7.972ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.472ns  (logic 60.738ns (59.273%)  route 41.734ns (40.727%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.490     7.097    sm/D_states_q[1]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.152     7.249 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           0.990     8.239    sm/D_states_q[1]_i_13_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I1_O)        0.332     8.571 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           1.019     9.590    sm/ram_reg_i_127_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.714 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.242    10.956    L_reg/M_sm_ra1[0]
    SLICE_X45Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.080 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           0.802    11.882    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X47Y17         LUT3 (Prop_lut3_I2_O)        0.152    12.034 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.957    12.991    sm/M_alum_a[31]
    SLICE_X50Y15         LUT2 (Prop_lut2_I1_O)        0.326    13.317 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.317    alum/S[0]
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.830 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.830    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.946 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.946    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.063    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.180 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.180    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.297 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.297    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.414 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.414    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.531 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.531    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.648    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.902 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.035    15.937    alum/temp_out0[31]
    SLICE_X49Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.760 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.760    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.874 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.874    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.988 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.988    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.102 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.102    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.216 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.330 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.330    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.444    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.558    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.715 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.044    18.759    alum/temp_out0[30]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.088 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.088    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.489 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.489    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.717    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.831    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.945 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.945    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.059 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.059    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.173 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    20.182    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.296 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.296    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.453 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.000    21.453    alum/temp_out0[29]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    21.782 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.782    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.332 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.332    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.446 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.446    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.560 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.560    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.674 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.674    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.788 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.788    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.902 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.902    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.016 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.016    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.130 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.130    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.287 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.992    24.279    alum/temp_out0[28]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.608 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.608    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.141 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.141    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.258 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.258    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.375 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.375    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.492 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.492    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.609 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.609    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.726 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.726    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.843 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.843    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.960 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.117 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.907    27.023    alum/temp_out0[27]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.332    27.355 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.905 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.905    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.019 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.019    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.133 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.133    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.247 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.247    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.361 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.361    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.475 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.475    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.589 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.589    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.703 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.703    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.860 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.159    30.020    alum/temp_out0[26]
    SLICE_X28Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.805 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.603    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.760 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.073    32.833    alum/temp_out0[25]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    33.162 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.162    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.712 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.940 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.940    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.054 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.054    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.168    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.282    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.396 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.396    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.510 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.510    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.667 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.063    35.730    alum/temp_out0[24]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.059 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.059    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.592 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.592    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.709 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.709    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.826 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.826    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.943 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.943    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.060 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.060    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.177 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.177    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.294 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.294    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.411 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.411    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.568 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.014    38.582    alum/temp_out0[23]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.332    38.914 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.914    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.464 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.464    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.578 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.578    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.692 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.692    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.806 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.806    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.919 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.919    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.033 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.033    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.147 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.147    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.261 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.418 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.125    41.543    alum/temp_out0[22]
    SLICE_X36Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.328 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.328    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.442 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.442    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.556 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.556    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.670 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.670    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.784 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.784    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.898 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.898    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.012 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.012    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.126 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.126    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.283 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.903    44.186    alum/temp_out0[21]
    SLICE_X37Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.971 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.971    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.085 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.085    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.199 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.199    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.313 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.313    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.427 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.427    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.541 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.541    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.655 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.655    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.769 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.769    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.926 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.962    46.889    alum/temp_out0[20]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.218 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.218    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.751 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.751    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.868    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.102 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.219 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.336 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.336    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.453 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.453    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.570 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.570    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.727 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.081    49.808    alum/temp_out0[19]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    50.140 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.140    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.690 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.690    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.804 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.804    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.918 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.918    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.032 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.032    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.146 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.146    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.260 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.260    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.374 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.374    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.488 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.645 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.919    52.564    alum/temp_out0[18]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.893 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.893    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.426 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.426    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.543 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.543    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.660 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.660    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.777 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.777    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.894 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.894    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.011 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.011    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.128 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.128    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.245 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.245    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.402 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.050    55.452    alum/temp_out0[17]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.332    55.784 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.784    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.334 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.334    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.448 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.448    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.562 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.562    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.676 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.676    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.790 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.790    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.904 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.904    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.018 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.018    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.132 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.132    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.289 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.126    58.416    alum/temp_out0[16]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.745 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.745    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.295 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.295    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.409 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.409    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.523 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.523    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.637 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.637    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.751 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.751    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.865 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.979 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.979    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.093 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.093    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.250 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.920    61.170    alum/temp_out0[15]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    61.499 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.499    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.032 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.032    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.149 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.149    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.266 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.266    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.383 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.383    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.500 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.500    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.617 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.617    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.734 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.734    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.851 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.851    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.008 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.227    64.235    alum/temp_out0[14]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.023 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.023    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.137 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.137    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.251 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.251    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.365 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.365    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.479 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.479    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.593 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.593    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.707 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.707    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.821    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.978 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.190    67.168    alum/temp_out0[13]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    67.497 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    67.497    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.047 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.161 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.275 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.275    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.389 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.389    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.503 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.503    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.617 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.617    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.731 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.731    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.845 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.845    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.002 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.039    70.040    alum/temp_out0[12]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.369 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.369    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.902 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.902    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.019 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.019    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.136 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.136    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.253 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.253    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.370 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.370    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.487 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.487    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.604 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.604    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.721 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.721    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.878 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.019    72.898    alum/temp_out0[11]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    73.230 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.230    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.780 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.780    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.894 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.894    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.008 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.008    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.122 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.122    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.236 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.236    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.350 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.350    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.464 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.464    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.578 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.578    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.735 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.925    75.660    alum/temp_out0[10]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.989 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.989    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.539 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.539    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.653 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.653    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.767 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.767    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.881 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.881    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.995 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.995    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.109 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.109    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.223 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.223    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.337 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.337    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.494 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.038    78.532    alum/temp_out0[9]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.861 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.861    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.411 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.411    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.525 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.525    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.639 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.639    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.753 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.753    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.867 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.867    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.981 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.981    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.095 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.095    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.209 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.209    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.366 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.147    81.513    alum/temp_out0[8]
    SLICE_X46Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.313 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.313    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.430 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.430    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.547 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.664 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.664    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.781 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.781    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.898 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.898    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.015 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.015    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.132 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.132    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.289 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.910    84.199    alum/temp_out0[7]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.332    84.531 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.531    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.081 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.081    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.195 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.195    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.309 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.309    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.423 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.423    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.537 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.537    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.651 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.651    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.765 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.765    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.879 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.879    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.036 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.990    87.026    alum/temp_out0[6]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.329    87.355 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.355    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.905 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.905    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.019 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.019    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.133 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.133    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.247 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.247    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.361 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.361    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.475 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.475    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.589 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.589    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.703 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.703    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.860 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.971    89.831    alum/temp_out0[5]
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.329    90.160 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.160    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.693 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.693    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.810 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.810    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.927 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.044 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.044    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.161 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.161    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.278 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.278    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.395 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.395    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.512 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.669 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.893    92.562    alum/temp_out0[4]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.332    92.894 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.894    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.444 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.444    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.558 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.558    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.672 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.672    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.786 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.786    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.900 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.900    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.014 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.014    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.128 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.128    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.242 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.242    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.399 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.879    95.278    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    95.607 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.607    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.157 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.841 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.841    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.955 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.112 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.098    alum/temp_out0[2]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.329    98.427 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.427    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.960 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.960    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.077 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.077    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.194 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.194    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.311 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.311    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.428 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.428    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.545 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.545    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.662 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.662    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.779 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.779    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.936 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.912   100.848    alum/temp_out0[1]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.332   101.180 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.180    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.730 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.730    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.844 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.844    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.958 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.958    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.072 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.072    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.186 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.186    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.300 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.300    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.414 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.414    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.528 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.528    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.685 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.590   103.275    sm/temp_out0[0]
    SLICE_X36Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.604 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.604    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X36Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.816 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.441   104.257    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.556 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.511   105.067    sm/M_alum_out[0]
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124   105.191 r  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.490   105.681    display/M_sm_bra[0]
    SLICE_X32Y9          LUT6 (Prop_lut6_I5_O)        0.124   105.805 r  display/ram_reg_i_33/O
                         net (fo=2, routed)           0.827   106.632    sm/override_address
    SLICE_X47Y4          LUT6 (Prop_lut6_I3_O)        0.124   106.756 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.867   107.624    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -107.624    
  -------------------------------------------------------------------
                         slack                                  7.972    

Slack (MET) :             8.031ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.413ns  (logic 60.738ns (59.307%)  route 41.675ns (40.693%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.490     7.097    sm/D_states_q[1]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.152     7.249 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           0.990     8.239    sm/D_states_q[1]_i_13_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I1_O)        0.332     8.571 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           1.019     9.590    sm/ram_reg_i_127_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.714 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.242    10.956    L_reg/M_sm_ra1[0]
    SLICE_X45Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.080 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           0.802    11.882    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X47Y17         LUT3 (Prop_lut3_I2_O)        0.152    12.034 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.957    12.991    sm/M_alum_a[31]
    SLICE_X50Y15         LUT2 (Prop_lut2_I1_O)        0.326    13.317 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.317    alum/S[0]
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.830 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.830    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.946 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.946    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.063    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.180 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.180    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.297 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.297    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.414 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.414    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.531 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.531    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.648    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.902 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.035    15.937    alum/temp_out0[31]
    SLICE_X49Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.760 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.760    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.874 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.874    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.988 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.988    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.102 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.102    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.216 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.330 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.330    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.444    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.558    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.715 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.044    18.759    alum/temp_out0[30]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.088 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.088    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.489 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.489    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.717    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.831    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.945 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.945    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.059 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.059    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.173 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    20.182    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.296 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.296    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.453 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.000    21.453    alum/temp_out0[29]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    21.782 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.782    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.332 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.332    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.446 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.446    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.560 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.560    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.674 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.674    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.788 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.788    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.902 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.902    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.016 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.016    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.130 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.130    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.287 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.992    24.279    alum/temp_out0[28]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.608 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.608    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.141 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.141    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.258 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.258    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.375 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.375    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.492 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.492    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.609 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.609    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.726 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.726    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.843 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.843    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.960 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.117 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.907    27.023    alum/temp_out0[27]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.332    27.355 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.905 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.905    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.019 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.019    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.133 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.133    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.247 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.247    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.361 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.361    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.475 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.475    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.589 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.589    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.703 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.703    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.860 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.159    30.020    alum/temp_out0[26]
    SLICE_X28Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.805 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.603    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.760 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.073    32.833    alum/temp_out0[25]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    33.162 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.162    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.712 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.940 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.940    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.054 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.054    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.168    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.282    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.396 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.396    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.510 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.510    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.667 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.063    35.730    alum/temp_out0[24]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.059 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.059    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.592 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.592    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.709 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.709    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.826 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.826    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.943 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.943    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.060 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.060    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.177 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.177    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.294 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.294    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.411 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.411    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.568 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.014    38.582    alum/temp_out0[23]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.332    38.914 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.914    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.464 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.464    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.578 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.578    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.692 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.692    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.806 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.806    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.919 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.919    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.033 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.033    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.147 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.147    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.261 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.418 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.125    41.543    alum/temp_out0[22]
    SLICE_X36Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.328 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.328    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.442 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.442    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.556 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.556    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.670 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.670    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.784 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.784    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.898 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.898    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.012 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.012    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.126 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.126    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.283 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.903    44.186    alum/temp_out0[21]
    SLICE_X37Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.971 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.971    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.085 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.085    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.199 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.199    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.313 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.313    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.427 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.427    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.541 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.541    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.655 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.655    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.769 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.769    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.926 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.962    46.889    alum/temp_out0[20]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.218 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.218    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.751 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.751    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.868    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.102 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.219 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.336 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.336    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.453 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.453    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.570 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.570    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.727 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.081    49.808    alum/temp_out0[19]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    50.140 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.140    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.690 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.690    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.804 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.804    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.918 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.918    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.032 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.032    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.146 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.146    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.260 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.260    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.374 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.374    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.488 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.645 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.919    52.564    alum/temp_out0[18]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.893 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.893    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.426 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.426    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.543 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.543    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.660 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.660    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.777 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.777    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.894 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.894    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.011 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.011    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.128 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.128    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.245 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.245    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.402 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.050    55.452    alum/temp_out0[17]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.332    55.784 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.784    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.334 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.334    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.448 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.448    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.562 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.562    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.676 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.676    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.790 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.790    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.904 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.904    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.018 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.018    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.132 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.132    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.289 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.126    58.416    alum/temp_out0[16]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.745 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.745    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.295 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.295    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.409 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.409    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.523 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.523    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.637 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.637    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.751 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.751    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.865 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.979 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.979    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.093 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.093    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.250 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.920    61.170    alum/temp_out0[15]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    61.499 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.499    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.032 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.032    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.149 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.149    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.266 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.266    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.383 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.383    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.500 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.500    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.617 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.617    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.734 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.734    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.851 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.851    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.008 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.227    64.235    alum/temp_out0[14]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.023 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.023    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.137 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.137    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.251 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.251    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.365 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.365    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.479 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.479    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.593 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.593    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.707 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.707    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.821    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.978 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.190    67.168    alum/temp_out0[13]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    67.497 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    67.497    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.047 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.161 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.275 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.275    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.389 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.389    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.503 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.503    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.617 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.617    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.731 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.731    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.845 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.845    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.002 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.039    70.040    alum/temp_out0[12]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.369 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.369    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.902 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.902    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.019 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.019    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.136 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.136    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.253 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.253    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.370 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.370    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.487 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.487    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.604 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.604    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.721 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.721    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.878 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.019    72.898    alum/temp_out0[11]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    73.230 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.230    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.780 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.780    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.894 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.894    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.008 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.008    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.122 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.122    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.236 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.236    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.350 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.350    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.464 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.464    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.578 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.578    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.735 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.925    75.660    alum/temp_out0[10]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.989 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.989    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.539 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.539    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.653 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.653    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.767 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.767    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.881 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.881    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.995 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.995    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.109 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.109    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.223 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.223    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.337 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.337    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.494 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.038    78.532    alum/temp_out0[9]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.861 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.861    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.411 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.411    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.525 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.525    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.639 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.639    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.753 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.753    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.867 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.867    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.981 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.981    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.095 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.095    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.209 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.209    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.366 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.147    81.513    alum/temp_out0[8]
    SLICE_X46Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.313 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.313    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.430 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.430    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.547 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.664 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.664    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.781 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.781    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.898 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.898    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.015 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.015    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.132 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.132    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.289 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.910    84.199    alum/temp_out0[7]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.332    84.531 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.531    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.081 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.081    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.195 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.195    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.309 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.309    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.423 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.423    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.537 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.537    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.651 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.651    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.765 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.765    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.879 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.879    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.036 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.990    87.026    alum/temp_out0[6]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.329    87.355 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.355    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.905 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.905    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.019 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.019    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.133 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.133    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.247 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.247    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.361 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.361    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.475 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.475    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.589 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.589    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.703 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.703    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.860 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.971    89.831    alum/temp_out0[5]
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.329    90.160 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.160    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.693 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.693    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.810 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.810    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.927 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.044 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.044    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.161 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.161    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.278 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.278    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.395 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.395    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.512 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.669 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.893    92.562    alum/temp_out0[4]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.332    92.894 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.894    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.444 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.444    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.558 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.558    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.672 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.672    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.786 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.786    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.900 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.900    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.014 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.014    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.128 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.128    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.242 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.242    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.399 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.879    95.278    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    95.607 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.607    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.157 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.841 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.841    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.955 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.112 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.098    alum/temp_out0[2]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.329    98.427 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.427    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.960 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.960    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.077 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.077    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.194 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.194    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.311 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.311    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.428 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.428    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.545 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.545    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.662 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.662    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.779 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.779    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.936 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.912   100.848    alum/temp_out0[1]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.332   101.180 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.180    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.730 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.730    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.844 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.844    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.958 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.958    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.072 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.072    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.186 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.186    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.300 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.300    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.414 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.414    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.528 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.528    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.685 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.590   103.275    sm/temp_out0[0]
    SLICE_X36Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.604 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.604    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X36Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.816 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.441   104.257    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.556 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.511   105.067    sm/M_alum_out[0]
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124   105.191 r  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.490   105.681    display/M_sm_bra[0]
    SLICE_X32Y9          LUT6 (Prop_lut6_I5_O)        0.124   105.805 r  display/ram_reg_i_33/O
                         net (fo=2, routed)           0.822   106.627    sm/override_address
    SLICE_X47Y4          LUT6 (Prop_lut6_I4_O)        0.124   106.751 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.813   107.564    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -107.564    
  -------------------------------------------------------------------
                         slack                                  8.031    

Slack (MET) :             8.088ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.920ns  (logic 60.988ns (59.257%)  route 41.933ns (40.743%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=27 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.490     7.097    sm/D_states_q[1]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.152     7.249 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           0.990     8.239    sm/D_states_q[1]_i_13_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I1_O)        0.332     8.571 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           1.019     9.590    sm/ram_reg_i_127_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.714 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.242    10.956    L_reg/M_sm_ra1[0]
    SLICE_X45Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.080 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           0.802    11.882    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X47Y17         LUT3 (Prop_lut3_I2_O)        0.152    12.034 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.957    12.991    sm/M_alum_a[31]
    SLICE_X50Y15         LUT2 (Prop_lut2_I1_O)        0.326    13.317 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.317    alum/S[0]
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.830 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.830    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.946 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.946    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.063    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.180 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.180    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.297 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.297    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.414 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.414    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.531 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.531    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.648    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.902 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.035    15.937    alum/temp_out0[31]
    SLICE_X49Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.760 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.760    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.874 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.874    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.988 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.988    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.102 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.102    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.216 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.330 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.330    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.444    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.558    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.715 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.044    18.759    alum/temp_out0[30]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.088 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.088    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.489 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.489    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.717    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.831    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.945 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.945    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.059 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.059    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.173 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    20.182    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.296 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.296    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.453 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.000    21.453    alum/temp_out0[29]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    21.782 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.782    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.332 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.332    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.446 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.446    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.560 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.560    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.674 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.674    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.788 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.788    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.902 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.902    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.016 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.016    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.130 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.130    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.287 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.992    24.279    alum/temp_out0[28]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.608 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.608    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.141 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.141    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.258 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.258    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.375 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.375    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.492 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.492    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.609 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.609    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.726 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.726    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.843 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.843    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.960 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.117 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.907    27.023    alum/temp_out0[27]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.332    27.355 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.905 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.905    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.019 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.019    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.133 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.133    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.247 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.247    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.361 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.361    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.475 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.475    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.589 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.589    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.703 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.703    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.860 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.159    30.020    alum/temp_out0[26]
    SLICE_X28Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.805 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.603    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.760 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.073    32.833    alum/temp_out0[25]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    33.162 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.162    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.712 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.940 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.940    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.054 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.054    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.168    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.282    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.396 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.396    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.510 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.510    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.667 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.063    35.730    alum/temp_out0[24]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.059 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.059    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.592 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.592    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.709 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.709    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.826 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.826    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.943 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.943    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.060 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.060    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.177 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.177    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.294 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.294    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.411 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.411    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.568 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.014    38.582    alum/temp_out0[23]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.332    38.914 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.914    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.464 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.464    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.578 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.578    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.692 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.692    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.806 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.806    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.919 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.919    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.033 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.033    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.147 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.147    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.261 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.418 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.125    41.543    alum/temp_out0[22]
    SLICE_X36Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.328 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.328    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.442 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.442    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.556 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.556    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.670 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.670    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.784 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.784    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.898 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.898    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.012 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.012    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.126 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.126    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.283 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.903    44.186    alum/temp_out0[21]
    SLICE_X37Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.971 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.971    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.085 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.085    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.199 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.199    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.313 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.313    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.427 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.427    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.541 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.541    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.655 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.655    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.769 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.769    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.926 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.962    46.889    alum/temp_out0[20]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.218 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.218    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.751 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.751    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.868    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.102 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.219 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.336 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.336    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.453 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.453    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.570 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.570    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.727 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.081    49.808    alum/temp_out0[19]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    50.140 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.140    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.690 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.690    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.804 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.804    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.918 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.918    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.032 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.032    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.146 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.146    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.260 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.260    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.374 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.374    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.488 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.645 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.919    52.564    alum/temp_out0[18]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.893 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.893    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.426 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.426    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.543 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.543    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.660 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.660    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.777 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.777    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.894 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.894    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.011 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.011    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.128 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.128    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.245 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.245    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.402 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.050    55.452    alum/temp_out0[17]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.332    55.784 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.784    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.334 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.334    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.448 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.448    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.562 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.562    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.676 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.676    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.790 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.790    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.904 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.904    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.018 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.018    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.132 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.132    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.289 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.126    58.416    alum/temp_out0[16]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.745 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.745    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.295 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.295    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.409 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.409    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.523 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.523    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.637 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.637    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.751 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.751    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.865 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.979 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.979    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.093 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.093    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.250 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.920    61.170    alum/temp_out0[15]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    61.499 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.499    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.032 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.032    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.149 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.149    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.266 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.266    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.383 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.383    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.500 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.500    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.617 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.617    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.734 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.734    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.851 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.851    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.008 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.227    64.235    alum/temp_out0[14]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.023 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.023    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.137 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.137    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.251 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.251    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.365 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.365    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.479 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.479    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.593 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.593    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.707 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.707    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.821    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.978 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.190    67.168    alum/temp_out0[13]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    67.497 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    67.497    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.047 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.161 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.275 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.275    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.389 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.389    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.503 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.503    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.617 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.617    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.731 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.731    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.845 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.845    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.002 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.039    70.040    alum/temp_out0[12]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.369 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.369    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.902 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.902    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.019 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.019    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.136 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.136    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.253 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.253    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.370 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.370    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.487 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.487    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.604 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.604    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.721 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.721    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.878 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.019    72.898    alum/temp_out0[11]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    73.230 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.230    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.780 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.780    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.894 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.894    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.008 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.008    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.122 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.122    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.236 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.236    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.350 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.350    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.464 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.464    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.578 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.578    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.735 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.925    75.660    alum/temp_out0[10]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.989 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.989    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.539 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.539    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.653 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.653    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.767 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.767    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.881 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.881    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.995 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.995    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.109 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.109    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.223 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.223    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.337 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.337    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.494 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.038    78.532    alum/temp_out0[9]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.861 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.861    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.411 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.411    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.525 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.525    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.639 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.639    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.753 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.753    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.867 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.867    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.981 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.981    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.095 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.095    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.209 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.209    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.366 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.147    81.513    alum/temp_out0[8]
    SLICE_X46Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.313 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.313    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.430 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.430    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.547 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.664 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.664    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.781 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.781    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.898 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.898    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.015 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.015    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.132 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.132    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.289 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.910    84.199    alum/temp_out0[7]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.332    84.531 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.531    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.081 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.081    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.195 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.195    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.309 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.309    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.423 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.423    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.537 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.537    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.651 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.651    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.765 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.765    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.879 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.879    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.036 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.990    87.026    alum/temp_out0[6]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.329    87.355 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.355    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.905 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.905    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.019 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.019    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.133 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.133    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.247 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.247    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.361 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.361    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.475 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.475    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.589 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.589    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.703 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.703    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.860 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.971    89.831    alum/temp_out0[5]
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.329    90.160 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.160    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.693 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.693    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.810 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.810    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.927 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.044 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.044    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.161 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.161    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.278 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.278    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.395 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.395    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.512 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.669 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.893    92.562    alum/temp_out0[4]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.332    92.894 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.894    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.444 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.444    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.558 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.558    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.672 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.672    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.786 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.786    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.900 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.900    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.014 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.014    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.128 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.128    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.242 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.242    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.399 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.879    95.278    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    95.607 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.607    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.157 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.841 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.841    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.955 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.112 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.098    alum/temp_out0[2]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.329    98.427 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.427    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.960 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.960    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.077 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.077    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.194 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.194    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.311 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.311    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.428 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.428    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.545 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.545    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.662 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.662    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.779 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.779    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.936 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.912   100.848    alum/temp_out0[1]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.332   101.180 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.180    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.730 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.730    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.844 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.844    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.958 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.958    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.072 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.072    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.186 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.186    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.300 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.300    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.414 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.414    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.528 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.528    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.685 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.590   103.275    sm/temp_out0[0]
    SLICE_X36Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.604 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.604    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X36Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.816 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.441   104.257    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.556 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.272   105.828    sm/M_alum_out[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.150   105.978 r  sm/D_states_q[3]_i_7/O
                         net (fo=2, routed)           0.443   106.421    sm/D_states_q[3]_i_7_n_0
    SLICE_X12Y9          LUT6 (Prop_lut6_I3_O)        0.348   106.769 r  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.610   107.379    sm/D_states_q[3]_i_2_n_0
    SLICE_X14Y10         LUT5 (Prop_lut5_I0_O)        0.124   107.503 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.568   108.072    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X14Y10         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.448   115.964    sm/clk_IBUF_BUFG
    SLICE_X14Y10         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.276   116.240    
                         clock uncertainty           -0.035   116.205    
    SLICE_X14Y10         FDSE (Setup_fdse_C_D)       -0.045   116.160    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.160    
                         arrival time                        -108.072    
  -------------------------------------------------------------------
                         slack                                  8.088    

Slack (MET) :             8.347ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.661ns  (logic 60.988ns (59.407%)  route 41.673ns (40.593%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=27 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.490     7.097    sm/D_states_q[1]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.152     7.249 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           0.990     8.239    sm/D_states_q[1]_i_13_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I1_O)        0.332     8.571 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           1.019     9.590    sm/ram_reg_i_127_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.714 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.242    10.956    L_reg/M_sm_ra1[0]
    SLICE_X45Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.080 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           0.802    11.882    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X47Y17         LUT3 (Prop_lut3_I2_O)        0.152    12.034 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.957    12.991    sm/M_alum_a[31]
    SLICE_X50Y15         LUT2 (Prop_lut2_I1_O)        0.326    13.317 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.317    alum/S[0]
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.830 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.830    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.946 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.946    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.063    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.180 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.180    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.297 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.297    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.414 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.414    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.531 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.531    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.648    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.902 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.035    15.937    alum/temp_out0[31]
    SLICE_X49Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.760 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.760    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.874 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.874    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.988 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.988    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.102 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.102    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.216 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.330 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.330    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.444    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.558    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.715 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.044    18.759    alum/temp_out0[30]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.088 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.088    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.489 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.489    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.717    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.831    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.945 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.945    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.059 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.059    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.173 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    20.182    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.296 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.296    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.453 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.000    21.453    alum/temp_out0[29]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    21.782 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.782    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.332 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.332    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.446 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.446    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.560 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.560    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.674 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.674    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.788 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.788    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.902 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.902    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.016 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.016    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.130 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.130    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.287 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.992    24.279    alum/temp_out0[28]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.608 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.608    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.141 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.141    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.258 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.258    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.375 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.375    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.492 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.492    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.609 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.609    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.726 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.726    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.843 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.843    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.960 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.117 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.907    27.023    alum/temp_out0[27]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.332    27.355 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.905 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.905    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.019 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.019    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.133 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.133    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.247 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.247    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.361 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.361    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.475 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.475    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.589 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.589    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.703 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.703    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.860 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.159    30.020    alum/temp_out0[26]
    SLICE_X28Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.805 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.603    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.760 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.073    32.833    alum/temp_out0[25]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    33.162 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.162    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.712 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.940 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.940    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.054 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.054    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.168    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.282    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.396 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.396    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.510 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.510    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.667 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.063    35.730    alum/temp_out0[24]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.059 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.059    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.592 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.592    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.709 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.709    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.826 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.826    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.943 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.943    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.060 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.060    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.177 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.177    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.294 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.294    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.411 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.411    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.568 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.014    38.582    alum/temp_out0[23]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.332    38.914 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.914    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.464 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.464    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.578 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.578    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.692 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.692    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.806 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.806    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.919 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.919    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.033 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.033    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.147 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.147    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.261 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.418 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.125    41.543    alum/temp_out0[22]
    SLICE_X36Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.328 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.328    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.442 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.442    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.556 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.556    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.670 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.670    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.784 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.784    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.898 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.898    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.012 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.012    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.126 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.126    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.283 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.903    44.186    alum/temp_out0[21]
    SLICE_X37Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.971 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.971    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.085 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.085    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.199 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.199    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.313 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.313    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.427 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.427    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.541 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.541    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.655 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.655    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.769 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.769    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.926 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.962    46.889    alum/temp_out0[20]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.218 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.218    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.751 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.751    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.868    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.102 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.219 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.336 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.336    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.453 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.453    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.570 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.570    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.727 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.081    49.808    alum/temp_out0[19]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    50.140 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.140    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.690 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.690    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.804 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.804    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.918 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.918    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.032 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.032    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.146 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.146    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.260 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.260    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.374 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.374    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.488 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.645 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.919    52.564    alum/temp_out0[18]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.893 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.893    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.426 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.426    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.543 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.543    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.660 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.660    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.777 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.777    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.894 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.894    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.011 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.011    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.128 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.128    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.245 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.245    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.402 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.050    55.452    alum/temp_out0[17]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.332    55.784 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.784    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.334 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.334    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.448 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.448    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.562 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.562    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.676 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.676    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.790 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.790    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.904 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.904    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.018 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.018    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.132 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.132    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.289 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.126    58.416    alum/temp_out0[16]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.745 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.745    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.295 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.295    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.409 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.409    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.523 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.523    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.637 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.637    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.751 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.751    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.865 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.979 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.979    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.093 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.093    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.250 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.920    61.170    alum/temp_out0[15]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    61.499 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.499    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.032 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.032    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.149 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.149    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.266 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.266    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.383 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.383    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.500 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.500    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.617 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.617    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.734 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.734    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.851 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.851    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.008 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.227    64.235    alum/temp_out0[14]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.023 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.023    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.137 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.137    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.251 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.251    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.365 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.365    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.479 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.479    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.593 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.593    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.707 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.707    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.821    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.978 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.190    67.168    alum/temp_out0[13]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    67.497 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    67.497    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.047 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.161 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.275 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.275    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.389 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.389    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.503 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.503    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.617 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.617    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.731 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.731    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.845 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.845    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.002 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.039    70.040    alum/temp_out0[12]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.369 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.369    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.902 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.902    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.019 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.019    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.136 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.136    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.253 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.253    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.370 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.370    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.487 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.487    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.604 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.604    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.721 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.721    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.878 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.019    72.898    alum/temp_out0[11]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    73.230 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.230    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.780 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.780    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.894 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.894    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.008 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.008    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.122 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.122    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.236 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.236    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.350 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.350    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.464 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.464    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.578 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.578    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.735 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.925    75.660    alum/temp_out0[10]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.989 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.989    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.539 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.539    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.653 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.653    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.767 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.767    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.881 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.881    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.995 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.995    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.109 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.109    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.223 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.223    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.337 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.337    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.494 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.038    78.532    alum/temp_out0[9]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.861 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.861    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.411 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.411    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.525 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.525    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.639 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.639    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.753 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.753    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.867 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.867    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.981 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.981    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.095 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.095    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.209 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.209    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.366 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.147    81.513    alum/temp_out0[8]
    SLICE_X46Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.313 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.313    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.430 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.430    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.547 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.664 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.664    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.781 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.781    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.898 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.898    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.015 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.015    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.132 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.132    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.289 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.910    84.199    alum/temp_out0[7]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.332    84.531 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.531    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.081 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.081    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.195 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.195    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.309 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.309    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.423 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.423    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.537 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.537    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.651 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.651    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.765 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.765    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.879 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.879    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.036 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.990    87.026    alum/temp_out0[6]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.329    87.355 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.355    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.905 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.905    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.019 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.019    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.133 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.133    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.247 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.247    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.361 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.361    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.475 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.475    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.589 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.589    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.703 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.703    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.860 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.971    89.831    alum/temp_out0[5]
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.329    90.160 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.160    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.693 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.693    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.810 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.810    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.927 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.044 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.044    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.161 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.161    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.278 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.278    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.395 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.395    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.512 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.669 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.893    92.562    alum/temp_out0[4]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.332    92.894 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.894    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.444 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.444    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.558 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.558    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.672 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.672    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.786 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.786    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.900 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.900    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.014 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.014    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.128 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.128    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.242 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.242    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.399 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.879    95.278    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    95.607 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.607    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.157 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.841 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.841    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.955 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.112 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.098    alum/temp_out0[2]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.329    98.427 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.427    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.960 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.960    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.077 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.077    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.194 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.194    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.311 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.311    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.428 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.428    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.545 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.545    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.662 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.662    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.779 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.779    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.936 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.912   100.848    alum/temp_out0[1]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.332   101.180 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.180    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.730 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.730    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.844 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.844    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.958 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.958    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.072 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.072    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.186 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.186    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.300 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.300    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.414 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.414    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.528 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.528    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.685 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.590   103.275    sm/temp_out0[0]
    SLICE_X36Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.604 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.604    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X36Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.816 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.441   104.257    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.556 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.272   105.828    sm/M_alum_out[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.150   105.978 f  sm/D_states_q[3]_i_7/O
                         net (fo=2, routed)           0.324   106.302    sm/D_states_q[3]_i_7_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I4_O)        0.348   106.650 f  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.564   107.214    sm/D_states_q[1]_i_2_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I0_O)        0.124   107.338 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.474   107.813    sm/D_states_d__0[1]
    SLICE_X15Y10         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.448   115.964    sm/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.298   116.262    
                         clock uncertainty           -0.035   116.227    
    SLICE_X15Y10         FDRE (Setup_fdre_C_D)       -0.067   116.160    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.160    
                         arrival time                        -107.813    
  -------------------------------------------------------------------
                         slack                                  8.347    

Slack (MET) :             8.575ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.431ns  (logic 60.738ns (59.297%)  route 41.693ns (40.703%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.490     7.097    sm/D_states_q[1]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.152     7.249 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           0.990     8.239    sm/D_states_q[1]_i_13_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I1_O)        0.332     8.571 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           1.019     9.590    sm/ram_reg_i_127_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.714 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.242    10.956    L_reg/M_sm_ra1[0]
    SLICE_X45Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.080 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           0.802    11.882    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X47Y17         LUT3 (Prop_lut3_I2_O)        0.152    12.034 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.957    12.991    sm/M_alum_a[31]
    SLICE_X50Y15         LUT2 (Prop_lut2_I1_O)        0.326    13.317 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.317    alum/S[0]
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.830 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.830    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.946 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.946    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.063    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.180 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.180    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.297 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.297    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.414 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.414    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.531 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.531    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.648    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.902 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.035    15.937    alum/temp_out0[31]
    SLICE_X49Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.760 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.760    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.874 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.874    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.988 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.988    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.102 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.102    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.216 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.330 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.330    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.444    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.558    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.715 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.044    18.759    alum/temp_out0[30]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.088 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.088    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.489 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.489    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.717    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.831    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.945 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.945    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.059 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.059    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.173 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    20.182    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.296 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.296    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.453 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.000    21.453    alum/temp_out0[29]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    21.782 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.782    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.332 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.332    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.446 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.446    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.560 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.560    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.674 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.674    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.788 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.788    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.902 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.902    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.016 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.016    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.130 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.130    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.287 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.992    24.279    alum/temp_out0[28]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.608 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.608    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.141 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.141    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.258 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.258    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.375 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.375    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.492 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.492    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.609 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.609    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.726 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.726    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.843 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.843    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.960 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.117 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.907    27.023    alum/temp_out0[27]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.332    27.355 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.905 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.905    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.019 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.019    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.133 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.133    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.247 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.247    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.361 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.361    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.475 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.475    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.589 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.589    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.703 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.703    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.860 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.159    30.020    alum/temp_out0[26]
    SLICE_X28Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.805 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.603    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.760 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.073    32.833    alum/temp_out0[25]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    33.162 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.162    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.712 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.940 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.940    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.054 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.054    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.168    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.282    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.396 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.396    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.510 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.510    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.667 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.063    35.730    alum/temp_out0[24]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.059 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.059    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.592 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.592    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.709 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.709    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.826 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.826    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.943 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.943    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.060 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.060    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.177 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.177    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.294 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.294    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.411 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.411    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.568 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.014    38.582    alum/temp_out0[23]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.332    38.914 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.914    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.464 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.464    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.578 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.578    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.692 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.692    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.806 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.806    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.919 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.919    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.033 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.033    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.147 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.147    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.261 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.418 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.125    41.543    alum/temp_out0[22]
    SLICE_X36Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.328 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.328    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.442 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.442    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.556 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.556    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.670 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.670    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.784 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.784    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.898 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.898    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.012 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.012    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.126 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.126    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.283 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.903    44.186    alum/temp_out0[21]
    SLICE_X37Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.971 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.971    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.085 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.085    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.199 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.199    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.313 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.313    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.427 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.427    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.541 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.541    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.655 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.655    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.769 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.769    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.926 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.962    46.889    alum/temp_out0[20]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.218 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.218    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.751 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.751    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.868    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.102 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.219 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.336 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.336    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.453 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.453    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.570 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.570    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.727 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.081    49.808    alum/temp_out0[19]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    50.140 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.140    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.690 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.690    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.804 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.804    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.918 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.918    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.032 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.032    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.146 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.146    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.260 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.260    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.374 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.374    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.488 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.645 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.919    52.564    alum/temp_out0[18]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.893 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.893    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.426 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.426    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.543 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.543    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.660 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.660    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.777 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.777    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.894 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.894    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.011 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.011    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.128 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.128    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.245 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.245    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.402 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.050    55.452    alum/temp_out0[17]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.332    55.784 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.784    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.334 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.334    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.448 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.448    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.562 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.562    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.676 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.676    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.790 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.790    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.904 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.904    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.018 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.018    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.132 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.132    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.289 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.126    58.416    alum/temp_out0[16]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.745 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.745    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.295 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.295    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.409 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.409    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.523 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.523    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.637 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.637    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.751 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.751    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.865 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.979 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.979    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.093 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.093    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.250 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.920    61.170    alum/temp_out0[15]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    61.499 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.499    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.032 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.032    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.149 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.149    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.266 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.266    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.383 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.383    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.500 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.500    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.617 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.617    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.734 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.734    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.851 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.851    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.008 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.227    64.235    alum/temp_out0[14]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.023 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.023    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.137 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.137    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.251 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.251    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.365 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.365    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.479 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.479    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.593 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.593    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.707 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.707    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.821    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.978 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.190    67.168    alum/temp_out0[13]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    67.497 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    67.497    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.047 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.161 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.275 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.275    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.389 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.389    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.503 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.503    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.617 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.617    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.731 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.731    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.845 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.845    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.002 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.039    70.040    alum/temp_out0[12]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.369 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.369    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.902 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.902    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.019 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.019    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.136 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.136    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.253 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.253    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.370 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.370    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.487 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.487    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.604 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.604    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.721 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.721    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.878 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.019    72.898    alum/temp_out0[11]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    73.230 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.230    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.780 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.780    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.894 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.894    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.008 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.008    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.122 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.122    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.236 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.236    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.350 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.350    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.464 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.464    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.578 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.578    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.735 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.925    75.660    alum/temp_out0[10]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.989 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.989    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.539 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.539    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.653 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.653    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.767 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.767    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.881 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.881    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.995 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.995    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.109 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.109    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.223 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.223    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.337 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.337    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.494 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.038    78.532    alum/temp_out0[9]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.861 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.861    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.411 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.411    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.525 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.525    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.639 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.639    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.753 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.753    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.867 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.867    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.981 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.981    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.095 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.095    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.209 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.209    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.366 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.147    81.513    alum/temp_out0[8]
    SLICE_X46Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.313 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.313    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.430 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.430    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.547 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.664 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.664    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.781 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.781    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.898 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.898    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.015 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.015    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.132 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.132    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.289 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.910    84.199    alum/temp_out0[7]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.332    84.531 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.531    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.081 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.081    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.195 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.195    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.309 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.309    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.423 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.423    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.537 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.537    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.651 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.651    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.765 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.765    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.879 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.879    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.036 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.990    87.026    alum/temp_out0[6]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.329    87.355 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.355    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.905 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.905    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.019 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.019    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.133 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.133    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.247 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.247    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.361 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.361    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.475 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.475    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.589 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.589    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.703 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.703    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.860 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.971    89.831    alum/temp_out0[5]
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.329    90.160 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.160    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.693 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.693    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.810 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.810    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.927 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.044 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.044    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.161 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.161    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.278 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.278    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.395 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.395    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.512 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.669 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.893    92.562    alum/temp_out0[4]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.332    92.894 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.894    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.444 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.444    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.558 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.558    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.672 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.672    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.786 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.786    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.900 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.900    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.014 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.014    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.128 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.128    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.242 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.242    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.399 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.879    95.278    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    95.607 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.607    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.157 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.841 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.841    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.955 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.112 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.098    alum/temp_out0[2]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.329    98.427 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.427    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.960 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.960    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.077 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.077    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.194 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.194    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.311 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.311    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.428 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.428    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.545 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.545    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.662 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.662    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.779 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.779    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.936 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.912   100.848    alum/temp_out0[1]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.332   101.180 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.180    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.730 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.730    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.844 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.844    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.958 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.958    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.072 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.072    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.186 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.186    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.300 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.300    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.414 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.414    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.528 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.528    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.685 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.590   103.275    sm/temp_out0[0]
    SLICE_X36Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.604 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.604    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X36Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.816 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.441   104.257    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.556 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.082   105.639    sm/M_alum_out[0]
    SLICE_X11Y8          LUT5 (Prop_lut5_I3_O)        0.124   105.763 f  sm/D_states_q[4]_i_17/O
                         net (fo=1, routed)           0.402   106.165    sm/D_states_q[4]_i_17_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124   106.289 r  sm/D_states_q[4]_i_6/O
                         net (fo=1, routed)           0.601   106.890    sm/D_states_q[4]_i_6_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.124   107.014 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.568   107.582    sm/D_states_d__0[4]
    SLICE_X14Y9          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.448   115.964    sm/clk_IBUF_BUFG
    SLICE_X14Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.273   116.237    
                         clock uncertainty           -0.035   116.202    
    SLICE_X14Y9          FDSE (Setup_fdse_C_D)       -0.045   116.157    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.157    
                         arrival time                        -107.582    
  -------------------------------------------------------------------
                         slack                                  8.575    

Slack (MET) :             8.618ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.353ns  (logic 60.738ns (59.342%)  route 41.615ns (40.658%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.490     7.097    sm/D_states_q[1]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.152     7.249 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           0.990     8.239    sm/D_states_q[1]_i_13_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I1_O)        0.332     8.571 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           1.019     9.590    sm/ram_reg_i_127_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.714 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.242    10.956    L_reg/M_sm_ra1[0]
    SLICE_X45Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.080 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           0.802    11.882    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X47Y17         LUT3 (Prop_lut3_I2_O)        0.152    12.034 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.957    12.991    sm/M_alum_a[31]
    SLICE_X50Y15         LUT2 (Prop_lut2_I1_O)        0.326    13.317 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.317    alum/S[0]
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.830 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.830    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.946 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.946    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.063    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.180 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.180    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.297 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.297    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.414 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.414    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.531 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.531    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.648    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.902 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.035    15.937    alum/temp_out0[31]
    SLICE_X49Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.760 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.760    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.874 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.874    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.988 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.988    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.102 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.102    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.216 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.330 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.330    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.444    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.558    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.715 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.044    18.759    alum/temp_out0[30]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.088 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.088    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.489 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.489    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.717    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.831    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.945 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.945    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.059 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.059    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.173 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    20.182    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.296 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.296    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.453 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.000    21.453    alum/temp_out0[29]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    21.782 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.782    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.332 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.332    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.446 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.446    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.560 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.560    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.674 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.674    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.788 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.788    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.902 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.902    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.016 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.016    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.130 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.130    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.287 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.992    24.279    alum/temp_out0[28]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.608 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.608    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.141 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.141    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.258 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.258    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.375 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.375    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.492 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.492    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.609 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.609    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.726 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.726    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.843 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.843    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.960 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.117 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.907    27.023    alum/temp_out0[27]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.332    27.355 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.905 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.905    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.019 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.019    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.133 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.133    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.247 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.247    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.361 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.361    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.475 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.475    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.589 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.589    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.703 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.703    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.860 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.159    30.020    alum/temp_out0[26]
    SLICE_X28Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.805 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.603    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.760 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.073    32.833    alum/temp_out0[25]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    33.162 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.162    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.712 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.940 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.940    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.054 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.054    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.168    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.282    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.396 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.396    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.510 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.510    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.667 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.063    35.730    alum/temp_out0[24]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.059 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.059    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.592 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.592    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.709 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.709    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.826 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.826    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.943 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.943    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.060 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.060    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.177 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.177    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.294 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.294    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.411 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.411    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.568 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.014    38.582    alum/temp_out0[23]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.332    38.914 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.914    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.464 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.464    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.578 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.578    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.692 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.692    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.806 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.806    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.919 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.919    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.033 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.033    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.147 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.147    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.261 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.418 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.125    41.543    alum/temp_out0[22]
    SLICE_X36Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.328 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.328    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.442 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.442    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.556 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.556    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.670 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.670    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.784 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.784    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.898 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.898    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.012 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.012    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.126 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.126    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.283 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.903    44.186    alum/temp_out0[21]
    SLICE_X37Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.971 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.971    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.085 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.085    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.199 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.199    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.313 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.313    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.427 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.427    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.541 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.541    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.655 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.655    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.769 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.769    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.926 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.962    46.889    alum/temp_out0[20]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.218 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.218    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.751 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.751    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.868    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.102 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.219 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.336 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.336    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.453 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.453    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.570 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.570    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.727 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.081    49.808    alum/temp_out0[19]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    50.140 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.140    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.690 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.690    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.804 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.804    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.918 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.918    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.032 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.032    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.146 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.146    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.260 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.260    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.374 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.374    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.488 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.645 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.919    52.564    alum/temp_out0[18]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.893 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.893    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.426 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.426    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.543 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.543    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.660 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.660    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.777 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.777    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.894 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.894    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.011 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.011    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.128 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.128    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.245 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.245    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.402 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.050    55.452    alum/temp_out0[17]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.332    55.784 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.784    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.334 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.334    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.448 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.448    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.562 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.562    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.676 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.676    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.790 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.790    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.904 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.904    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.018 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.018    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.132 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.132    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.289 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.126    58.416    alum/temp_out0[16]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.745 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.745    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.295 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.295    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.409 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.409    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.523 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.523    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.637 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.637    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.751 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.751    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.865 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.979 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.979    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.093 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.093    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.250 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.920    61.170    alum/temp_out0[15]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    61.499 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.499    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.032 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.032    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.149 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.149    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.266 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.266    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.383 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.383    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.500 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.500    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.617 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.617    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.734 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.734    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.851 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.851    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.008 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.227    64.235    alum/temp_out0[14]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.023 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.023    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.137 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.137    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.251 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.251    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.365 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.365    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.479 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.479    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.593 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.593    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.707 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.707    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.821    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.978 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.190    67.168    alum/temp_out0[13]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    67.497 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    67.497    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.047 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.161 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.275 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.275    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.389 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.389    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.503 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.503    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.617 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.617    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.731 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.731    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.845 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.845    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.002 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.039    70.040    alum/temp_out0[12]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.369 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.369    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.902 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.902    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.019 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.019    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.136 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.136    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.253 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.253    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.370 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.370    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.487 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.487    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.604 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.604    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.721 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.721    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.878 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.019    72.898    alum/temp_out0[11]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    73.230 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.230    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.780 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.780    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.894 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.894    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.008 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.008    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.122 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.122    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.236 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.236    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.350 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.350    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.464 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.464    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.578 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.578    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.735 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.925    75.660    alum/temp_out0[10]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.989 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.989    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.539 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.539    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.653 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.653    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.767 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.767    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.881 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.881    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.995 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.995    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.109 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.109    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.223 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.223    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.337 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.337    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.494 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.038    78.532    alum/temp_out0[9]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.861 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.861    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.411 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.411    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.525 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.525    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.639 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.639    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.753 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.753    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.867 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.867    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.981 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.981    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.095 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.095    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.209 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.209    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.366 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.147    81.513    alum/temp_out0[8]
    SLICE_X46Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.313 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.313    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.430 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.430    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.547 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.664 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.664    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.781 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.781    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.898 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.898    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.015 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.015    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.132 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.132    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.289 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.910    84.199    alum/temp_out0[7]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.332    84.531 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.531    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.081 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.081    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.195 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.195    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.309 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.309    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.423 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.423    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.537 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.537    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.651 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.651    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.765 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.765    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.879 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.879    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.036 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.990    87.026    alum/temp_out0[6]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.329    87.355 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.355    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.905 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.905    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.019 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.019    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.133 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.133    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.247 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.247    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.361 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.361    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.475 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.475    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.589 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.589    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.703 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.703    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.860 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.971    89.831    alum/temp_out0[5]
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.329    90.160 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.160    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.693 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.693    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.810 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.810    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.927 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.044 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.044    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.161 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.161    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.278 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.278    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.395 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.395    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.512 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.669 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.893    92.562    alum/temp_out0[4]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.332    92.894 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.894    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.444 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.444    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.558 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.558    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.672 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.672    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.786 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.786    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.900 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.900    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.014 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.014    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.128 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.128    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.242 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.242    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.399 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.879    95.278    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    95.607 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.607    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.157 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.841 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.841    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.955 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.112 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.098    alum/temp_out0[2]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.329    98.427 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.427    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.960 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.960    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.077 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.077    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.194 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.194    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.311 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.311    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.428 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.428    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.545 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.545    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.662 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.662    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.779 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.779    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.936 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.912   100.848    alum/temp_out0[1]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.332   101.180 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.180    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.730 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.730    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.844 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.844    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.958 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.958    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.072 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.072    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.186 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.186    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.300 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.300    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.414 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.414    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.528 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.528    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.685 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.590   103.275    sm/temp_out0[0]
    SLICE_X36Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.604 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.604    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X36Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.816 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.441   104.257    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.556 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.664   105.220    sm/M_alum_out[0]
    SLICE_X28Y10         LUT6 (Prop_lut6_I1_O)        0.124   105.344 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.619   105.963    sm/D_states_q[2]_i_12_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I4_O)        0.124   106.087 r  sm/D_states_q[2]_i_3/O
                         net (fo=1, routed)           0.764   106.851    sm/D_states_q[2]_i_3_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I3_O)        0.124   106.975 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.529   107.504    sm/D_states_d__0[2]
    SLICE_X15Y7          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X15Y7          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.273   116.238    
                         clock uncertainty           -0.035   116.203    
    SLICE_X15Y7          FDRE (Setup_fdre_C_D)       -0.081   116.122    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.122    
                         arrival time                        -107.504    
  -------------------------------------------------------------------
                         slack                                  8.618    

Slack (MET) :             8.788ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.340ns  (logic 60.988ns (59.593%)  route 41.352ns (40.407%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=27 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.490     7.097    sm/D_states_q[1]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.152     7.249 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           0.990     8.239    sm/D_states_q[1]_i_13_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I1_O)        0.332     8.571 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           1.019     9.590    sm/ram_reg_i_127_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.714 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.242    10.956    L_reg/M_sm_ra1[0]
    SLICE_X45Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.080 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           0.802    11.882    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X47Y17         LUT3 (Prop_lut3_I2_O)        0.152    12.034 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.957    12.991    sm/M_alum_a[31]
    SLICE_X50Y15         LUT2 (Prop_lut2_I1_O)        0.326    13.317 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.317    alum/S[0]
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.830 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.830    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.946 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.946    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.063    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.180 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.180    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.297 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.297    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.414 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.414    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.531 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.531    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.648    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.902 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.035    15.937    alum/temp_out0[31]
    SLICE_X49Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.760 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.760    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.874 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.874    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.988 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.988    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.102 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.102    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.216 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.330 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.330    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.444    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.558    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.715 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.044    18.759    alum/temp_out0[30]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.088 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.088    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.489 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.489    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.717    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.831    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.945 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.945    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.059 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.059    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.173 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    20.182    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.296 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.296    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.453 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.000    21.453    alum/temp_out0[29]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    21.782 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.782    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.332 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.332    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.446 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.446    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.560 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.560    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.674 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.674    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.788 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.788    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.902 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.902    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.016 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.016    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.130 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.130    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.287 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.992    24.279    alum/temp_out0[28]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.608 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.608    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.141 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.141    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.258 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.258    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.375 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.375    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.492 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.492    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.609 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.609    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.726 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.726    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.843 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.843    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.960 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.117 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.907    27.023    alum/temp_out0[27]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.332    27.355 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.905 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.905    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.019 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.019    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.133 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.133    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.247 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.247    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.361 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.361    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.475 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.475    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.589 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.589    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.703 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.703    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.860 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.159    30.020    alum/temp_out0[26]
    SLICE_X28Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.805 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.603    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.760 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.073    32.833    alum/temp_out0[25]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    33.162 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.162    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.712 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.940 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.940    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.054 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.054    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.168    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.282    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.396 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.396    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.510 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.510    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.667 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.063    35.730    alum/temp_out0[24]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.059 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.059    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.592 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.592    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.709 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.709    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.826 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.826    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.943 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.943    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.060 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.060    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.177 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.177    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.294 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.294    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.411 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.411    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.568 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.014    38.582    alum/temp_out0[23]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.332    38.914 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.914    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.464 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.464    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.578 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.578    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.692 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.692    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.806 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.806    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.919 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.919    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.033 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.033    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.147 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.147    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.261 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.418 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.125    41.543    alum/temp_out0[22]
    SLICE_X36Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.328 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.328    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.442 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.442    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.556 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.556    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.670 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.670    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.784 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.784    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.898 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.898    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.012 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.012    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.126 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.126    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.283 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.903    44.186    alum/temp_out0[21]
    SLICE_X37Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.971 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.971    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.085 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.085    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.199 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.199    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.313 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.313    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.427 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.427    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.541 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.541    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.655 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.655    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.769 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.769    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.926 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.962    46.889    alum/temp_out0[20]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.218 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.218    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.751 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.751    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.868    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.102 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.219 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.336 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.336    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.453 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.453    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.570 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.570    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.727 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.081    49.808    alum/temp_out0[19]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    50.140 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.140    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.690 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.690    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.804 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.804    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.918 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.918    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.032 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.032    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.146 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.146    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.260 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.260    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.374 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.374    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.488 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.645 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.919    52.564    alum/temp_out0[18]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.893 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.893    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.426 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.426    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.543 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.543    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.660 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.660    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.777 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.777    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.894 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.894    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.011 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.011    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.128 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.128    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.245 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.245    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.402 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.050    55.452    alum/temp_out0[17]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.332    55.784 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.784    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.334 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.334    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.448 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.448    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.562 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.562    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.676 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.676    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.790 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.790    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.904 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.904    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.018 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.018    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.132 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.132    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.289 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.126    58.416    alum/temp_out0[16]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.745 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.745    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.295 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.295    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.409 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.409    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.523 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.523    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.637 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.637    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.751 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.751    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.865 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.979 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.979    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.093 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.093    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.250 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.920    61.170    alum/temp_out0[15]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    61.499 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.499    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.032 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.032    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.149 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.149    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.266 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.266    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.383 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.383    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.500 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.500    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.617 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.617    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.734 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.734    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.851 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.851    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.008 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.227    64.235    alum/temp_out0[14]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.023 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.023    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.137 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.137    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.251 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.251    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.365 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.365    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.479 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.479    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.593 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.593    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.707 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.707    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.821    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.978 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.190    67.168    alum/temp_out0[13]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    67.497 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    67.497    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.047 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.161 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.275 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.275    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.389 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.389    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.503 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.503    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.617 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.617    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.731 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.731    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.845 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.845    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.002 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.039    70.040    alum/temp_out0[12]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.369 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.369    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.902 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.902    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.019 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.019    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.136 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.136    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.253 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.253    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.370 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.370    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.487 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.487    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.604 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.604    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.721 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.721    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.878 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.019    72.898    alum/temp_out0[11]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    73.230 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.230    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.780 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.780    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.894 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.894    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.008 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.008    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.122 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.122    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.236 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.236    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.350 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.350    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.464 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.464    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.578 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.578    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.735 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.925    75.660    alum/temp_out0[10]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.989 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.989    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.539 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.539    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.653 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.653    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.767 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.767    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.881 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.881    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.995 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.995    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.109 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.109    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.223 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.223    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.337 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.337    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.494 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.038    78.532    alum/temp_out0[9]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.861 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.861    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.411 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.411    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.525 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.525    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.639 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.639    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.753 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.753    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.867 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.867    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.981 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.981    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.095 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.095    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.209 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.209    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.366 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.147    81.513    alum/temp_out0[8]
    SLICE_X46Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.313 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.313    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.430 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.430    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.547 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.664 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.664    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.781 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.781    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.898 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.898    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.015 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.015    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.132 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.132    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.289 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.910    84.199    alum/temp_out0[7]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.332    84.531 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.531    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.081 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.081    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.195 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.195    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.309 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.309    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.423 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.423    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.537 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.537    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.651 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.651    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.765 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.765    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.879 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.879    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.036 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.990    87.026    alum/temp_out0[6]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.329    87.355 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.355    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.905 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.905    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.019 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.019    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.133 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.133    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.247 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.247    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.361 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.361    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.475 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.475    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.589 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.589    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.703 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.703    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.860 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.971    89.831    alum/temp_out0[5]
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.329    90.160 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.160    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.693 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.693    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.810 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.810    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.927 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.044 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.044    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.161 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.161    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.278 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.278    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.395 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.395    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.512 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.669 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.893    92.562    alum/temp_out0[4]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.332    92.894 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.894    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.444 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.444    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.558 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.558    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.672 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.672    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.786 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.786    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.900 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.900    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.014 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.014    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.128 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.128    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.242 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.242    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.399 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.879    95.278    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    95.607 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.607    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.157 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.841 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.841    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.955 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.112 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.098    alum/temp_out0[2]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.329    98.427 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.427    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.960 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.960    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.077 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.077    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.194 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.194    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.311 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.311    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.428 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.428    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.545 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.545    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.662 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.662    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.779 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.779    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.936 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.912   100.848    alum/temp_out0[1]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.332   101.180 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.180    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.730 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.730    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.844 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.844    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.958 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.958    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.072 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.072    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.186 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.186    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.300 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.300    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.414 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.414    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.528 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.528    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.685 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.590   103.275    sm/temp_out0[0]
    SLICE_X36Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.604 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.604    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X36Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.816 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.441   104.257    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.556 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.272   105.828    sm/M_alum_out[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.150   105.978 r  sm/D_states_q[3]_i_7/O
                         net (fo=2, routed)           0.443   106.421    sm/D_states_q[3]_i_7_n_0
    SLICE_X12Y9          LUT6 (Prop_lut6_I3_O)        0.348   106.769 r  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.598   107.367    sm/D_states_q[3]_i_2_n_0
    SLICE_X14Y9          LUT5 (Prop_lut5_I0_O)        0.124   107.491 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000   107.491    sm/D_states_d__0[3]
    SLICE_X14Y9          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.448   115.964    sm/clk_IBUF_BUFG
    SLICE_X14Y9          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.273   116.237    
                         clock uncertainty           -0.035   116.202    
    SLICE_X14Y9          FDSE (Setup_fdse_C_D)        0.077   116.279    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.279    
                         arrival time                        -107.491    
  -------------------------------------------------------------------
                         slack                                  8.788    

Slack (MET) :             8.884ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.136ns  (logic 60.934ns (59.660%)  route 41.202ns (40.341%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.490     7.097    sm/D_states_q[1]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.152     7.249 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           0.990     8.239    sm/D_states_q[1]_i_13_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I1_O)        0.332     8.571 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           1.019     9.590    sm/ram_reg_i_127_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.714 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.242    10.956    L_reg/M_sm_ra1[0]
    SLICE_X45Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.080 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           0.802    11.882    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X47Y17         LUT3 (Prop_lut3_I2_O)        0.152    12.034 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.957    12.991    sm/M_alum_a[31]
    SLICE_X50Y15         LUT2 (Prop_lut2_I1_O)        0.326    13.317 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.317    alum/S[0]
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.830 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.830    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.946 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.946    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.063    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.180 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.180    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.297 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.297    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.414 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.414    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.531 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.531    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.648    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.902 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.035    15.937    alum/temp_out0[31]
    SLICE_X49Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.760 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.760    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.874 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.874    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.988 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.988    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.102 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.102    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.216 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.330 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.330    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.444    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.558    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.715 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.044    18.759    alum/temp_out0[30]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.088 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.088    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.489 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.489    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.717    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.831    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.945 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.945    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.059 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.059    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.173 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    20.182    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.296 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.296    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.453 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.000    21.453    alum/temp_out0[29]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    21.782 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.782    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.332 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.332    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.446 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.446    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.560 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.560    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.674 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.674    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.788 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.788    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.902 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.902    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.016 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.016    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.130 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.130    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.287 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.992    24.279    alum/temp_out0[28]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.608 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.608    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.141 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.141    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.258 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.258    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.375 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.375    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.492 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.492    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.609 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.609    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.726 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.726    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.843 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.843    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.960 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.117 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.907    27.023    alum/temp_out0[27]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.332    27.355 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.905 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.905    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.019 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.019    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.133 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.133    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.247 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.247    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.361 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.361    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.475 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.475    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.589 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.589    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.703 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.703    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.860 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.159    30.020    alum/temp_out0[26]
    SLICE_X28Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.805 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.603    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.760 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.073    32.833    alum/temp_out0[25]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    33.162 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.162    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.712 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.940 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.940    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.054 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.054    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.168    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.282    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.396 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.396    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.510 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.510    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.667 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.063    35.730    alum/temp_out0[24]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.059 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.059    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.592 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.592    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.709 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.709    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.826 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.826    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.943 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.943    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.060 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.060    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.177 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.177    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.294 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.294    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.411 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.411    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.568 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.014    38.582    alum/temp_out0[23]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.332    38.914 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.914    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.464 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.464    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.578 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.578    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.692 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.692    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.806 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.806    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.919 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.919    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.033 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.033    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.147 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.147    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.261 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.418 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.125    41.543    alum/temp_out0[22]
    SLICE_X36Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.328 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.328    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.442 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.442    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.556 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.556    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.670 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.670    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.784 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.784    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.898 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.898    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.012 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.012    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.126 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.126    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.283 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.903    44.186    alum/temp_out0[21]
    SLICE_X37Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.971 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.971    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.085 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.085    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.199 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.199    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.313 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.313    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.427 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.427    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.541 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.541    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.655 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.655    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.769 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.769    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.926 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.962    46.889    alum/temp_out0[20]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.218 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.218    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.751 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.751    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.868    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.102 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.219 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.336 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.336    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.453 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.453    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.570 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.570    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.727 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.081    49.808    alum/temp_out0[19]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    50.140 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.140    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.690 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.690    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.804 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.804    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.918 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.918    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.032 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.032    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.146 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.146    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.260 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.260    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.374 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.374    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.488 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.645 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.919    52.564    alum/temp_out0[18]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.893 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.893    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.426 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.426    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.543 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.543    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.660 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.660    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.777 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.777    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.894 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.894    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.011 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.011    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.128 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.128    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.245 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.245    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.402 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.050    55.452    alum/temp_out0[17]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.332    55.784 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.784    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.334 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.334    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.448 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.448    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.562 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.562    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.676 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.676    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.790 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.790    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.904 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.904    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.018 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.018    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.132 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.132    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.289 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.126    58.416    alum/temp_out0[16]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.745 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.745    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.295 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.295    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.409 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.409    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.523 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.523    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.637 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.637    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.751 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.751    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.865 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.979 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.979    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.093 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.093    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.250 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.920    61.170    alum/temp_out0[15]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    61.499 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.499    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.032 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.032    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.149 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.149    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.266 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.266    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.383 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.383    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.500 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.500    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.617 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.617    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.734 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.734    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.851 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.851    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.008 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.227    64.235    alum/temp_out0[14]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.023 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.023    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.137 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.137    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.251 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.251    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.365 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.365    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.479 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.479    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.593 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.593    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.707 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.707    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.821    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.978 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.190    67.168    alum/temp_out0[13]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    67.497 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    67.497    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.047 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.161 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.275 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.275    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.389 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.389    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.503 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.503    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.617 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.617    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.731 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.731    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.845 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.845    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.002 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.039    70.040    alum/temp_out0[12]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.369 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.369    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.902 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.902    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.019 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.019    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.136 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.136    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.253 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.253    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.370 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.370    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.487 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.487    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.604 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.604    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.721 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.721    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.878 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.019    72.898    alum/temp_out0[11]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    73.230 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.230    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.780 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.780    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.894 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.894    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.008 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.008    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.122 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.122    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.236 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.236    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.350 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.350    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.464 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.464    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.578 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.578    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.735 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.925    75.660    alum/temp_out0[10]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.989 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.989    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.539 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.539    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.653 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.653    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.767 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.767    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.881 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.881    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.995 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.995    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.109 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.109    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.223 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.223    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.337 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.337    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.494 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.038    78.532    alum/temp_out0[9]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.861 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.861    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.411 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.411    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.525 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.525    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.639 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.639    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.753 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.753    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.867 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.867    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.981 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.981    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.095 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.095    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.209 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.209    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.366 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.147    81.513    alum/temp_out0[8]
    SLICE_X46Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.313 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.313    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.430 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.430    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.547 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.664 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.664    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.781 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.781    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.898 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.898    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.015 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.015    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.132 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.132    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.289 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.910    84.199    alum/temp_out0[7]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.332    84.531 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.531    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.081 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.081    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.195 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.195    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.309 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.309    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.423 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.423    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.537 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.537    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.651 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.651    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.765 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.765    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.879 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.879    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.036 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.990    87.026    alum/temp_out0[6]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.329    87.355 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.355    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.905 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.905    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.019 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.019    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.133 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.133    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.247 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.247    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.361 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.361    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.475 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.475    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.589 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.589    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.703 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.703    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.860 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.971    89.831    alum/temp_out0[5]
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.329    90.160 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.160    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.693 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.693    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.810 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.810    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.927 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.044 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.044    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.161 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.161    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.278 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.278    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.395 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.395    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.512 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.669 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.893    92.562    alum/temp_out0[4]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.332    92.894 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.894    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.444 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.444    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.558 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.558    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.672 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.672    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.786 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.786    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.900 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.900    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.014 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.014    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.128 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.128    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.242 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.242    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.399 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.879    95.278    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    95.607 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.607    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.157 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.841 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.841    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.955 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.112 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.098    alum/temp_out0[2]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.329    98.427 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.427    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.960 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.960    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.077 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.077    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.194 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.194    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.311 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.311    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.428 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.428    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.545 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.545    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.662 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.662    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.779 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.779    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.936 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.912   100.848    alum/temp_out0[1]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.332   101.180 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.180    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.730 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.730    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.844 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.844    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.958 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.958    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.072 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.072    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.186 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.186    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.300 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.300    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.414 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.414    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.528 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.528    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.685 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.590   103.275    sm/temp_out0[0]
    SLICE_X36Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.604 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.604    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X36Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.816 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.441   104.257    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.556 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.082   105.639    sm/M_alum_out[0]
    SLICE_X11Y8          LUT5 (Prop_lut5_I4_O)        0.118   105.757 f  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.467   106.224    sm/D_states_q[7]_i_10_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I3_O)        0.326   106.550 r  sm/D_states_q[6]_i_5/O
                         net (fo=1, routed)           0.289   106.839    sm/D_states_q[6]_i_5_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I3_O)        0.124   106.963 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.324   107.287    sm/D_states_d__0[6]
    SLICE_X14Y8          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.273   116.238    
                         clock uncertainty           -0.035   116.203    
    SLICE_X14Y8          FDRE (Setup_fdre_C_D)       -0.031   116.172    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.172    
                         arrival time                        -107.288    
  -------------------------------------------------------------------
                         slack                                  8.884    

Slack (MET) :             9.152ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.868ns  (logic 60.810ns (59.695%)  route 41.058ns (40.305%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=26 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.490     7.097    sm/D_states_q[1]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.152     7.249 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           0.990     8.239    sm/D_states_q[1]_i_13_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I1_O)        0.332     8.571 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           1.019     9.590    sm/ram_reg_i_127_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.714 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.242    10.956    L_reg/M_sm_ra1[0]
    SLICE_X45Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.080 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           0.802    11.882    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X47Y17         LUT3 (Prop_lut3_I2_O)        0.152    12.034 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.957    12.991    sm/M_alum_a[31]
    SLICE_X50Y15         LUT2 (Prop_lut2_I1_O)        0.326    13.317 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.317    alum/S[0]
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.830 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.830    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.946 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.946    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.063    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.180 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.180    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.297 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.297    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.414 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.414    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.531 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.531    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.648    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.902 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.035    15.937    alum/temp_out0[31]
    SLICE_X49Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.760 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.760    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.874 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.874    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.988 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.988    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.102 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.102    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.216 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.330 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.330    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.444    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.558    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.715 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.044    18.759    alum/temp_out0[30]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.088 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.088    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.489 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.489    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.717    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.831    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.945 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.945    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.059 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.059    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.173 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    20.182    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.296 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.296    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.453 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.000    21.453    alum/temp_out0[29]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    21.782 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.782    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.332 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.332    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.446 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.446    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.560 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.560    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.674 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.674    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.788 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.788    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.902 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.902    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.016 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.016    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.130 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.130    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.287 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.992    24.279    alum/temp_out0[28]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.608 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.608    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.141 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.141    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.258 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.258    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.375 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.375    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.492 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.492    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.609 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.609    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.726 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.726    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.843 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.843    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.960 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.117 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.907    27.023    alum/temp_out0[27]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.332    27.355 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.905 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.905    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.019 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.019    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.133 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.133    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.247 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.247    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.361 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.361    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.475 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.475    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.589 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.589    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.703 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.703    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.860 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.159    30.020    alum/temp_out0[26]
    SLICE_X28Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.805 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.603    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.760 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.073    32.833    alum/temp_out0[25]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    33.162 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.162    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.712 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.940 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.940    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.054 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.054    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.168    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.282    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.396 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.396    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.510 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.510    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.667 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.063    35.730    alum/temp_out0[24]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.059 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.059    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.592 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.592    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.709 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.709    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.826 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.826    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.943 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.943    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.060 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.060    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.177 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.177    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.294 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.294    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.411 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.411    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.568 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.014    38.582    alum/temp_out0[23]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.332    38.914 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.914    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.464 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.464    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.578 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.578    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.692 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.692    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.806 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.806    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.919 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.919    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.033 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.033    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.147 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.147    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.261 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.418 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.125    41.543    alum/temp_out0[22]
    SLICE_X36Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.328 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.328    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.442 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.442    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.556 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.556    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.670 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.670    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.784 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.784    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.898 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.898    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.012 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.012    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.126 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.126    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.283 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.903    44.186    alum/temp_out0[21]
    SLICE_X37Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.971 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.971    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.085 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.085    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.199 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.199    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.313 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.313    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.427 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.427    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.541 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.541    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.655 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.655    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.769 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.769    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.926 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.962    46.889    alum/temp_out0[20]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.218 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.218    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.751 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.751    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.868    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.102 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.219 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.336 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.336    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.453 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.453    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.570 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.570    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.727 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.081    49.808    alum/temp_out0[19]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    50.140 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.140    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.690 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.690    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.804 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.804    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.918 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.918    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.032 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.032    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.146 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.146    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.260 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.260    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.374 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.374    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.488 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.645 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.919    52.564    alum/temp_out0[18]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.893 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.893    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.426 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.426    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.543 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.543    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.660 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.660    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.777 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.777    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.894 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.894    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.011 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.011    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.128 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.128    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.245 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.245    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.402 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.050    55.452    alum/temp_out0[17]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.332    55.784 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.784    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.334 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.334    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.448 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.448    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.562 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.562    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.676 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.676    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.790 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.790    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.904 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.904    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.018 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.018    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.132 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.132    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.289 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.126    58.416    alum/temp_out0[16]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.745 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.745    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.295 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.295    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.409 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.409    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.523 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.523    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.637 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.637    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.751 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.751    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.865 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.979 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.979    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.093 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.093    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.250 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.920    61.170    alum/temp_out0[15]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    61.499 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.499    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.032 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.032    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.149 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.149    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.266 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.266    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.383 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.383    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.500 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.500    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.617 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.617    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.734 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.734    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.851 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.851    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.008 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.227    64.235    alum/temp_out0[14]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.023 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.023    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.137 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.137    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.251 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.251    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.365 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.365    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.479 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.479    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.593 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.593    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.707 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.707    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.821    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.978 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.190    67.168    alum/temp_out0[13]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    67.497 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    67.497    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.047 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.161 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.275 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.275    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.389 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.389    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.503 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.503    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.617 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.617    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.731 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.731    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.845 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.845    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.002 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.039    70.040    alum/temp_out0[12]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.369 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.369    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.902 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.902    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.019 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.019    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.136 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.136    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.253 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.253    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.370 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.370    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.487 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.487    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.604 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.604    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.721 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.721    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.878 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.019    72.898    alum/temp_out0[11]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    73.230 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.230    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.780 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.780    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.894 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.894    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.008 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.008    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.122 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.122    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.236 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.236    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.350 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.350    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.464 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.464    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.578 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.578    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.735 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.925    75.660    alum/temp_out0[10]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.989 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.989    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.539 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.539    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.653 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.653    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.767 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.767    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.881 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.881    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.995 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.995    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.109 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.109    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.223 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.223    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.337 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.337    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.494 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.038    78.532    alum/temp_out0[9]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.861 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.861    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.411 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.411    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.525 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.525    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.639 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.639    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.753 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.753    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.867 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.867    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.981 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.981    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.095 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.095    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.209 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.209    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.366 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.147    81.513    alum/temp_out0[8]
    SLICE_X46Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.313 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.313    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.430 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.430    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.547 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.664 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.664    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.781 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.781    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.898 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.898    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.015 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.015    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.132 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.132    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.289 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.910    84.199    alum/temp_out0[7]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.332    84.531 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.531    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.081 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.081    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.195 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.195    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.309 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.309    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.423 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.423    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.537 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.537    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.651 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.651    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.765 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.765    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.879 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.879    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.036 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.990    87.026    alum/temp_out0[6]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.329    87.355 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.355    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.905 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.905    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.019 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.019    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.133 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.133    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.247 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.247    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.361 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.361    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.475 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.475    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.589 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.589    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.703 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.703    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.860 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.971    89.831    alum/temp_out0[5]
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.329    90.160 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.160    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.693 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.693    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.810 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.810    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.927 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.044 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.044    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.161 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.161    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.278 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.278    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.395 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.395    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.512 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.669 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.893    92.562    alum/temp_out0[4]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.332    92.894 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.894    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.444 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.444    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.558 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.558    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.672 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.672    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.786 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.786    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.900 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.900    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.014 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.014    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.128 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.128    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.242 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.242    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.399 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.879    95.278    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    95.607 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.607    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.157 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.841 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.841    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.955 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.955    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.112 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.985    98.098    alum/temp_out0[2]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.329    98.427 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.427    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.960 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.960    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.077 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.077    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.194 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.194    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.311 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.311    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.428 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.428    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.545 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.545    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.662 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.662    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.779 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.779    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.936 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.912   100.848    alum/temp_out0[1]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.332   101.180 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.180    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.730 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.730    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.844 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.844    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.958 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.958    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.072 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.072    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.186 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.186    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.300 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.300    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.414 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.414    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.528 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.528    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.685 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.590   103.275    sm/temp_out0[0]
    SLICE_X36Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.604 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.604    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X36Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.816 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.441   104.257    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.556 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.082   105.639    sm/M_alum_out[0]
    SLICE_X11Y8          LUT5 (Prop_lut5_I4_O)        0.118   105.757 r  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.472   106.229    sm/D_states_q[7]_i_10_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I2_O)        0.326   106.555 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.465   107.020    sm/D_states_d__0[7]
    SLICE_X14Y7          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X14Y7          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.273   116.238    
                         clock uncertainty           -0.035   116.203    
    SLICE_X14Y7          FDSE (Setup_fdse_C_D)       -0.031   116.172    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.172    
                         arrival time                        -107.020    
  -------------------------------------------------------------------
                         slack                                  9.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.694%)  route 0.265ns (65.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.265     1.914    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.694%)  route 0.265ns (65.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.265     1.914    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.694%)  route 0.265ns (65.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.265     1.914    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.694%)  route 0.265ns (65.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.265     1.914    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X31Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.705    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X31Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X31Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X31Y1          FDRE (Hold_fdre_C_D)         0.075     1.583    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.556     1.500    forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.697    forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X33Y18         FDRE                                         r  forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.823     2.013    forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X33Y18         FDRE (Hold_fdre_C_D)         0.075     1.575    forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.446%)  route 0.307ns (68.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.567     1.511    sr1/clk_IBUF_BUFG
    SLICE_X13Y1          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.307     1.959    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X14Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.837     2.027    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X14Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.527    
    SLICE_X14Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.836    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.446%)  route 0.307ns (68.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.567     1.511    sr1/clk_IBUF_BUFG
    SLICE_X13Y1          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.307     1.959    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X14Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.837     2.027    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X14Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.527    
    SLICE_X14Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.836    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.446%)  route 0.307ns (68.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.567     1.511    sr1/clk_IBUF_BUFG
    SLICE_X13Y1          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.307     1.959    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X14Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.837     2.027    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X14Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.527    
    SLICE_X14Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.836    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.446%)  route 0.307ns (68.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.567     1.511    sr1/clk_IBUF_BUFG
    SLICE_X13Y1          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.307     1.959    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X14Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.837     2.027    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X14Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.527    
    SLICE_X14Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.836    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y5    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y6    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y9    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y9    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y13   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y15   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y15   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y2    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y2    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y2    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y2    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y2    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y2    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y2    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y2    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y2    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y2    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y2    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y2    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y2    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y2    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y2    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y2    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.961ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.087ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.932ns (20.232%)  route 3.675ns (79.768%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.304     6.911    sm/D_states_q[1]
    SLICE_X30Y9          LUT2 (Prop_lut2_I0_O)        0.148     7.059 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.634     8.693    sm/D_stage_q[3]_i_2_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.328     9.021 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.737     9.758    fifo_reset_cond/AS[0]
    SLICE_X15Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.450   115.966    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.273   116.239    
                         clock uncertainty           -0.035   116.204    
    SLICE_X15Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.845    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.845    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                106.087    

Slack (MET) :             106.087ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.932ns (20.232%)  route 3.675ns (79.768%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.304     6.911    sm/D_states_q[1]
    SLICE_X30Y9          LUT2 (Prop_lut2_I0_O)        0.148     7.059 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.634     8.693    sm/D_stage_q[3]_i_2_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.328     9.021 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.737     9.758    fifo_reset_cond/AS[0]
    SLICE_X15Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.450   115.966    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.273   116.239    
                         clock uncertainty           -0.035   116.204    
    SLICE_X15Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.845    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.845    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                106.087    

Slack (MET) :             106.087ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.932ns (20.232%)  route 3.675ns (79.768%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.304     6.911    sm/D_states_q[1]
    SLICE_X30Y9          LUT2 (Prop_lut2_I0_O)        0.148     7.059 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.634     8.693    sm/D_stage_q[3]_i_2_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.328     9.021 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.737     9.758    fifo_reset_cond/AS[0]
    SLICE_X15Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.450   115.966    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.273   116.239    
                         clock uncertainty           -0.035   116.204    
    SLICE_X15Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.845    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.845    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                106.087    

Slack (MET) :             106.087ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.932ns (20.232%)  route 3.675ns (79.768%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.304     6.911    sm/D_states_q[1]
    SLICE_X30Y9          LUT2 (Prop_lut2_I0_O)        0.148     7.059 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.634     8.693    sm/D_stage_q[3]_i_2_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.328     9.021 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.737     9.758    fifo_reset_cond/AS[0]
    SLICE_X15Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.450   115.966    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.273   116.239    
                         clock uncertainty           -0.035   116.204    
    SLICE_X15Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.845    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.845    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                106.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.186ns (21.074%)  route 0.697ns (78.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         0.451     2.100    sm/D_states_q[5]
    SLICE_X15Y3          LUT6 (Prop_lut6_I3_O)        0.045     2.145 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.246     2.391    fifo_reset_cond/AS[0]
    SLICE_X15Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.836     2.026    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X15Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.431    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.186ns (21.074%)  route 0.697ns (78.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         0.451     2.100    sm/D_states_q[5]
    SLICE_X15Y3          LUT6 (Prop_lut6_I3_O)        0.045     2.145 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.246     2.391    fifo_reset_cond/AS[0]
    SLICE_X15Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.836     2.026    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X15Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.431    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.186ns (21.074%)  route 0.697ns (78.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         0.451     2.100    sm/D_states_q[5]
    SLICE_X15Y3          LUT6 (Prop_lut6_I3_O)        0.045     2.145 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.246     2.391    fifo_reset_cond/AS[0]
    SLICE_X15Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.836     2.026    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X15Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.431    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.186ns (21.074%)  route 0.697ns (78.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         0.451     2.100    sm/D_states_q[5]
    SLICE_X15Y3          LUT6 (Prop_lut6_I3_O)        0.045     2.145 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.246     2.391    fifo_reset_cond/AS[0]
    SLICE_X15Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.836     2.026    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X15Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.431    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.961    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.830ns  (logic 11.887ns (32.274%)  route 24.944ns (67.726%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=3 LUT4=1 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X59Y8          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.570     7.247    L_reg/M_sm_pac[7]
    SLICE_X54Y11         LUT5 (Prop_lut5_I0_O)        0.146     7.393 r  L_reg/L_5f5dcfd3_remainder0_carry_i_27/O
                         net (fo=1, routed)           1.102     8.495    L_reg/L_5f5dcfd3_remainder0_carry_i_27_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.328     8.823 f  L_reg/L_5f5dcfd3_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.915     9.738    L_reg/L_5f5dcfd3_remainder0_carry_i_13_n_0
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.150     9.888 f  L_reg/L_5f5dcfd3_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.290    10.177    L_reg/L_5f5dcfd3_remainder0_carry_i_15_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.348    10.525 r  L_reg/L_5f5dcfd3_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.137    11.663    L_reg/L_5f5dcfd3_remainder0_carry_i_8_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  L_reg/L_5f5dcfd3_remainder0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.787    aseg_driver/decimal_renderer/i__carry_i_6__2[3]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.188 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.188    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.522 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.433    13.955    L_reg/L_5f5dcfd3_remainder0[5]
    SLICE_X59Y10         LUT3 (Prop_lut3_I2_O)        0.303    14.258 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.043    15.301    L_reg/i__carry__0_i_18_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.124    15.425 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.452    15.877    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y8          LUT5 (Prop_lut5_I3_O)        0.150    16.027 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.047    17.074    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I4_O)        0.354    17.428 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    18.273    L_reg/i__carry_i_19_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I0_O)        0.356    18.629 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.841    19.471    L_reg/i__carry_i_11_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I1_O)        0.348    19.819 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.466    20.285    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.792 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.906 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.906    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.145 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.052    22.197    L_reg/L_5f5dcfd3_remainder0_inferred__1/i__carry__2[2]
    SLICE_X59Y12         LUT5 (Prop_lut5_I1_O)        0.302    22.499 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.685    23.184    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.124    23.308 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.048    24.356    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y10         LUT2 (Prop_lut2_I0_O)        0.124    24.480 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.010    25.489    L_reg/i__carry_i_13_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.152    25.641 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.821    26.462    L_reg/i__carry_i_23_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.326    26.788 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.456    27.244    L_reg/i__carry_i_13_n_0
    SLICE_X62Y12         LUT3 (Prop_lut3_I1_O)        0.150    27.394 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.844    28.238    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.326    28.564 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.564    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.114 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.114    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.228 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.228    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.342 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.342    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.564 f  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.388    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y13         LUT6 (Prop_lut6_I5_O)        0.299    30.687 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    31.139    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.124    31.263 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.040    32.303    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I2_O)        0.124    32.427 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.578    33.005    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I5_O)        0.124    33.129 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.102    34.231    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I0_O)        0.152    34.383 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.890    38.273    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    42.051 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.051    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.305ns  (logic 11.649ns (32.087%)  route 24.656ns (67.913%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=3 LUT4=1 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X59Y8          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.570     7.247    L_reg/M_sm_pac[7]
    SLICE_X54Y11         LUT5 (Prop_lut5_I0_O)        0.146     7.393 r  L_reg/L_5f5dcfd3_remainder0_carry_i_27/O
                         net (fo=1, routed)           1.102     8.495    L_reg/L_5f5dcfd3_remainder0_carry_i_27_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.328     8.823 f  L_reg/L_5f5dcfd3_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.915     9.738    L_reg/L_5f5dcfd3_remainder0_carry_i_13_n_0
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.150     9.888 f  L_reg/L_5f5dcfd3_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.290    10.177    L_reg/L_5f5dcfd3_remainder0_carry_i_15_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.348    10.525 r  L_reg/L_5f5dcfd3_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.137    11.663    L_reg/L_5f5dcfd3_remainder0_carry_i_8_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  L_reg/L_5f5dcfd3_remainder0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.787    aseg_driver/decimal_renderer/i__carry_i_6__2[3]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.188 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.188    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.522 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.433    13.955    L_reg/L_5f5dcfd3_remainder0[5]
    SLICE_X59Y10         LUT3 (Prop_lut3_I2_O)        0.303    14.258 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.043    15.301    L_reg/i__carry__0_i_18_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.124    15.425 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.452    15.877    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y8          LUT5 (Prop_lut5_I3_O)        0.150    16.027 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.047    17.074    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I4_O)        0.354    17.428 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    18.273    L_reg/i__carry_i_19_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I0_O)        0.356    18.629 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.841    19.471    L_reg/i__carry_i_11_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I1_O)        0.348    19.819 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.466    20.285    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.792 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.906 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.906    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.145 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.052    22.197    L_reg/L_5f5dcfd3_remainder0_inferred__1/i__carry__2[2]
    SLICE_X59Y12         LUT5 (Prop_lut5_I1_O)        0.302    22.499 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.685    23.184    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.124    23.308 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.048    24.356    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y10         LUT2 (Prop_lut2_I0_O)        0.124    24.480 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.010    25.489    L_reg/i__carry_i_13_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.152    25.641 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.821    26.462    L_reg/i__carry_i_23_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.326    26.788 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.456    27.244    L_reg/i__carry_i_13_n_0
    SLICE_X62Y12         LUT3 (Prop_lut3_I1_O)        0.150    27.394 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.844    28.238    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.326    28.564 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.564    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.114 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.114    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.228 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.228    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.342 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.342    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.564 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.388    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y13         LUT6 (Prop_lut6_I5_O)        0.299    30.687 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    31.139    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.124    31.263 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.040    32.303    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I2_O)        0.124    32.427 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.578    33.005    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I5_O)        0.124    33.129 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.102    34.231    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I1_O)        0.124    34.355 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.602    37.958    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.526 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.526    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.802ns  (logic 11.654ns (32.552%)  route 24.148ns (67.448%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X59Y8          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.570     7.247    L_reg/M_sm_pac[7]
    SLICE_X54Y11         LUT5 (Prop_lut5_I0_O)        0.146     7.393 r  L_reg/L_5f5dcfd3_remainder0_carry_i_27/O
                         net (fo=1, routed)           1.102     8.495    L_reg/L_5f5dcfd3_remainder0_carry_i_27_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.328     8.823 f  L_reg/L_5f5dcfd3_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.915     9.738    L_reg/L_5f5dcfd3_remainder0_carry_i_13_n_0
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.150     9.888 f  L_reg/L_5f5dcfd3_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.290    10.177    L_reg/L_5f5dcfd3_remainder0_carry_i_15_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.348    10.525 r  L_reg/L_5f5dcfd3_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.137    11.663    L_reg/L_5f5dcfd3_remainder0_carry_i_8_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  L_reg/L_5f5dcfd3_remainder0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.787    aseg_driver/decimal_renderer/i__carry_i_6__2[3]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.188 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.188    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.522 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.433    13.955    L_reg/L_5f5dcfd3_remainder0[5]
    SLICE_X59Y10         LUT3 (Prop_lut3_I2_O)        0.303    14.258 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.043    15.301    L_reg/i__carry__0_i_18_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.124    15.425 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.452    15.877    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y8          LUT5 (Prop_lut5_I3_O)        0.150    16.027 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.047    17.074    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I4_O)        0.354    17.428 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    18.273    L_reg/i__carry_i_19_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I0_O)        0.356    18.629 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.841    19.471    L_reg/i__carry_i_11_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I1_O)        0.348    19.819 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.466    20.285    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.792 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.906 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.906    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.145 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.052    22.197    L_reg/L_5f5dcfd3_remainder0_inferred__1/i__carry__2[2]
    SLICE_X59Y12         LUT5 (Prop_lut5_I1_O)        0.302    22.499 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.685    23.184    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.124    23.308 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.048    24.356    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y10         LUT2 (Prop_lut2_I0_O)        0.124    24.480 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.010    25.489    L_reg/i__carry_i_13_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.152    25.641 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.821    26.462    L_reg/i__carry_i_23_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.326    26.788 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.456    27.244    L_reg/i__carry_i_13_n_0
    SLICE_X62Y12         LUT3 (Prop_lut3_I1_O)        0.150    27.394 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.844    28.238    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.326    28.564 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.564    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.114 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.114    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.228 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.228    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.342 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.342    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.564 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.388    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y13         LUT6 (Prop_lut6_I5_O)        0.299    30.687 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    31.139    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.124    31.263 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.040    32.303    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I2_O)        0.124    32.427 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.578    33.005    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I5_O)        0.124    33.129 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.710    33.839    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.124    33.963 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.486    37.449    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.022 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.022    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.601ns  (logic 11.802ns (33.151%)  route 23.799ns (66.849%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=12, routed)          1.544     7.155    L_reg/M_sm_timer[10]
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.124     7.279 r  L_reg/L_5f5dcfd3_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.023     8.303    L_reg/L_5f5dcfd3_remainder0_carry_i_21__1_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.427 f  L_reg/L_5f5dcfd3_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.692     9.119    L_reg/L_5f5dcfd3_remainder0_carry_i_18__1_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.150     9.269 f  L_reg/L_5f5dcfd3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.834    10.102    L_reg/L_5f5dcfd3_remainder0_carry_i_20__1_n_0
    SLICE_X60Y5          LUT5 (Prop_lut5_I4_O)        0.354    10.456 r  L_reg/L_5f5dcfd3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.297    L_reg/L_5f5dcfd3_remainder0_carry_i_10__1_n_0
    SLICE_X61Y4          LUT4 (Prop_lut4_I1_O)        0.328    11.625 r  L_reg/L_5f5dcfd3_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.625    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.175 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.175    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.397 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.395    13.793    L_reg/L_5f5dcfd3_remainder0_3[4]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.325    14.118 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.717    14.835    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I4_O)        0.328    15.163 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.948    16.111    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I3_O)        0.152    16.263 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.760    17.022    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y2          LUT5 (Prop_lut5_I4_O)        0.320    17.342 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.858    18.201    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I0_O)        0.352    18.553 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.824    19.376    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.702 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.479    20.181    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.688 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.688    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.802 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.802    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.136 f  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.842    21.978    L_reg/L_5f5dcfd3_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.281 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.430    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.554 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.000    23.554    L_reg/i__carry_i_14__1_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I0_O)        0.124    23.678 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    24.354    L_reg/i__carry_i_25__3_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I0_O)        0.124    24.478 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.718    25.195    L_reg/i__carry_i_20__3_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.319 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.969    26.288    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y0          LUT3 (Prop_lut3_I1_O)        0.152    26.440 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.611    27.051    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X60Y0          LUT5 (Prop_lut5_I0_O)        0.326    27.377 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.377    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.910 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.910    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.027 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.027    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.246 f  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.103    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.295    29.398 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.306    29.704    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I1_O)        0.124    29.828 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.008    30.836    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    30.960 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.433    31.393    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I5_O)        0.124    31.517 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.223    32.740    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y18         LUT4 (Prop_lut4_I0_O)        0.150    32.890 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.093    36.983    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    40.756 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.756    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.290ns  (logic 11.813ns (33.475%)  route 23.476ns (66.525%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=3 LUT4=1 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X59Y8          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.570     7.247    L_reg/M_sm_pac[7]
    SLICE_X54Y11         LUT5 (Prop_lut5_I0_O)        0.146     7.393 r  L_reg/L_5f5dcfd3_remainder0_carry_i_27/O
                         net (fo=1, routed)           1.102     8.495    L_reg/L_5f5dcfd3_remainder0_carry_i_27_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.328     8.823 f  L_reg/L_5f5dcfd3_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.915     9.738    L_reg/L_5f5dcfd3_remainder0_carry_i_13_n_0
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.150     9.888 f  L_reg/L_5f5dcfd3_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.290    10.177    L_reg/L_5f5dcfd3_remainder0_carry_i_15_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.348    10.525 r  L_reg/L_5f5dcfd3_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.137    11.663    L_reg/L_5f5dcfd3_remainder0_carry_i_8_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  L_reg/L_5f5dcfd3_remainder0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.787    aseg_driver/decimal_renderer/i__carry_i_6__2[3]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.188 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.188    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.522 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.433    13.955    L_reg/L_5f5dcfd3_remainder0[5]
    SLICE_X59Y10         LUT3 (Prop_lut3_I2_O)        0.303    14.258 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.043    15.301    L_reg/i__carry__0_i_18_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.124    15.425 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.452    15.877    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y8          LUT5 (Prop_lut5_I3_O)        0.150    16.027 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.047    17.074    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I4_O)        0.354    17.428 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    18.273    L_reg/i__carry_i_19_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I0_O)        0.356    18.629 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.841    19.471    L_reg/i__carry_i_11_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I1_O)        0.348    19.819 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.466    20.285    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.792 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.906 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.906    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.145 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.052    22.197    L_reg/L_5f5dcfd3_remainder0_inferred__1/i__carry__2[2]
    SLICE_X59Y12         LUT5 (Prop_lut5_I1_O)        0.302    22.499 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.685    23.184    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.124    23.308 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.048    24.356    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y10         LUT2 (Prop_lut2_I0_O)        0.124    24.480 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.010    25.489    L_reg/i__carry_i_13_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.152    25.641 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.821    26.462    L_reg/i__carry_i_23_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.326    26.788 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.456    27.244    L_reg/i__carry_i_13_n_0
    SLICE_X62Y12         LUT3 (Prop_lut3_I1_O)        0.150    27.394 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.844    28.238    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.326    28.564 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.564    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.114 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.114    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.228 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.228    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.342 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.342    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.564 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.388    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y13         LUT6 (Prop_lut6_I5_O)        0.299    30.687 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    31.139    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.124    31.263 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.040    32.303    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I2_O)        0.124    32.427 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.578    33.005    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I5_O)        0.124    33.129 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.863    33.992    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y16         LUT4 (Prop_lut4_I0_O)        0.116    34.108 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.662    36.770    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.740    40.510 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.510    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.345ns  (logic 11.559ns (32.702%)  route 23.787ns (67.298%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=12, routed)          1.544     7.155    L_reg/M_sm_timer[10]
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.124     7.279 r  L_reg/L_5f5dcfd3_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.023     8.303    L_reg/L_5f5dcfd3_remainder0_carry_i_21__1_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.427 f  L_reg/L_5f5dcfd3_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.692     9.119    L_reg/L_5f5dcfd3_remainder0_carry_i_18__1_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.150     9.269 f  L_reg/L_5f5dcfd3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.834    10.102    L_reg/L_5f5dcfd3_remainder0_carry_i_20__1_n_0
    SLICE_X60Y5          LUT5 (Prop_lut5_I4_O)        0.354    10.456 r  L_reg/L_5f5dcfd3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.297    L_reg/L_5f5dcfd3_remainder0_carry_i_10__1_n_0
    SLICE_X61Y4          LUT4 (Prop_lut4_I1_O)        0.328    11.625 r  L_reg/L_5f5dcfd3_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.625    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.175 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.175    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.397 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.395    13.793    L_reg/L_5f5dcfd3_remainder0_3[4]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.325    14.118 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.717    14.835    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I4_O)        0.328    15.163 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.948    16.111    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I3_O)        0.152    16.263 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.760    17.022    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y2          LUT5 (Prop_lut5_I4_O)        0.320    17.342 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.858    18.201    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I0_O)        0.352    18.553 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.824    19.376    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.702 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.479    20.181    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.688 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.688    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.802 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.802    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.136 f  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.842    21.978    L_reg/L_5f5dcfd3_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.281 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.430    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.554 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.000    23.554    L_reg/i__carry_i_14__1_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I0_O)        0.124    23.678 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    24.354    L_reg/i__carry_i_25__3_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I0_O)        0.124    24.478 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.718    25.195    L_reg/i__carry_i_20__3_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.319 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.969    26.288    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y0          LUT3 (Prop_lut3_I1_O)        0.152    26.440 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.611    27.051    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X60Y0          LUT5 (Prop_lut5_I0_O)        0.326    27.377 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.377    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.910 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.910    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.027 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.027    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.246 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.103    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.295    29.398 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.306    29.704    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I1_O)        0.124    29.828 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.008    30.836    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    30.960 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.433    31.393    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I5_O)        0.124    31.517 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.374    32.891    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y18         LUT4 (Prop_lut4_I0_O)        0.124    33.015 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.930    36.945    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.501 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.501    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.284ns  (logic 11.790ns (33.414%)  route 23.494ns (66.586%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=12, routed)          1.544     7.155    L_reg/M_sm_timer[10]
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.124     7.279 r  L_reg/L_5f5dcfd3_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.023     8.303    L_reg/L_5f5dcfd3_remainder0_carry_i_21__1_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.427 f  L_reg/L_5f5dcfd3_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.692     9.119    L_reg/L_5f5dcfd3_remainder0_carry_i_18__1_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.150     9.269 f  L_reg/L_5f5dcfd3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.834    10.102    L_reg/L_5f5dcfd3_remainder0_carry_i_20__1_n_0
    SLICE_X60Y5          LUT5 (Prop_lut5_I4_O)        0.354    10.456 r  L_reg/L_5f5dcfd3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.297    L_reg/L_5f5dcfd3_remainder0_carry_i_10__1_n_0
    SLICE_X61Y4          LUT4 (Prop_lut4_I1_O)        0.328    11.625 r  L_reg/L_5f5dcfd3_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.625    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.175 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.175    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.397 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.395    13.793    L_reg/L_5f5dcfd3_remainder0_3[4]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.325    14.118 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.717    14.835    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I4_O)        0.328    15.163 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.948    16.111    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I3_O)        0.152    16.263 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.760    17.022    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y2          LUT5 (Prop_lut5_I4_O)        0.320    17.342 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.858    18.201    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I0_O)        0.352    18.553 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.824    19.376    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.702 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.479    20.181    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.688 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.688    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.802 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.802    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.136 f  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.842    21.978    L_reg/L_5f5dcfd3_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.281 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.430    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.554 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.000    23.554    L_reg/i__carry_i_14__1_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I0_O)        0.124    23.678 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    24.354    L_reg/i__carry_i_25__3_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I0_O)        0.124    24.478 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.718    25.195    L_reg/i__carry_i_20__3_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.319 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.969    26.288    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y0          LUT3 (Prop_lut3_I1_O)        0.152    26.440 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.611    27.051    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X60Y0          LUT5 (Prop_lut5_I0_O)        0.326    27.377 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.377    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.910 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.910    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.027 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.027    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.246 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.103    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.295    29.398 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.306    29.704    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I1_O)        0.124    29.828 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.008    30.836    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    30.960 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.433    31.393    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I5_O)        0.124    31.517 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.225    32.742    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.148    32.890 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.786    36.676    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    40.439 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.439    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.276ns  (logic 11.556ns (32.759%)  route 23.720ns (67.241%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=7 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=12, routed)          1.544     7.155    L_reg/M_sm_timer[10]
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.124     7.279 r  L_reg/L_5f5dcfd3_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.023     8.303    L_reg/L_5f5dcfd3_remainder0_carry_i_21__1_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.427 f  L_reg/L_5f5dcfd3_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.692     9.119    L_reg/L_5f5dcfd3_remainder0_carry_i_18__1_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.150     9.269 f  L_reg/L_5f5dcfd3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.834    10.102    L_reg/L_5f5dcfd3_remainder0_carry_i_20__1_n_0
    SLICE_X60Y5          LUT5 (Prop_lut5_I4_O)        0.354    10.456 r  L_reg/L_5f5dcfd3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.297    L_reg/L_5f5dcfd3_remainder0_carry_i_10__1_n_0
    SLICE_X61Y4          LUT4 (Prop_lut4_I1_O)        0.328    11.625 r  L_reg/L_5f5dcfd3_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.625    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.175 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.175    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.397 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.395    13.793    L_reg/L_5f5dcfd3_remainder0_3[4]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.325    14.118 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.717    14.835    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I4_O)        0.328    15.163 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.948    16.111    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I3_O)        0.152    16.263 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.760    17.022    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y2          LUT5 (Prop_lut5_I4_O)        0.320    17.342 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.858    18.201    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I0_O)        0.352    18.553 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.824    19.376    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.702 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.479    20.181    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.688 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.688    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.802 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.802    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.136 f  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.842    21.978    L_reg/L_5f5dcfd3_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.281 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.430    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.554 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.000    23.554    L_reg/i__carry_i_14__1_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I0_O)        0.124    23.678 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    24.354    L_reg/i__carry_i_25__3_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I0_O)        0.124    24.478 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.718    25.195    L_reg/i__carry_i_20__3_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.319 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.969    26.288    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y0          LUT3 (Prop_lut3_I1_O)        0.152    26.440 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.611    27.051    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X60Y0          LUT5 (Prop_lut5_I0_O)        0.326    27.377 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.377    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.910 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.910    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.027 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.027    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.246 r  timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.103    timerseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.295    29.398 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.306    29.704    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I1_O)        0.124    29.828 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.008    30.836    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    30.960 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.433    31.393    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I5_O)        0.124    31.517 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.360    32.877    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y18         LUT3 (Prop_lut3_I0_O)        0.124    33.001 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.877    36.878    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.432 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.432    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.144ns  (logic 11.862ns (33.752%)  route 23.282ns (66.248%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=3 LUT4=1 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X59Y8          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.570     7.247    L_reg/M_sm_pac[7]
    SLICE_X54Y11         LUT5 (Prop_lut5_I0_O)        0.146     7.393 r  L_reg/L_5f5dcfd3_remainder0_carry_i_27/O
                         net (fo=1, routed)           1.102     8.495    L_reg/L_5f5dcfd3_remainder0_carry_i_27_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.328     8.823 f  L_reg/L_5f5dcfd3_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.915     9.738    L_reg/L_5f5dcfd3_remainder0_carry_i_13_n_0
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.150     9.888 f  L_reg/L_5f5dcfd3_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.290    10.177    L_reg/L_5f5dcfd3_remainder0_carry_i_15_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.348    10.525 r  L_reg/L_5f5dcfd3_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.137    11.663    L_reg/L_5f5dcfd3_remainder0_carry_i_8_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  L_reg/L_5f5dcfd3_remainder0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.787    aseg_driver/decimal_renderer/i__carry_i_6__2[3]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.188 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.188    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.522 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.433    13.955    L_reg/L_5f5dcfd3_remainder0[5]
    SLICE_X59Y10         LUT3 (Prop_lut3_I2_O)        0.303    14.258 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.043    15.301    L_reg/i__carry__0_i_18_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.124    15.425 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.452    15.877    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y8          LUT5 (Prop_lut5_I3_O)        0.150    16.027 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.047    17.074    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I4_O)        0.354    17.428 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    18.273    L_reg/i__carry_i_19_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I0_O)        0.356    18.629 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.841    19.471    L_reg/i__carry_i_11_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I1_O)        0.348    19.819 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.466    20.285    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.792 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.906 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.906    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.145 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.052    22.197    L_reg/L_5f5dcfd3_remainder0_inferred__1/i__carry__2[2]
    SLICE_X59Y12         LUT5 (Prop_lut5_I1_O)        0.302    22.499 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.685    23.184    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.124    23.308 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.048    24.356    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y10         LUT2 (Prop_lut2_I0_O)        0.124    24.480 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.010    25.489    L_reg/i__carry_i_13_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.152    25.641 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.821    26.462    L_reg/i__carry_i_23_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.326    26.788 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.456    27.244    L_reg/i__carry_i_13_n_0
    SLICE_X62Y12         LUT3 (Prop_lut3_I1_O)        0.150    27.394 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.844    28.238    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.326    28.564 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.564    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.114 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.114    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.228 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.228    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.342 r  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.342    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.564 f  aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.388    aseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y13         LUT6 (Prop_lut6_I5_O)        0.299    30.687 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    31.139    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.124    31.263 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.026    32.289    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I1_O)        0.124    32.413 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.303    32.716    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I5_O)        0.124    32.840 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.129    33.969    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y16         LUT4 (Prop_lut4_I3_O)        0.152    34.121 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.490    36.611    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.753    40.364 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.364    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.119ns  (logic 11.751ns (33.461%)  route 23.368ns (66.539%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X60Y6          FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDRE (Prop_fdre_C_Q)         0.518     5.739 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.653     7.393    L_reg/M_sm_pbc[4]
    SLICE_X56Y16         LUT2 (Prop_lut2_I1_O)        0.124     7.517 f  L_reg/L_5f5dcfd3_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.689     8.206    L_reg/L_5f5dcfd3_remainder0_carry_i_25__0_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.330 f  L_reg/L_5f5dcfd3_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.481     9.811    L_reg/L_5f5dcfd3_remainder0_carry_i_12__0_n_0
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.152     9.963 f  L_reg/L_5f5dcfd3_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.647    L_reg/L_5f5dcfd3_remainder0_carry_i_20__0_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.374    11.021 r  L_reg/L_5f5dcfd3_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.719    11.740    L_reg/L_5f5dcfd3_remainder0_carry_i_10__0_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.328    12.068 r  L_reg/L_5f5dcfd3_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.068    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.618 r  bseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.618    bseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.931 f  bseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.211    14.142    L_reg/L_5f5dcfd3_remainder0_1[7]
    SLICE_X56Y18         LUT5 (Prop_lut5_I2_O)        0.306    14.448 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.996    15.444    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.568 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.831    16.399    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.124    16.523 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.048    17.572    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X56Y19         LUT3 (Prop_lut3_I2_O)        0.146    17.718 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.678    18.396    L_reg/i__carry_i_20__2_n_0
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.354    18.750 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.645    19.395    L_reg/i__carry_i_11__1_n_0
    SLICE_X59Y18         LUT2 (Prop_lut2_I1_O)        0.348    19.743 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.554    20.298    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X57Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.805 r  bseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.805    bseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.919 r  bseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.919    bseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.141 r  bseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.055    22.195    L_reg/L_5f5dcfd3_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.299    22.494 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.158    22.652    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.124    22.776 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.308    24.084    bseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.208 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.857    25.065    L_reg/i__carry_i_13__1_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I1_O)        0.152    25.217 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.829    26.046    L_reg/i__carry_i_18__1_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I5_O)        0.326    26.372 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.445    26.817    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.150    26.967 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.801    27.768    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X59Y19         LUT5 (Prop_lut5_I0_O)        0.326    28.094 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.094    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.644 r  bseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.644    bseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.758 r  bseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.758    bseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.872 r  bseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.872    bseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.094 r  bseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.922    bseg_driver/decimal_renderer/L_5f5dcfd3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.299    30.221 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.810    31.031    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I1_O)        0.124    31.155 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.816    31.970    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124    32.094 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.591    32.685    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124    32.809 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.422    34.231    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y34         LUT4 (Prop_lut4_I1_O)        0.154    34.385 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.258    36.643    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    40.341 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.341    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.418ns (63.644%)  route 0.810ns (36.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.810     2.455    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.277     3.732 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.732    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.407ns (63.158%)  route 0.821ns (36.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.821     2.467    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.733 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.733    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.433ns (63.801%)  route 0.813ns (36.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.813     2.482    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.751 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.751    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.433ns (64.430%)  route 0.791ns (35.570%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.587     1.531    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.672 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.428     2.100    bseg_driver/ctr/S[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.145 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.363     2.508    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.755 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.755    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.430ns (63.362%)  route 0.827ns (36.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X40Y11         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.827     2.473    mattop_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         1.289     3.762 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.762    mattop[1]
    N6                                                                r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.431ns (63.065%)  route 0.838ns (36.935%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.587     1.531    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.424     2.096    bseg_driver/ctr/S[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.045     2.141 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.555    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.800 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.800    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.432ns (62.384%)  route 0.864ns (37.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X30Y11         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.864     2.532    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.801 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.801    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.480ns (63.614%)  route 0.846ns (36.386%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.587     1.531    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.428     2.100    bseg_driver/ctr/S[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.048     2.148 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.566    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.291     3.857 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.857    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.462ns (62.738%)  route 0.868ns (37.262%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.587     1.531    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.672 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.424     2.096    bseg_driver/ctr/S[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.048     2.144 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.444     2.588    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.273     3.860 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.860    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.420ns (59.069%)  route 0.984ns (40.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X31Y11         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.984     2.630    matlat_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.279     3.909 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.909    matlat
    R6                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.429ns  (logic 1.643ns (30.263%)  route 3.786ns (69.737%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.815     4.334    reset_cond/butt_reset_IBUF
    SLICE_X54Y8          LUT1 (Prop_lut1_I0_O)        0.124     4.458 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.970     5.429    reset_cond/M_reset_cond_in
    SLICE_X60Y5          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.518     4.923    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y5          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.429ns  (logic 1.643ns (30.263%)  route 3.786ns (69.737%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.815     4.334    reset_cond/butt_reset_IBUF
    SLICE_X54Y8          LUT1 (Prop_lut1_I0_O)        0.124     4.458 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.970     5.429    reset_cond/M_reset_cond_in
    SLICE_X60Y5          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.518     4.923    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y5          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.401ns  (logic 1.643ns (30.416%)  route 3.758ns (69.584%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.815     4.334    reset_cond/butt_reset_IBUF
    SLICE_X54Y8          LUT1 (Prop_lut1_I0_O)        0.124     4.458 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.943     5.401    reset_cond/M_reset_cond_in
    SLICE_X48Y10         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.449     4.854    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y10         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.122ns  (logic 1.643ns (32.077%)  route 3.479ns (67.923%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.815     4.334    reset_cond/butt_reset_IBUF
    SLICE_X54Y8          LUT1 (Prop_lut1_I0_O)        0.124     4.458 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.663     5.122    reset_cond/M_reset_cond_in
    SLICE_X52Y7          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.451     4.856    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y7          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.224ns  (logic 1.641ns (38.862%)  route 2.582ns (61.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.582     4.100    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X31Y1          LUT1 (Prop_lut1_I0_O)        0.124     4.224 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.224    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X31Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.446     4.851    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X31Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_731343330[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.758ns  (logic 1.639ns (43.605%)  route 2.119ns (56.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.119     3.634    forLoop_idx_0_731343330[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.758 r  forLoop_idx_0_731343330[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.758    forLoop_idx_0_731343330[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_731343330[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.428     4.833    forLoop_idx_0_731343330[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_731343330[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.709ns  (logic 1.630ns (43.959%)  route 2.078ns (56.041%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.585    forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y18         LUT1 (Prop_lut1_I0_O)        0.124     3.709 r  forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.709    forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X33Y18         FDRE                                         r  forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.435     4.840    forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1581475322[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.610ns  (logic 1.658ns (45.941%)  route 1.951ns (54.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.951     3.486    forLoop_idx_0_1581475322[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.610 r  forLoop_idx_0_1581475322[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.610    forLoop_idx_0_1581475322[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X30Y23         FDRE                                         r  forLoop_idx_0_1581475322[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.430     4.835    forLoop_idx_0_1581475322[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  forLoop_idx_0_1581475322[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1581475322[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.604ns  (logic 1.653ns (45.861%)  route 1.951ns (54.139%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.951     3.480    forLoop_idx_0_1581475322[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.604 r  forLoop_idx_0_1581475322[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.604    forLoop_idx_0_1581475322[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y22         FDRE                                         r  forLoop_idx_0_1581475322[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.431     4.836    forLoop_idx_0_1581475322[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  forLoop_idx_0_1581475322[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_731343330[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.142ns  (logic 1.640ns (52.192%)  route 1.502ns (47.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.502     3.018    forLoop_idx_0_731343330[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X10Y18         LUT1 (Prop_lut1_I0_O)        0.124     3.142 r  forLoop_idx_0_731343330[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.142    forLoop_idx_0_731343330[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X10Y18         FDRE                                         r  forLoop_idx_0_731343330[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.441     4.846    forLoop_idx_0_731343330[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  forLoop_idx_0_731343330[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1581475322[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.313ns (34.082%)  route 0.605ns (65.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.605     0.873    forLoop_idx_0_1581475322[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X10Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.918 r  forLoop_idx_0_1581475322[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.918    forLoop_idx_0_1581475322[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X10Y18         FDRE                                         r  forLoop_idx_0_1581475322[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.827     2.017    forLoop_idx_0_1581475322[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  forLoop_idx_0_1581475322[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_731343330[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.329ns (35.035%)  route 0.609ns (64.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.609     0.893    forLoop_idx_0_731343330[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X10Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.938 r  forLoop_idx_0_731343330[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.938    forLoop_idx_0_731343330[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X10Y18         FDRE                                         r  forLoop_idx_0_731343330[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.827     2.017    forLoop_idx_0_731343330[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  forLoop_idx_0_731343330[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1581475322[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.341ns (28.479%)  route 0.857ns (71.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.857     1.154    forLoop_idx_0_1581475322[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.199 r  forLoop_idx_0_1581475322[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.199    forLoop_idx_0_1581475322[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y22         FDRE                                         r  forLoop_idx_0_1581475322[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.819     2.009    forLoop_idx_0_1581475322[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  forLoop_idx_0_1581475322[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1581475322[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.347ns (28.793%)  route 0.857ns (71.207%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.857     1.159    forLoop_idx_0_1581475322[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.204 r  forLoop_idx_0_1581475322[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.204    forLoop_idx_0_1581475322[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X30Y23         FDRE                                         r  forLoop_idx_0_1581475322[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.817     2.007    forLoop_idx_0_1581475322[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  forLoop_idx_0_1581475322[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.319ns (26.089%)  route 0.903ns (73.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.903     1.177    forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.222 r  forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.222    forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X33Y18         FDRE                                         r  forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.823     2.013    forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  forLoop_idx_0_1581475322[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_731343330[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.297ns  (logic 0.327ns (25.211%)  route 0.970ns (74.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.970     1.252    forLoop_idx_0_731343330[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.297 r  forLoop_idx_0_731343330[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.297    forLoop_idx_0_731343330[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_731343330[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.816     2.006    forLoop_idx_0_731343330[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_731343330[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.473ns  (logic 0.330ns (22.393%)  route 1.143ns (77.607%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.428    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X31Y1          LUT1 (Prop_lut1_I0_O)        0.045     1.473 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.473    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X31Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X31Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.903ns  (logic 0.331ns (17.410%)  route 1.572ns (82.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.317     1.604    reset_cond/butt_reset_IBUF
    SLICE_X54Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.649 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.254     1.903    reset_cond/M_reset_cond_in
    SLICE_X52Y7          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.836     2.026    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y7          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.017ns  (logic 0.331ns (16.428%)  route 1.685ns (83.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.317     1.604    reset_cond/butt_reset_IBUF
    SLICE_X54Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.649 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.368     2.017    reset_cond/M_reset_cond_in
    SLICE_X48Y10         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y10         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.331ns (16.201%)  route 1.714ns (83.799%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.317     1.604    reset_cond/butt_reset_IBUF
    SLICE_X54Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.649 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.396     2.045    reset_cond/M_reset_cond_in
    SLICE_X60Y5          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y5          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





