69|9643|Public
5000|$|... is {{the total}} input power on short circuit is the line voltage on short circuit is the line current on short circuit is the <b>short</b> <b>circuit</b> <b>power</b> factor ...|$|E
40|$|The article {{deals with}} {{asymmetry}} in three phase systems and its relations to single-phase load and <b>short</b> <b>circuit</b> <b>power.</b> A ratio is derived between {{the coefficient of}} the voltage asymmetry u, the single-phase load S 1 f and the three-phase <b>short</b> <b>circuit</b> <b>power.</b> Further is shown an idea to investigate <b>short</b> <b>circuit</b> <b>power</b> from measured values of u and S 1 f. The results of verification measurement which {{was carried out in}} a traction transformer substation of electric railways 25 kV; 50 Hz of the Czech railways are mentioned in the article too. Analizowano asymetrię sieci trójfazowej i jej związek z obciążeniem jednofazowym i mocą zwarciową. Określono relację między współczynnikiem asymetrii i obciążeniem jednofazowym. Web of Science 88826526...|$|E
40|$|We {{present a}} {{framework}} for combining Voltage Scaling (VS) and Gate Sizing (GS) techniques for power optimizations. We introduce a fast heuristic for choosing gates for sizing and voltage scaling such that the total power is minimized under delay constraints. We also use a more accurate estimate for determining the power dissipation of the circuit by {{taking into account the}} <b>short</b> <b>circuit</b> <b>power</b> along with the dynamic power. A better model of the <b>short</b> <b>circuit</b> <b>power</b> is used which takes into account the load capacitance of the gates. Our results show that the combination of VS and GS perform better than the techniques applied in isolation. An average power reduction of 73 % is obtained when decisions are taken assuming dynamic power only. In contrast, average power reduction is 77 % when decisons include the <b>short</b> <b>circuit</b> <b>power</b> dissipation. 1 Introduction Advances in semiconductor technologies have led to chips with millions of transistors. As circuit density and speed increases, [...] ...|$|E
3000|$|... (ii)Fault diagnosis: the {{detection}} of network faults is implemented by the behavioral model. The model is able to detect and signal bus line <b>short</b> <b>circuits</b> and <b>power</b> supplies failures.|$|R
50|$|In mains <b>circuits,</b> <b>short</b> <b>circuits</b> {{may occur}} between two phases, between a phase and neutral or between a phase and earth (ground). Such <b>short</b> <b>circuits</b> {{are likely to}} result in a very high current and {{therefore}} quickly trigger an overcurrent protection device. However, it is possible for <b>short</b> <b>circuits</b> to arise between neutral and earth conductors, and between two conductors of the same phase. Such <b>short</b> <b>circuits</b> can be dangerous, particularly as they may not immediately result in a large current and are therefore less likely to be detected. Possible effects include unexpected energisation of a circuit presumed to be isolated. To help reduce the negative effects of <b>short</b> <b>circuits,</b> <b>power</b> distribution transformers are deliberately designed to have a certain amount of leakage reactance. The leakage reactance (usually about 5 to 10% of the full load impedance) helps limit both the magnitude and rate of rise of the fault current.|$|R
40|$|Abstract. The growing of {{the single}} powers {{generator}} and installed powers generating nodes drives to unceasing growing level current of the <b>short</b> <b>circuit</b> in <b>power</b> electrical systems, nodes {{with the result that}} grow worse the condition of the work installed the electrical equipment and reliability of their operation falls. Analysis of the influence level of the <b>short</b> <b>circuit</b> current is studied in the article on reliability of the breakers...|$|R
40|$|The resistive-capacitive {{behavior}} of long interconnects which {{are driven by}} CMOS gates is analyzed in this paper. The analysis {{is based on the}} p-model of an RC load and is developed for submicron devices. Accurate and analytical expressions for the output voltage waveform, the propagation delay and the <b>short</b> <b>circuit</b> <b>power</b> dissipation are derived by solving the system of differential equations which describe the {{behavior of}} the circuit. The effect of the coupling capacitance between input and output and that of short circuit current are also incorporated in the proposed model. The calculated propagation delay and <b>short</b> <b>circuit</b> <b>power</b> dissipation are in very good agreement with SPICE simulations...|$|E
40|$|Abstract—The resistive-inductive-capacitive {{behavior}} of long interconnects which {{are driven by}} CMOS gates are presented in this paper. The analysis {{is based on the}} π-model of a RLC load and is developed for submicron devices. Accurate and analytical expressions for the output load voltage, the propagation delay and the <b>short</b> <b>circuit</b> <b>power</b> dissipation have been proposed after solving a system of differential equations which accurately describe the {{behavior of}} the circuit. The effect of coupling capacitance between input and output and the short circuit current on these performance parameters are also incorporated in the proposed model. The estimated proposed delay and <b>short</b> <b>circuit</b> <b>power</b> dissipation are in very good agreement with the SPICE simulation with average relative error less than 6 %...|$|E
3000|$|... [...]) which flows {{when both}} the NMOS and PMOS {{transistors}} are simultaneously active, conducting current directly from supply to ground. Significant <b>short</b> <b>circuit</b> <b>power</b> dissipation {{can be avoided}} if the output rise/fall time of a gate is much longer than the input rise/fall time. P [...]...|$|E
5|$|Peter, meanwhile, is {{assigned}} to tutor a popular girl named Liz Allan. He is attempting to teach her science in a café when an angry Max enters and accidentally <b>short</b> <b>circuits</b> the <b>power.</b> Max leaves; Peter, believing him to be dangerous, pursues him as Spider-Man. Peter manages to photograph Max and remove his mask; Max, enraged, attacks, but flees while Peter is distracted by {{a phone call from}} Aunt May.|$|R
50|$|In {{order to}} buy Lewis time, Malloy fights the Doomtrooper, cutting off its hand, even though the Doomtrooper was uninjured by bullets and missiles. Meanwhile, Lewis <b>short</b> <b>circuits</b> the <b>power</b> but is electrocuted. After being thrown by the Doomtrooper, Malloy picks up two {{electrical}} cables and jams them under the creature's helmet, killing it. Malloy, Mariette and an injured, but alive, Digger barely escape the castle as it crumbles down around them.|$|R
40|$|A {{cable fault}} locator is {{described}} for sensing faults such as <b>short</b> <b>circuits</b> in <b>power</b> cables. The apparatus includes {{a plurality of}} current transformers strategically located along a cable. Trigger circuits are connected {{to each of the}} current transformers for placing a resistor in series with a resistive element responsive to an abnormally high current flowing through that portion of the cable. By measuring the voltage drop across the resistive element, the location of the fault can be determined...|$|R
40|$|The paper {{presents}} a new sense-amplifier based flip-flop. The output latch of proposed circuit {{can be considered}} as an hybrid solution between the standard NAND based SR latch and the N-C 2 MOS approach. New solution provides ratioless design, reduced <b>short</b> <b>circuit</b> <b>power</b> dissipation and glitch free operation. Proposed flip-flop, designed for a 0. 25 μm technology, exhibits improvements in clock-to-output delay and power dissipation with respect to recently proposed high-speed flip-flops...|$|E
40|$|Abstract – A {{delay and}} power {{model of a}} CMOS {{inverter}} driving a resistive-capacitive load is presented. The model is derived from Sakurai’s alpha power law and exhibits good accuracy. The model {{can be used to}} design and analyze those inverters that drive a large RC load when considering both speed and power. Ex-pressions are provided for estimating the propagation delay, transition time, and <b>short</b> <b>circuit</b> <b>power</b> dissipa-tion for a CMOS inverter driving resistive-capacitive interconnect lines. I...|$|E
40|$|AbstractThe {{objective}} vividly {{defines a}} new low-power and high-speed logic family; named Self Resetting Logic with Gate Diffusion Input (SRLGDI). This logic family resolves {{the issues in}} dynamic circuits like charge sharing, charge leakage, <b>short</b> <b>circuit</b> <b>power</b> dissipation, monotonicity requirement and low output voltage. In the proposed design structure of SRLGDI, the pull down tree is implemented with Gate Diffusion Input (GDI) with level restoration which apparently eliminated the conductance overlap between nMOS and pMOS devices, thereby reducing the <b>short</b> <b>circuit</b> <b>power</b> dissipation and providing High Output Voltage VoH. The output stage of SRLGDI has been incorporated with an inverter to produce both true and complementary output function. The Resistance Capacitance (RC) delay model has been proposed to obtain the total delay of the circuit during precharge and evaluation phases. Using SRLGDI, the primitive cells and 3 different full adder circuits were designed and simulated in a 0. 250 μm Complementary Metal Oxide Semiconductor (CMOS) process technology. The simulated result demonstrates that the proposed SRLGDI logic family is superior in terms of speed and power consumption with respect to other logic families like Dynamic logic (DY), CMOS, Self Resetting CMOS (SRCMOS) and GDI...|$|E
50|$|On March 10, 1945, one of {{the last}} paper {{balloons}} descended {{in the vicinity of the}} Manhattan Project's production facility at the Hanford Site. This balloon caused a <b>short</b> <b>circuit</b> in the <b>power</b> lines supplying electricity for the nuclear reactor cooling pumps, but backup safety devices restored power almost immediately.|$|R
30|$|The {{continuous}} {{increase of}} <b>short</b> <b>circuit</b> currents threatens {{the security of}} power grids. A higher level of <b>short</b> <b>circuit</b> currents imposes a stricter requirement on electrical equipment in power systems. If the interrupting capacity is insufficient to effectively clear faults, the impact of faults may spread to wider areas, jeopardizing {{the security of the}} whole power system. Thus, how to limit <b>short</b> <b>circuit</b> currents of <b>power</b> systems in the planning phase has been an imperative and critical task for system operators.|$|R
40|$|Abstract: This paper {{analyzes}} {{the difference between}} conventional power supply and inverter <b>power</b> supply <b>short</b> <b>circuit</b> characteristics, {{pointing out that the}} <b>short</b> <b>circuit</b> current does not contain transient DC component. The inverter power supply can be regarded as AC current source with sudden change of current at moment of short-circuit to calculate the current periodic component. The method to calculate the <b>short</b> <b>circuit</b> current of <b>power</b> grid with both conventional rotating generator and inverter power supply is proposed and evaluated...|$|R
40|$|Abstract- Gate-sizing is an {{effective}} technique to optimize CMOS circuits for dynamic power dissipation and performance while dual-V,h (threshold voltage) CMOS is ideal for leakage power reduction in low voltage circuits. This paper focuses on simultaneous dual-V,h assignment and gate-sizing to minimize the total power dissipation while maintaining high performance. An accurate power dissipation model that includes short-circuit, switching, and leakage power is derived and used in our optimization. Results show that more than 20 % and 40 % power reductions are achievable for circuits at high and low switching activities, respectively, compared to single Iow-V,,, CMOS circuits while maintaining performance. 11. OVERVIEW OF POWER ESTIMATION For a CMOS circuit, the total power dissipation includes both dynamic and static components. Dynamic power consists of the switching power due to charging and discharging of load capacitance and the <b>short</b> <b>circuit</b> <b>power</b> due to nonzero rise and fall time of input waveforms. Static power of circuit is mainly determined by the sub-threshold leakage current through each transistor. The dynamic switching power, <b>short</b> <b>circuit</b> <b>power,</b> static leakage power and the total average power of a circuit can be expressed as follows: I...|$|E
40|$|Urban {{electrical}} power systems with steep demand increase need easily located solutions with short lead time from decision to transmission. While AC cable solutions can offer sufficient power ratings, {{the problems of}} load controllability and <b>short</b> <b>circuit</b> <b>power</b> increase with every added circuit. These problems may be countered with Voltage Source Converter (VSC) based technology using DC-cables for transmission, such as HVDC Light®. This technology offers up to 500 MW per station with small footprint, ideal for infeed to city centers. Fast implementation is possible thanks to modular pre-assembled design and extruded polymer underground cables. System benefits from the VSC technology, such as independent full active and reactive power control and no added <b>short</b> <b>circuit</b> <b>power</b> {{makes it easy to}} apply in a heavily loaded grid. From an environmental point of view, the dc-cable technology gives virtually no alternating magnetic field and no risk for oil leakage. Higher transmission capacity is possible through polymer DC-cables as compared to equivalent AC-cables. A number of different topologies are possible for single or multi-infeed, giving large freedom of design to adapt to each specific network situation. 1...|$|E
40|$|The {{objective}} vividly {{defines a}} new low-power and high-speed logic family; named Self Resetting Logic with Gate Diffusion Input (SRLGDI). This logic family resolves {{the issues in}} dynamic circuits like charge sharing, charge leakage, <b>short</b> <b>circuit</b> <b>power</b> dissipation, monotonicity requirement and low output voltage. In the proposed design structure of SRLGDI, the pull down tree is implemented with Gate Diffusion Input (GDI) with level restoration which apparently eliminated the conductance overlap between nMOS and pMOS devices, thereby reducing the <b>short</b> <b>circuit</b> <b>power</b> dissipation and providing High Output Voltage VoH. The output stage of SRLGDI has been incorporated with an inverter to produce both true and complementary output function. The Resistance Capacitance (RC) delay model has been proposed to obtain the total delay of the circuit during precharge and evaluation phases. Using SRLGDI, the primitive cells and 3 different full adder circuits were designed and simulated in a 0. 250  μm Complementary Metal Oxide Semiconductor (CMOS) process technology. The simulated result demonstrates that the proposed SRLGDI logic family is superior in terms of speed and power consumption with respect to other logic families like Dynamic logic (DY), CMOS, Self Resetting CMOS (SRCMOS) and GDI...|$|E
5000|$|Two {{types of}} {{overvoltage}} protection devices are currently used: clamping, which passes through voltages up {{to a certain}} level, and foldback, which shunts voltage away from the load. The shunting creates a <b>short</b> <b>circuit</b> which removes <b>power</b> from the protected circuitry. [...] In certain applications this circuitry can reset itself after the dangerous condition has passed.|$|R
30|$|External {{events such}} as a <b>short</b> <b>circuit</b> in <b>power</b> line or change in wind speed force {{autonomous}} power system controllers to react, tune up against the events and move the system back to a stable state. These controllers will be modeled as self-organizing agents, thus reflecting the autonomous characteristics of the controllers they represent. They can modify their behavior during runtime for a more efficient performance as a wanted effect. Mutually and from undesired effects of emergence, the interaction of agents could cause an undesirable system behavior in form some unstable states.|$|R
40|$|Microwave {{transmission}} measurements through YBa 2 Cu 3 O(7 -delta) (YBCO) high-transition-temperature superconducting thin films on lanthanum aluminate (LaAlO 3) {{have been performed}} in a coaxial line at 10 GHz. LaAlO 3 substrates were ultrasonically machined into washer-shaped discs, polished, and coated with laser-ablated YBCO. These samples were mounted in a 50 -ohm coaxial air line to form a <b>short</b> <b>circuit.</b> The <b>power</b> transmitted through the films {{as a function of}} temperature was used to calculate the normal state conductivity and the magnetic penetration depth for the films...|$|R
40|$|Significant changes {{occurred}} in the power system in Romania {{in recent years by}} reducing the power used in the system, the number of classic power sources in operation as well as by implementing renewable energy sources, have determined <b>short</b> <b>circuit</b> <b>power</b> reduction (node rigidity) in the points where disturbing users are connected, that in the absence of adequate measures, result in disturbances above acceptable levels. The paper analyzes two power systems areas in which are connected users that cause voltage fluctuation. Disturbances as voltage fluctuations resulting in these nodes may exceed the acceptable values and can spread in the transmission network affecting power quality over large system areas. The analysis conducted reveals the influence of <b>short</b> <b>circuit</b> <b>power</b> in nodes where these users are connected and highlights the fact that in some cases (e. g. lines out of operation for maintenance, shutdown of classic units in the area) the disturbances in the transmission network sent to the users at lower voltages may have values above those allowed. Technical Code of existing power transmission network makes no reference to voltage fluctuations, as a rule, in the electricity transmission network was considered that this phenomenon should not exist...|$|E
40|$|International audienceWe {{introduce}} a new gate sizing rule for significantly improving the speed performance of static logic paths designed in submicron CMOS technology. This methodology {{is based on the}} definition of local gate sizing criterion. It is directly deduced from analytical models of the output transition time and of the <b>short</b> <b>circuit</b> <b>power</b> dissipation, which are validated on a 0. 18 µm CMOS process. This sizing methodology is shown to offer a low power implementation alternative that can be used as an initial solution, prior to any logic path optimisation...|$|E
40|$|A {{low power}} pulse {{generator}} design using hybrid logic realization of a 3 -input NAND gate is presented. The hybrid logic approach successfully shortens the critical path along the discharging transistor stack and thus reduces the <b>short</b> <b>circuit</b> <b>power</b> consumption during the pulse generation. The combination of pass transistor and full CMOS logic styles in one NAND gate design also helps minimize the required transistor size, which alleviates the loading capacitance of clock tree as well. Simulation results reveal that, compared with prior work, our design can achieve 20. 5 % and 23 % savings respectively {{in power and}} circuit area...|$|E
50|$|There were {{no voltage}} regulators, so {{operators}} regulated the voltage with their eyes. Lights went bright and dim, depending on power usage at the mills. Several {{weeks after the}} power station was built, service for customers was moved to a separate wheel in a lean-to shed attached to the mill so the electricity would not {{be affected by the}} mill's operation. Storms and fallen branches frequently caused <b>short</b> <b>circuits.</b> The <b>power</b> plant was shut down until the problem was discovered and corrected. Residential service was from dawn to dusk.|$|R
40|$|<b>Short</b> <b>circuit</b> {{currents}} of <b>power</b> systems are growing with an increasing rate, {{due to the}} fast development of generation and transmission systems. Current Limiting Reactor {{is one of the}} effective <b>short</b> <b>circuit</b> current limiting devices. This technique is known to be more practical than other available approaches. In this paper, proper application of CLR to HV substations is proposed, based on a comprehensive <b>short</b> <b>circuit</b> analysis of 4 well-known substation bus bar arrangements. Eventually, appropriate place and number of CLRs is recommended for each bus bar arrangement...|$|R
40|$|This study {{investigates the}} {{transient}} behavior of <b>short</b> <b>circuits</b> in <b>power</b> <b>circuits.</b> The circuit {{consists of two}} part; input part and load part. These two parts are connected with a circuit breaker switch. The circuit works in two modes; first mode is when the switch is open and second mode is when the switch is closed. This study analyses the circuit when the switch is closed. The analysis is done with different types of closing angle. The analysis is done by forming state equations and those equations are solved numerically by using Matlab. The analysis and conclusion is performed by observing the behaviors of the graphs...|$|R
40|$|Abstract — The {{increasing}} {{proportion of}} inverter based distributed generation (DG) {{in the power}} system may limit the <b>short</b> <b>circuit</b> <b>power</b> available at distribution substations and consequently cause significant troubles {{for the protection of}} distribution feeders where DG are connected. In this paper, the current practices of distribution network operators in dealing with higher penetration levels of DG are investigated and evaluated using a realistic 31 -node distribution network model with limited short circuit supply. The paper discusses the challenges for the protection system related to the integration of increasingly significant amounts of DG and highlights the need for more sophisticated protection systems...|$|E
40|$|Abstract — With the {{scaling of}} CMOS technology, the {{overshooting}} time {{due to the}} input-to-output coupling capacitance has much more significant effect on inverter delay. Moreover, the overshooting time {{is also an important}} parameter in the <b>short</b> <b>circuit</b> <b>power</b> estimation. Therefore, in this paper an effective analytical model is proposed to estimate the overshooting time for the CMOS inverter in nanometer technologies. Furthermore, the influence of process variation on the overshooting time is illustrated based on the proposed model. And the accuracy of the proposed model is proved to greatly agree with SPICE simulation results. I...|$|E
40|$|International audienceLow power design {{based on}} minimal size gate {{implementation}} induces great speed penalty. We present a new gate sizing method {{for improving the}} speed performance of static logic paths designed in submicron CMOS technologies without increasing the power dissipation obtained with a minimal surface implantation. This methodology {{is based on the}} definition of local gate sizing criterion. It has been deduced from analytical models of the output transition time and of the <b>short</b> <b>circuit</b> <b>power</b> dissipation which are briefly introduced. Validations are given, on a 0. 18 µm process using Hspice simulations(Bsim 3 v 3 level 69) ...|$|E
40|$|The paper {{contains}} {{results of}} the investigations concerning influence of symmetrical and non-symmetrical <b>short</b> <b>circuits</b> at main <b>power</b> network on electric power supply system of a huge oil terminal which is powered by own gas-turbine power station. Calculations {{have been made in}} accordance with the IEC and IEEЕ requirements. Estimations for voltage level and distribution of <b>short</b> <b>circuit</b> current in the electric power supply system of the Sangachal oil terminal being operated in parallel with the AzerEnerji grid are presented in the pape...|$|R
40|$|Abstract — This {{article is}} {{oriented}} {{in the area}} of wind power plant operation modelling. Installed power of wind power plants reached 120 GW in year 2009. Interest of investors in wind power plants installing is still very intensive. Electric power systems are not adapted for this situation because these sources are dispersed. Therefore it is necessary to exam their impact on systems before their connection to the network. The article presents a brief description of possibilities of modelling of DFIG-based wind power plants in EUROSTAG software in case of network <b>short</b> <b>circuits.</b> Keywords-wind <b>power</b> plant; modelling; EUROSTAG I...|$|R
50|$|Lewis {{realizes he}} can <b>short</b> <b>circuit</b> the lab's <b>power</b> by hotwiring the {{controls}} of the Doomtrooper capsule. However, Ullman strikes Mariette down and wounds Lewis before being wounded by Malloy. His assistant tries to escape but runs into the original Doomtrooper, who survived the ammo dump and killed all the guards. Ullman orders it to kill everyone in the room, so it begins with his assistant.|$|R
