{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542742669257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542742669273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 16:37:47 2018 " "Processing started: Tue Nov 20 16:37:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542742669273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1542742669273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TPF00 -c TPF00 " "Command: quartus_sta TPF00 -c TPF00" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1542742669273 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1542742670102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1542742671691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1542742671691 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542742671933 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542742671933 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1542742672676 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TPF00.sdc " "Synopsys Design Constraints File file not found: 'TPF00.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1542742672801 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1542742672801 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name inclk0 inclk0 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name inclk0 inclk0" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1542742672817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1542742672817 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542742672817 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1542742672817 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PosPant:inst2\|countH\[0\] PosPant:inst2\|countH\[0\] " "create_clock -period 1.000 -name PosPant:inst2\|countH\[0\] PosPant:inst2\|countH\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542742672817 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542742672817 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~0  from: dataa  to: combout " "Cell: inst2\|Add3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742672817 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~10  from: cin  to: combout " "Cell: inst2\|Add3~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742672817 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~12  from: cin  to: combout " "Cell: inst2\|Add3~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742672817 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~14  from: cin  to: combout " "Cell: inst2\|Add3~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742672817 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~16  from: cin  to: combout " "Cell: inst2\|Add3~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742672817 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~18  from: cin  to: combout " "Cell: inst2\|Add3~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742672817 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~2  from: cin  to: combout " "Cell: inst2\|Add3~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742672817 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~4  from: cin  to: combout " "Cell: inst2\|Add3~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742672817 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~6  from: cin  to: combout " "Cell: inst2\|Add3~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742672817 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~8  from: cin  to: combout " "Cell: inst2\|Add3~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742672817 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inside~9  from: dataa  to: combout " "Cell: inst2\|inside~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742672817 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1542742672817 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1542742672832 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542742672832 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1542742672832 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1542742672883 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542742672975 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542742672975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.949 " "Worst-case setup slack is -6.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742672991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742672991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.949              -6.949 PosPant:inst2\|countH\[0\]  " "   -6.949              -6.949 PosPant:inst2\|countH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742672991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.633            -124.016 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.633            -124.016 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742672991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542742672991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742673011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742673011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.357               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742673011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 PosPant:inst2\|countH\[0\]  " "    0.546               0.000 PosPant:inst2\|countH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742673011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542742673011 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542742673058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542742673080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.928 " "Worst-case minimum pulse width slack is -0.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742673095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742673095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.928             -16.152 PosPant:inst2\|countH\[0\]  " "   -0.928             -16.152 PosPant:inst2\|countH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742673095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.834               0.000 inclk0  " "    9.834               0.000 inclk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742673095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.616               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.616               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742673095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542742673095 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1542742673410 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1542742673498 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1542742675067 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~0  from: dataa  to: combout " "Cell: inst2\|Add3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742675235 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~10  from: cin  to: combout " "Cell: inst2\|Add3~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742675235 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~12  from: cin  to: combout " "Cell: inst2\|Add3~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742675235 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~14  from: cin  to: combout " "Cell: inst2\|Add3~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742675235 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~16  from: cin  to: combout " "Cell: inst2\|Add3~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742675235 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~18  from: cin  to: combout " "Cell: inst2\|Add3~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742675235 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~2  from: cin  to: combout " "Cell: inst2\|Add3~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742675235 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~4  from: cin  to: combout " "Cell: inst2\|Add3~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742675235 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~6  from: cin  to: combout " "Cell: inst2\|Add3~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742675235 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~8  from: cin  to: combout " "Cell: inst2\|Add3~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742675235 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inside~9  from: dataa  to: combout " "Cell: inst2\|inside~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742675235 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1542742675235 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542742675235 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542742675282 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542742675282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.346 " "Worst-case setup slack is -6.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742675313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742675313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.346              -6.346 PosPant:inst2\|countH\[0\]  " "   -6.346              -6.346 PosPant:inst2\|countH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742675313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.937            -108.806 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.937            -108.806 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742675313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542742675313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.270 " "Worst-case hold slack is 0.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742675329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742675329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.270               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742675329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 PosPant:inst2\|countH\[0\]  " "    0.590               0.000 PosPant:inst2\|countH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742675329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542742675329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542742675375 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542742675395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.753 " "Worst-case minimum pulse width slack is -0.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742675427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742675427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.753             -12.520 PosPant:inst2\|countH\[0\]  " "   -0.753             -12.520 PosPant:inst2\|countH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742675427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.817               0.000 inclk0  " "    9.817               0.000 inclk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742675427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.610               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.610               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742675427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542742675427 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1542742675739 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~0  from: dataa  to: combout " "Cell: inst2\|Add3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742676272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~10  from: cin  to: combout " "Cell: inst2\|Add3~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742676272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~12  from: cin  to: combout " "Cell: inst2\|Add3~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742676272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~14  from: cin  to: combout " "Cell: inst2\|Add3~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742676272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~16  from: cin  to: combout " "Cell: inst2\|Add3~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742676272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~18  from: cin  to: combout " "Cell: inst2\|Add3~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742676272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~2  from: cin  to: combout " "Cell: inst2\|Add3~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742676272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~4  from: cin  to: combout " "Cell: inst2\|Add3~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742676272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~6  from: cin  to: combout " "Cell: inst2\|Add3~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742676272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|Add3~8  from: cin  to: combout " "Cell: inst2\|Add3~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742676272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inside~9  from: dataa  to: combout " "Cell: inst2\|inside~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542742676272 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1542742676272 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542742676274 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542742676285 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542742676285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.114 " "Worst-case setup slack is -4.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742676382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742676382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.114              -4.114 PosPant:inst2\|countH\[0\]  " "   -4.114              -4.114 PosPant:inst2\|countH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742676382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.220             -71.133 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.220             -71.133 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742676382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542742676382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742676439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742676439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742676439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 PosPant:inst2\|countH\[0\]  " "    0.198               0.000 PosPant:inst2\|countH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742676439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542742676439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542742676463 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542742676494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.338 " "Worst-case minimum pulse width slack is -0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742676525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742676525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.338              -3.460 PosPant:inst2\|countH\[0\]  " "   -0.338              -3.460 PosPant:inst2\|countH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742676525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.584               0.000 inclk0  " "    9.584               0.000 inclk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742676525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.647               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.647               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542742676525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542742676525 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542742678134 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542742678134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542742678494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 20 16:37:58 2018 " "Processing ended: Tue Nov 20 16:37:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542742678494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542742678494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542742678494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1542742678494 ""}
