Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 29 15:51:06 2024
| Host         : LAPTOP-8E795V2D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.040        0.000                      0                    1        0.892        0.000                      0                    1        3.500        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.040        0.000                      0                    1        0.892        0.000                      0                    1        3.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.892ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 b_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_y_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.017ns  (logic 2.838ns (35.398%)  route 5.179ns (64.602%))
  Logic Levels:           19  (LUT2=17 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 12.449 - 8.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.744     4.967    i_clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  b_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.456     5.423 r  b_r_reg/Q
                         net (fo=5, routed)           0.333     5.756    comb_inst/b_r
    SLICE_X41Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.880 r  comb_inst/n1_inferred_i_1/O
                         net (fo=2, routed)           0.415     6.295    comb_inst/n1
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.419 r  comb_inst/n6_inferred_i_1/O
                         net (fo=2, routed)           0.311     6.730    comb_inst/n6
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.854 r  comb_inst/n8_inferred_i_1/O
                         net (fo=2, routed)           0.161     7.015    comb_inst/n8
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.124     7.139 r  comb_inst/n9_inferred_i_1/O
                         net (fo=2, routed)           0.167     7.305    comb_inst/n9
    SLICE_X39Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.429 r  comb_inst/n10_inferred_i_1/O
                         net (fo=2, routed)           0.317     7.747    comb_inst/n10
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.871 r  comb_inst/n11_inferred_i_1/O
                         net (fo=2, routed)           0.170     8.041    comb_inst/n11
    SLICE_X40Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.165 r  comb_inst/n12_inferred_i_1/O
                         net (fo=2, routed)           0.174     8.339    comb_inst/n12
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.463 r  comb_inst/n13_inferred_i_1/O
                         net (fo=2, routed)           0.303     8.766    comb_inst/n13
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.890 r  comb_inst/n14_inferred_i_1/O
                         net (fo=2, routed)           0.161     9.051    comb_inst/n14
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.124     9.175 r  comb_inst/n15_inferred_i_1/O
                         net (fo=2, routed)           0.167     9.341    comb_inst/n15
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.465 r  comb_inst/n16_inferred_i_1/O
                         net (fo=2, routed)           0.418     9.883    comb_inst/n16
    SLICE_X41Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.007 r  comb_inst/n17_inferred_i_1/O
                         net (fo=2, routed)           0.166    10.173    comb_inst/n17
    SLICE_X41Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.297 r  comb_inst/n18_inferred_i_1/O
                         net (fo=2, routed)           0.275    10.572    comb_inst/n18
    SLICE_X41Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.696 r  comb_inst/n19_inferred_i_1/O
                         net (fo=2, routed)           0.167    10.862    comb_inst/n19
    SLICE_X41Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.986 r  comb_inst/n20_inferred_i_1/O
                         net (fo=2, routed)           0.294    11.280    comb_inst/n20
    SLICE_X43Y52         LUT2 (Prop_lut2_I0_O)        0.124    11.404 r  comb_inst/n21_inferred_i_1/O
                         net (fo=2, routed)           0.167    11.571    comb_inst/n21
    SLICE_X43Y52         LUT2 (Prop_lut2_I0_O)        0.124    11.695 r  comb_inst/n22_inferred_i_1/O
                         net (fo=1, routed)           0.418    12.112    comb_inst/n22
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    12.236 r  comb_inst/n26_inferred_i_1_comp/O
                         net (fo=1, routed)           0.598    12.834    comb_inst/n26
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.150    12.984 r  comb_inst/n30_inferred_i_1_comp/O
                         net (fo=1, routed)           0.000    12.984    y_w
    SLICE_X42Y52         FDCE                                         r  o_y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.567    12.449    i_clk_IBUF_BUFG
    SLICE_X42Y52         FDCE                                         r  o_y_reg/C
                         clock pessimism              0.493    12.942    
                         clock uncertainty           -0.035    12.907    
    SLICE_X42Y52         FDCE (Setup_fdce_C_D)        0.118    13.025    o_y_reg
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  0.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 b_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_y_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.323ns (31.077%)  route 0.716ns (68.923%))
  Logic Levels:           4  (LUT2=2 LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.591     1.518    i_clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  b_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  b_r_reg/Q
                         net (fo=5, routed)           0.174     1.832    comb_inst/b_r
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  comb_inst/n5_inferred_i_1/O
                         net (fo=2, routed)           0.139     2.016    comb_inst/n5
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.045     2.061 r  comb_inst/n14_inferred_i_1/O
                         net (fo=2, routed)           0.205     2.266    comb_inst/n14
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.045     2.311 r  comb_inst/n26_inferred_i_1_comp/O
                         net (fo=1, routed)           0.199     2.510    comb_inst/n26
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.047     2.557 r  comb_inst/n30_inferred_i_1_comp/O
                         net (fo=1, routed)           0.000     2.557    y_w
    SLICE_X42Y52         FDCE                                         r  o_y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.861     2.037    i_clk_IBUF_BUFG
    SLICE_X42Y52         FDCE                                         r  o_y_reg/C
                         clock pessimism             -0.503     1.534    
    SLICE_X42Y52         FDCE (Hold_fdce_C_D)         0.131     1.665    o_y_reg
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.892    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y50   a_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y50   b_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y52   o_y_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50   a_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50   a_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y50   b_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y50   b_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52   o_y_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52   o_y_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50   a_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50   a_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y50   b_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y50   b_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52   o_y_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52   o_y_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_y_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.641ns  (logic 4.168ns (62.766%)  route 2.473ns (37.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.744     4.967    i_clk_IBUF_BUFG
    SLICE_X42Y52         FDCE                                         r  o_y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.478     5.445 r  o_y_reg/Q
                         net (fo=1, routed)           2.473     7.918    o_y_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.690    11.608 r  o_y_OBUF_inst/O
                         net (fo=0)                   0.000    11.608    o_y
    H17                                                               r  o_y (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_y_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_y
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.416ns (67.669%)  route 0.677ns (32.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.591     1.518    i_clk_IBUF_BUFG
    SLICE_X42Y52         FDCE                                         r  o_y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.148     1.666 r  o_y_reg/Q
                         net (fo=1, routed)           0.677     2.343    o_y_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.268     3.611 r  o_y_OBUF_inst/O
                         net (fo=0)                   0.000     3.611    o_y
    H17                                                               r  o_y (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            a_r_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.385ns  (logic 1.074ns (24.486%)  route 3.312ns (75.514%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.266     3.216    i_rst_n_IBUF
    SLICE_X42Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.340 f  o_y_i_1/O
                         net (fo=3, routed)           1.046     4.385    o_y_i_1_n_0
    SLICE_X40Y50         FDCE                                         f  a_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.567     4.449    i_clk_IBUF_BUFG
    SLICE_X40Y50         FDCE                                         r  a_r_reg/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            b_r_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.062ns  (logic 1.074ns (26.437%)  route 2.988ns (73.563%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.266     3.216    i_rst_n_IBUF
    SLICE_X42Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.340 f  o_y_i_1/O
                         net (fo=3, routed)           0.722     4.062    o_y_i_1_n_0
    SLICE_X43Y50         FDCE                                         f  b_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.567     4.449    i_clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  b_r_reg/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            o_y_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 1.074ns (26.560%)  route 2.969ns (73.440%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.266     3.216    i_rst_n_IBUF
    SLICE_X42Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.340 f  o_y_i_1/O
                         net (fo=3, routed)           0.703     4.043    o_y_i_1_n_0
    SLICE_X42Y52         FDCE                                         f  o_y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.567     4.449    i_clk_IBUF_BUFG
    SLICE_X42Y52         FDCE                                         r  o_y_reg/C

Slack:                    inf
  Source:                 i_b
                            (input port)
  Destination:            b_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.393ns  (logic 1.491ns (43.949%)  route 1.902ns (56.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  i_b (IN)
                         net (fo=0)                   0.000     0.000    i_b
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  i_b_IBUF_inst/O
                         net (fo=1, routed)           1.902     3.393    i_b_IBUF
    SLICE_X43Y50         FDCE                                         r  b_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.567     4.449    i_clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  b_r_reg/C

Slack:                    inf
  Source:                 i_a
                            (input port)
  Destination:            a_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.384ns  (logic 1.458ns (61.162%)  route 0.926ns (38.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_a (IN)
                         net (fo=0)                   0.000     0.000    i_a
    J15                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_a_IBUF_inst/O
                         net (fo=1, routed)           0.926     2.384    i_a_IBUF
    SLICE_X40Y50         FDCE                                         r  a_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.567     4.449    i_clk_IBUF_BUFG
    SLICE_X40Y50         FDCE                                         r  a_r_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_a
                            (input port)
  Destination:            a_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.226ns (38.601%)  route 0.360ns (61.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_a (IN)
                         net (fo=0)                   0.000     0.000    i_a
    J15                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_a_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.586    i_a_IBUF
    SLICE_X40Y50         FDCE                                         r  a_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.861     2.037    i_clk_IBUF_BUFG
    SLICE_X40Y50         FDCE                                         r  a_r_reg/C

Slack:                    inf
  Source:                 i_b
                            (input port)
  Destination:            b_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.259ns (25.346%)  route 0.763ns (74.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  i_b (IN)
                         net (fo=0)                   0.000     0.000    i_b
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_b_IBUF_inst/O
                         net (fo=1, routed)           0.763     1.022    i_b_IBUF
    SLICE_X43Y50         FDCE                                         r  b_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.861     2.037    i_clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  b_r_reg/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            o_y_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.342ns  (logic 0.224ns (16.678%)  route 1.118ns (83.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.857     1.036    i_rst_n_IBUF
    SLICE_X42Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.081 f  o_y_i_1/O
                         net (fo=3, routed)           0.261     1.342    o_y_i_1_n_0
    SLICE_X42Y52         FDCE                                         f  o_y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.861     2.037    i_clk_IBUF_BUFG
    SLICE_X42Y52         FDCE                                         r  o_y_reg/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            b_r_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.224ns (16.544%)  route 1.129ns (83.456%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.857     1.036    i_rst_n_IBUF
    SLICE_X42Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.081 f  o_y_i_1/O
                         net (fo=3, routed)           0.272     1.353    o_y_i_1_n_0
    SLICE_X43Y50         FDCE                                         f  b_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.861     2.037    i_clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  b_r_reg/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            a_r_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.458ns  (logic 0.224ns (15.346%)  route 1.235ns (84.654%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.857     1.036    i_rst_n_IBUF
    SLICE_X42Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.081 f  o_y_i_1/O
                         net (fo=3, routed)           0.378     1.458    o_y_i_1_n_0
    SLICE_X40Y50         FDCE                                         f  a_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.861     2.037    i_clk_IBUF_BUFG
    SLICE_X40Y50         FDCE                                         r  a_r_reg/C





