m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench
Eavalon_32_stimuli
Z0 w1565210432
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench
Z5 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/avalon_32_stimuli.vhd
Z6 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/avalon_32_stimuli.vhd
l0
L5
VMFc=0=W79`aP4HC:aen7z1
!s100 UDKhN0`ZLaBAAJ;6^0SlL1
Z7 OV;C;10.5b;63
32
Z8 !s110 1565210438
!i10b 1
Z9 !s108 1565210438.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/avalon_32_stimuli.vhd|
Z11 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/avalon_32_stimuli.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
Z14 DEx4 work 17 avalon_32_stimuli 0 22 MFc=0=W79`aP4HC:aen7z1
l39
L22
V>mI9<mM13AAWKbG>K=kfE2
!s100 G2GRH^R5CSm93BJ^ELk610
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eavalon_64_stimuli
Z15 w1565208952
R1
R2
R3
R4
Z16 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/avalon_64_stimuli.vhd
Z17 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/avalon_64_stimuli.vhd
l0
L5
V>X8XdFe?WRdL7c<fP6Wh53
!s100 :YL<d<PBU=9Oa;=fEH6Lg3
R7
32
Z18 !s110 1565209109
!i10b 1
Z19 !s108 1565209109.000000
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/avalon_64_stimuli.vhd|
Z21 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/avalon_64_stimuli.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z22 DEx4 work 17 avalon_64_stimuli 0 22 >X8XdFe?WRdL7c<fP6Wh53
l58
L20
ViWI5Y8^bHCmZQgWKR?RAM0
!s100 aji?5O?[miagGEiXDAC1h3
R7
32
R18
!i10b 1
R19
R20
R21
!i113 1
R12
R13
Pavalon_mm_32_pkg
R1
R2
R3
Z23 w1565201209
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_pkg.vhd
l0
L5
VcDhM7zCCbA3jR_BD2@Zh82
!s100 ][SO3bY=[OYfJR9eGS5F<0
R7
32
Z24 !s110 1565208607
!i10b 1
Z25 !s108 1565208607.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_pkg.vhd|
!i113 1
R12
R13
Eavalon_mm_32_read_ent
Z26 w1565201542
Z27 DPx4 work 26 avalon_mm_32_registers_pkg 0 22 ikMiG?0M`M@kJDHjS`DJ20
Z28 DPx4 work 16 avalon_mm_32_pkg 0 22 cDhM7zCCbA3jR_BD2@Zh82
R1
R2
R3
R4
Z29 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_read_ent.vhd
Z30 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_read_ent.vhd
l0
L8
V4e^eYl4Xz<^V_Q^PKhMUN2
!s100 AS3YTb<>[16@3NL:DYXb72
R7
32
R24
!i10b 1
R25
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_read_ent.vhd|
Z32 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_read_ent.vhd|
!i113 1
R12
R13
Artl
R27
R28
R1
R2
R3
Z33 DEx4 work 21 avalon_mm_32_read_ent 0 22 4e^eYl4Xz<^V_Q^PKhMUN2
l21
L19
Vo=YF2e;C]6lDfbmeNCCa31
!s100 Fd::4GnZm0L?8nQ?@=ZZD3
R7
32
R24
!i10b 1
R25
R31
R32
!i113 1
R12
R13
Pavalon_mm_32_registers_pkg
R1
R2
R3
R23
R4
Z34 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/REGISTERS/avalon_mm_32_registers_pkg.vhd
Z35 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/REGISTERS/avalon_mm_32_registers_pkg.vhd
l0
L5
VikMiG?0M`M@kJDHjS`DJ20
!s100 RK_z;E?ElZVET498jV<EJ0
R7
32
R24
!i10b 1
R25
Z36 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/REGISTERS/avalon_mm_32_registers_pkg.vhd|
Z37 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/REGISTERS/avalon_mm_32_registers_pkg.vhd|
!i113 1
R12
R13
Bbody
R27
R1
R2
R3
l0
L29
V3LfOR9aKYPE9`PQlV[2B11
!s100 06JzX0Me`0CbH8<VLBj1c0
R7
32
R24
!i10b 1
R25
R36
R37
!i113 1
R12
R13
Eavalon_mm_32_write_ent
R23
R27
R28
R1
R2
R3
R4
Z38 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_write_ent.vhd
Z39 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_write_ent.vhd
l0
L8
VYGNo^@FWLEaX>PTM_7P=V3
!s100 kE6@5]blL59G?BnmK_MmM0
R7
32
R24
!i10b 1
R25
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_write_ent.vhd|
Z41 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_32/avalon_mm_32_write_ent.vhd|
!i113 1
R12
R13
Artl
R27
R28
R1
R2
R3
Z42 DEx4 work 22 avalon_mm_32_write_ent 0 22 YGNo^@FWLEaX>PTM_7P=V3
l22
L18
V>7I5^6ma]e=QOCnX:gcAf0
!s100 `OPH29ZQ8ek2?;A2WGb9j3
R7
32
R24
!i10b 1
R25
R40
R41
!i113 1
R12
R13
Pavalon_mm_64_pkg
R1
R2
R3
R23
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_64/avalon_mm_64_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_64/avalon_mm_64_pkg.vhd
l0
L5
Vc_<^G>1@Q3G[lY<R`_?lD3
!s100 YVlKg@zI;L_SAB1APd[bX3
R7
32
R24
!i10b 1
R25
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_64/avalon_mm_64_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_64/avalon_mm_64_pkg.vhd|
!i113 1
R12
R13
Eavalon_mm_64_write_ent
Z43 w1565201577
R27
Z44 DPx4 work 16 avalon_mm_64_pkg 0 22 c_<^G>1@Q3G[lY<R`_?lD3
R1
R2
R3
R4
Z45 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_64/avalon_mm_64_write_ent.vhd
Z46 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_64/avalon_mm_64_write_ent.vhd
l0
L8
VHRFa[S_0W`Jj4O`>`AbR`0
!s100 X68nSdT8FYmAIUJd5cehd3
R7
32
R24
!i10b 1
R25
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_64/avalon_mm_64_write_ent.vhd|
Z48 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/AVALON_64/avalon_mm_64_write_ent.vhd|
!i113 1
R12
R13
Artl
R27
R44
R1
R2
R3
Z49 DEx4 work 22 avalon_mm_64_write_ent 0 22 HRFa[S_0W`Jj4O`>`AbR`0
l23
L19
VFzzVGJk_gF<TNQLZk8mS61
!s100 kTAh<63UfH=C56WLDU14K0
R7
32
R24
!i10b 1
R25
R47
R48
!i113 1
R12
R13
Eavstap64_top
Z50 w1565209174
R27
R28
R44
R1
R2
R3
R4
Z51 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/avstap64_top.vhd
Z52 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/avstap64_top.vhd
l0
L19
V6?2MnCMY_5AI85Q<V[CPH2
!s100 lIC^bn4d;SVMokjjk2f>f2
R7
32
Z53 !s110 1565209176
!i10b 1
Z54 !s108 1565209176.000000
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/avstap64_top.vhd|
Z56 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/AvsTap64/avstap64_top.vhd|
!i113 1
R12
R13
Artl
R49
R42
R33
R27
R28
R44
R1
R2
R3
Z57 DEx4 work 12 avstap64_top 0 22 6?2MnCMY_5AI85Q<V[CPH2
l52
L36
VA[KOTXW[^a5O9;@lA6mhW3
!s100 lL47d`:QhZCiQoG`_FK>21
R7
32
R53
!i10b 1
R54
R55
R56
!i113 1
R12
R13
Etestbench_top
Z58 w1565208604
R1
R2
R3
R4
Z59 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/testbench_top.vhd
Z60 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/testbench_top.vhd
l0
L5
V8PLe2HbY:2XZhzjO2JGIG0
!s100 G?5U7^R@6KQZzZA7M_nJY1
R7
32
Z61 !s110 1565208608
!i10b 1
Z62 !s108 1565208608.000000
Z63 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/testbench_top.vhd|
Z64 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/AVSTAP/Development/Testbench/testbench_top.vhd|
!i113 1
R12
R13
Artl
R27
R28
R44
R57
R22
R14
R1
R2
R3
DEx4 work 13 testbench_top 0 22 8PLe2HbY:2XZhzjO2JGIG0
l30
L8
VHfYXWhZc194ZCOPdi39n40
!s100 _CMa[^e?STbjeDDkACX6U1
R7
32
R61
!i10b 1
R62
R63
R64
!i113 1
R12
R13
