<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\dds\impl\gwsynthesis\dds.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\dds\src\dds.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\dds\src\dds.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Dec  8 20:33:11 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1090</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1064</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>Base</td>
<td>16.000</td>
<td>62.500
<td>0.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td>clk_i </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>62.500(MHz)</td>
<td>88.863(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.747</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_22_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.853</td>
</tr>
<tr>
<td>2</td>
<td>5.153</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_15_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_20_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.447</td>
</tr>
<tr>
<td>3</td>
<td>5.167</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_18_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.433</td>
</tr>
<tr>
<td>4</td>
<td>5.237</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.363</td>
</tr>
<tr>
<td>5</td>
<td>5.257</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_23_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.343</td>
</tr>
<tr>
<td>6</td>
<td>5.560</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.040</td>
</tr>
<tr>
<td>7</td>
<td>5.618</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_23_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>9.982</td>
</tr>
<tr>
<td>8</td>
<td>5.648</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_15_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>9.952</td>
</tr>
<tr>
<td>9</td>
<td>5.690</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_15_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_24_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>9.910</td>
</tr>
<tr>
<td>10</td>
<td>5.691</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_15_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_19_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>9.909</td>
</tr>
<tr>
<td>11</td>
<td>5.693</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_15_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_20_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>9.907</td>
</tr>
<tr>
<td>12</td>
<td>5.716</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_11_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>9.884</td>
</tr>
<tr>
<td>13</td>
<td>5.730</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_21_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>9.870</td>
</tr>
<tr>
<td>14</td>
<td>5.740</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_24_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>9.860</td>
</tr>
<tr>
<td>15</td>
<td>5.751</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_15_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_19_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>9.849</td>
</tr>
<tr>
<td>16</td>
<td>5.763</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_17_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>9.837</td>
</tr>
<tr>
<td>17</td>
<td>5.791</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_16_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>9.809</td>
</tr>
<tr>
<td>18</td>
<td>5.865</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_2_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_12_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>9.735</td>
</tr>
<tr>
<td>19</td>
<td>5.948</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>9.652</td>
</tr>
<tr>
<td>20</td>
<td>6.067</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_15_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_21_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>9.533</td>
</tr>
<tr>
<td>21</td>
<td>6.068</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_22_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>9.532</td>
</tr>
<tr>
<td>22</td>
<td>6.168</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_14_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>9.432</td>
</tr>
<tr>
<td>23</td>
<td>6.192</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_16_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>9.408</td>
</tr>
<tr>
<td>24</td>
<td>6.380</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_15_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>9.220</td>
</tr>
<tr>
<td>25</td>
<td>6.397</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_13_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>9.203</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.648</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_23_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[23]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>2</td>
<td>0.648</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_16_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[16]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>3</td>
<td>0.648</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_4_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[4]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>4</td>
<td>0.648</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_2_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[2]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>5</td>
<td>0.652</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_22_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[22]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.575</td>
</tr>
<tr>
<td>6</td>
<td>0.652</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_17_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[17]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.575</td>
</tr>
<tr>
<td>7</td>
<td>0.658</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst/B[33]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.581</td>
</tr>
<tr>
<td>8</td>
<td>0.665</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst/B[35]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.588</td>
</tr>
<tr>
<td>9</td>
<td>0.665</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst/B[32]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.588</td>
</tr>
<tr>
<td>10</td>
<td>0.675</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_13_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[13]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>11</td>
<td>0.678</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_18_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[18]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.603</td>
</tr>
<tr>
<td>12</td>
<td>0.679</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst/B[31]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.602</td>
</tr>
<tr>
<td>13</td>
<td>0.693</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst/B[34]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.616</td>
</tr>
<tr>
<td>14</td>
<td>0.693</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst/B[30]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.616</td>
</tr>
<tr>
<td>15</td>
<td>0.697</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_24_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[29]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.622</td>
</tr>
<tr>
<td>16</td>
<td>0.697</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_24_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[25]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.622</td>
</tr>
<tr>
<td>17</td>
<td>0.731</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/lut_addr_7_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s/AD[10]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.885</td>
</tr>
<tr>
<td>18</td>
<td>0.732</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/lut_addr_8_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s/AD[11]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.886</td>
</tr>
<tr>
<td>19</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_2_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>20</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_5_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_5_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>21</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_7_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_7_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>22</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_8_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_8_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>23</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_12_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_12_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>24</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_14_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_14_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>25</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_15_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_15_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.612</td>
<td>5.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_i</td>
<td>phase_i_0_s4</td>
</tr>
<tr>
<td>2</td>
<td>4.612</td>
<td>5.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_i</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_23_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.612</td>
<td>5.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_i</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_21_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.612</td>
<td>5.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_i</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_17_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.612</td>
<td>5.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_i</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.612</td>
<td>5.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_i</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_18_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.612</td>
<td>5.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_i</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/r1_addr_22_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.612</td>
<td>5.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_i</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.612</td>
<td>5.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_i</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.612</td>
<td>5.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_i</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_8_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
</tr>
<tr>
<td>7.259</td>
<td>2.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/I2</td>
</tr>
<tr>
<td>8.358</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R12C33[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/F</td>
</tr>
<tr>
<td>13.965</td>
<td>5.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n730_s25/I1</td>
</tr>
<tr>
<td>14.991</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C29[1][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n730_s25/F</td>
</tr>
<tr>
<td>14.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n730_s22/I1</td>
</tr>
<tr>
<td>15.141</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n730_s22/O</td>
</tr>
<tr>
<td>15.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n730_s15/I0</td>
</tr>
<tr>
<td>15.318</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n730_s15/O</td>
</tr>
<tr>
<td>15.327</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_22_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.452, 22.593%; route: 7.943, 73.184%; tC2Q: 0.458, 4.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_15_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_15_s0/Q</td>
</tr>
<tr>
<td>6.877</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s24/I0</td>
</tr>
<tr>
<td>7.909</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s24/F</td>
</tr>
<tr>
<td>9.542</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s26/I2</td>
</tr>
<tr>
<td>10.568</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R18C31[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s26/F</td>
</tr>
<tr>
<td>10.999</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s22/I1</td>
</tr>
<tr>
<td>12.031</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s22/F</td>
</tr>
<tr>
<td>13.495</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s29/I0</td>
</tr>
<tr>
<td>14.594</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s29/F</td>
</tr>
<tr>
<td>14.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s26/I1</td>
</tr>
<tr>
<td>14.743</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s26/O</td>
</tr>
<tr>
<td>14.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s15/I0</td>
</tr>
<tr>
<td>14.906</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s15/O</td>
</tr>
<tr>
<td>14.921</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_20_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.501, 43.085%; route: 5.488, 52.528%; tC2Q: 0.458, 4.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
</tr>
<tr>
<td>7.259</td>
<td>2.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/I2</td>
</tr>
<tr>
<td>8.358</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R12C33[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/F</td>
</tr>
<tr>
<td>13.480</td>
<td>5.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n734_s24/I3</td>
</tr>
<tr>
<td>14.579</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n734_s24/F</td>
</tr>
<tr>
<td>14.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n734_s22/I0</td>
</tr>
<tr>
<td>14.728</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n734_s22/O</td>
</tr>
<tr>
<td>14.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n734_s15/I0</td>
</tr>
<tr>
<td>14.891</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n734_s15/O</td>
</tr>
<tr>
<td>14.907</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_18_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.510, 24.059%; route: 7.464, 71.548%; tC2Q: 0.458, 4.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R12C32[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/Q</td>
</tr>
<tr>
<td>5.341</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19/I1</td>
</tr>
<tr>
<td>6.440</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19/F</td>
</tr>
<tr>
<td>6.445</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16/I3</td>
</tr>
<tr>
<td>7.267</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16/F</td>
</tr>
<tr>
<td>8.247</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22/I0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22/F</td>
</tr>
<tr>
<td>13.475</td>
<td>4.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n363_s27/I1</td>
</tr>
<tr>
<td>14.501</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C35[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n363_s27/F</td>
</tr>
<tr>
<td>14.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n363_s24/I1</td>
</tr>
<tr>
<td>14.651</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n363_s24/O</td>
</tr>
<tr>
<td>14.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n363_s15/I0</td>
</tr>
<tr>
<td>14.828</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n363_s15/O</td>
</tr>
<tr>
<td>14.837</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_2_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.373, 42.197%; route: 5.532, 53.380%; tC2Q: 0.458, 4.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
</tr>
<tr>
<td>6.711</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/I3</td>
</tr>
<tr>
<td>7.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I2</td>
</tr>
<tr>
<td>9.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>11.125</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s23/I0</td>
</tr>
<tr>
<td>12.157</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C29[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s23/F</td>
</tr>
<tr>
<td>13.455</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n729_s26/I3</td>
</tr>
<tr>
<td>14.481</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n729_s26/F</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n729_s23/I0</td>
</tr>
<tr>
<td>14.631</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n729_s23/O</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n729_s15/I1</td>
</tr>
<tr>
<td>14.808</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C26[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n729_s15/O</td>
</tr>
<tr>
<td>14.817</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_23_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C26[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.306, 41.632%; route: 5.579, 53.937%; tC2Q: 0.458, 4.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
</tr>
<tr>
<td>6.711</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/I3</td>
</tr>
<tr>
<td>7.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I2</td>
</tr>
<tr>
<td>9.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>11.600</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n352_s23/I1</td>
</tr>
<tr>
<td>12.661</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C25[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n352_s23/F</td>
</tr>
<tr>
<td>13.088</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n739_s26/I3</td>
</tr>
<tr>
<td>14.187</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C25[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n739_s26/F</td>
</tr>
<tr>
<td>14.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n739_s23/I0</td>
</tr>
<tr>
<td>14.336</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n739_s23/O</td>
</tr>
<tr>
<td>14.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n739_s15/I1</td>
</tr>
<tr>
<td>14.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n739_s15/O</td>
</tr>
<tr>
<td>14.514</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C25[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.393, 43.753%; route: 5.189, 51.682%; tC2Q: 0.458, 4.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
</tr>
<tr>
<td>6.711</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/I3</td>
</tr>
<tr>
<td>7.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I2</td>
</tr>
<tr>
<td>9.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>11.125</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s23/I0</td>
</tr>
<tr>
<td>12.157</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C29[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s23/F</td>
</tr>
<tr>
<td>13.306</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s29/I3</td>
</tr>
<tr>
<td>14.128</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s29/F</td>
</tr>
<tr>
<td>14.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s26/I1</td>
</tr>
<tr>
<td>14.277</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s26/O</td>
</tr>
<tr>
<td>14.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s15/I0</td>
</tr>
<tr>
<td>14.440</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s15/O</td>
</tr>
<tr>
<td>14.456</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_23_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C26[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.087, 40.944%; route: 5.436, 54.464%; tC2Q: 0.458, 4.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
</tr>
<tr>
<td>6.711</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/I3</td>
</tr>
<tr>
<td>7.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I2</td>
</tr>
<tr>
<td>9.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>11.093</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s23/I2</td>
</tr>
<tr>
<td>11.915</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s23/F</td>
</tr>
<tr>
<td>13.064</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s27/I3</td>
</tr>
<tr>
<td>14.090</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s27/F</td>
</tr>
<tr>
<td>14.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s24/I1</td>
</tr>
<tr>
<td>14.240</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s24/O</td>
</tr>
<tr>
<td>14.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s15/I0</td>
</tr>
<tr>
<td>14.417</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s15/O</td>
</tr>
<tr>
<td>14.426</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_15_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.096, 41.157%; route: 5.398, 54.238%; tC2Q: 0.458, 4.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_15_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_15_s0/Q</td>
</tr>
<tr>
<td>6.877</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s24/I0</td>
</tr>
<tr>
<td>7.909</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s24/F</td>
</tr>
<tr>
<td>9.542</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s26/I2</td>
</tr>
<tr>
<td>10.574</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C31[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s26/F</td>
</tr>
<tr>
<td>11.571</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s23/I1</td>
</tr>
<tr>
<td>12.597</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s23/F</td>
</tr>
<tr>
<td>13.022</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s27/I0</td>
</tr>
<tr>
<td>14.048</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C27[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s27/F</td>
</tr>
<tr>
<td>14.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s24/I0</td>
</tr>
<tr>
<td>14.198</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C27[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s24/O</td>
</tr>
<tr>
<td>14.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s15/I1</td>
</tr>
<tr>
<td>14.375</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C27[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s15/O</td>
</tr>
<tr>
<td>14.383</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_24_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C27[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.443, 44.835%; route: 5.008, 50.540%; tC2Q: 0.458, 4.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_15_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C22[2][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_15_s0/Q</td>
</tr>
<tr>
<td>6.403</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s25/I0</td>
</tr>
<tr>
<td>7.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s25/F</td>
</tr>
<tr>
<td>9.069</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s25/I2</td>
</tr>
<tr>
<td>10.168</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C29[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s25/F</td>
</tr>
<tr>
<td>11.473</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s23/I2</td>
</tr>
<tr>
<td>12.534</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C31[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s23/F</td>
</tr>
<tr>
<td>12.957</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s28/I1</td>
</tr>
<tr>
<td>14.056</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s28/F</td>
</tr>
<tr>
<td>14.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s25/I0</td>
</tr>
<tr>
<td>14.205</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s25/O</td>
</tr>
<tr>
<td>14.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s15/I1</td>
</tr>
<tr>
<td>14.368</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s15/O</td>
</tr>
<tr>
<td>14.383</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_19_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.603, 46.450%; route: 4.848, 48.924%; tC2Q: 0.458, 4.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_15_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_15_s0/Q</td>
</tr>
<tr>
<td>6.877</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s24/I0</td>
</tr>
<tr>
<td>7.909</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s24/F</td>
</tr>
<tr>
<td>9.542</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s26/I2</td>
</tr>
<tr>
<td>10.568</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R18C31[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s26/F</td>
</tr>
<tr>
<td>10.999</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s22/I1</td>
</tr>
<tr>
<td>12.031</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s22/F</td>
</tr>
<tr>
<td>13.019</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n732_s26/I0</td>
</tr>
<tr>
<td>14.045</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n732_s26/F</td>
</tr>
<tr>
<td>14.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n732_s23/I0</td>
</tr>
<tr>
<td>14.195</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n732_s23/O</td>
</tr>
<tr>
<td>14.195</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n732_s15/I1</td>
</tr>
<tr>
<td>14.372</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n732_s15/O</td>
</tr>
<tr>
<td>14.381</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_20_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.443, 44.846%; route: 5.006, 50.528%; tC2Q: 0.458, 4.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
</tr>
<tr>
<td>7.259</td>
<td>2.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/I2</td>
</tr>
<tr>
<td>8.358</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R12C33[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/F</td>
</tr>
<tr>
<td>12.996</td>
<td>4.638</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n741_s25/I1</td>
</tr>
<tr>
<td>14.022</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n741_s25/F</td>
</tr>
<tr>
<td>14.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n741_s22/I1</td>
</tr>
<tr>
<td>14.172</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n741_s22/O</td>
</tr>
<tr>
<td>14.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n741_s15/I0</td>
</tr>
<tr>
<td>14.349</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n741_s15/O</td>
</tr>
<tr>
<td>14.358</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_11_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.452, 24.808%; route: 6.974, 70.555%; tC2Q: 0.458, 4.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
</tr>
<tr>
<td>7.259</td>
<td>2.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/I2</td>
</tr>
<tr>
<td>8.358</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R12C33[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/F</td>
</tr>
<tr>
<td>12.982</td>
<td>4.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n731_s25/I1</td>
</tr>
<tr>
<td>14.008</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C30[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n731_s25/F</td>
</tr>
<tr>
<td>14.008</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n731_s22/I1</td>
</tr>
<tr>
<td>14.158</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n731_s22/O</td>
</tr>
<tr>
<td>14.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n731_s15/I0</td>
</tr>
<tr>
<td>14.335</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n731_s15/O</td>
</tr>
<tr>
<td>14.344</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_21_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.452, 24.842%; route: 6.960, 70.514%; tC2Q: 0.458, 4.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
</tr>
<tr>
<td>6.711</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/I3</td>
</tr>
<tr>
<td>7.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I2</td>
</tr>
<tr>
<td>9.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>11.120</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s24/I0</td>
</tr>
<tr>
<td>12.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s24/F</td>
</tr>
<tr>
<td>12.972</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s36/I3</td>
</tr>
<tr>
<td>13.998</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s36/F</td>
</tr>
<tr>
<td>13.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s33/I1</td>
</tr>
<tr>
<td>14.148</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s33/O</td>
</tr>
<tr>
<td>14.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s15/I0</td>
</tr>
<tr>
<td>14.325</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C27[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s15/O</td>
</tr>
<tr>
<td>14.334</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_24_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.306, 43.670%; route: 5.096, 51.682%; tC2Q: 0.458, 4.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_15_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C22[2][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_15_s0/Q</td>
</tr>
<tr>
<td>6.403</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s25/I0</td>
</tr>
<tr>
<td>7.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s25/F</td>
</tr>
<tr>
<td>9.069</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s25/I2</td>
</tr>
<tr>
<td>10.168</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C29[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s25/F</td>
</tr>
<tr>
<td>11.473</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s23/I2</td>
</tr>
<tr>
<td>12.534</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C31[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s23/F</td>
</tr>
<tr>
<td>12.961</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n733_s26/I3</td>
</tr>
<tr>
<td>13.987</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n733_s26/F</td>
</tr>
<tr>
<td>13.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n733_s23/I0</td>
</tr>
<tr>
<td>14.137</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n733_s23/O</td>
</tr>
<tr>
<td>14.137</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n733_s15/I1</td>
</tr>
<tr>
<td>14.314</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n733_s15/O</td>
</tr>
<tr>
<td>14.323</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_19_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.545, 46.146%; route: 4.846, 49.201%; tC2Q: 0.458, 4.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
</tr>
<tr>
<td>6.711</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/I3</td>
</tr>
<tr>
<td>7.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I2</td>
</tr>
<tr>
<td>9.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>11.285</td>
<td>1.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s23/I1</td>
</tr>
<tr>
<td>12.107</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s23/F</td>
</tr>
<tr>
<td>12.949</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n735_s26/I3</td>
</tr>
<tr>
<td>13.975</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C32[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n735_s26/F</td>
</tr>
<tr>
<td>13.975</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n735_s23/I0</td>
</tr>
<tr>
<td>14.125</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C32[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n735_s23/O</td>
</tr>
<tr>
<td>14.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n735_s15/I1</td>
</tr>
<tr>
<td>14.302</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C32[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n735_s15/O</td>
</tr>
<tr>
<td>14.311</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_17_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C32[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.096, 41.640%; route: 5.282, 53.701%; tC2Q: 0.458, 4.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
</tr>
<tr>
<td>6.711</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/I3</td>
</tr>
<tr>
<td>7.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I2</td>
</tr>
<tr>
<td>9.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>11.285</td>
<td>1.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s23/I0</td>
</tr>
<tr>
<td>12.107</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s23/F</td>
</tr>
<tr>
<td>12.921</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s27/I3</td>
</tr>
<tr>
<td>13.947</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s27/F</td>
</tr>
<tr>
<td>13.947</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s24/I1</td>
</tr>
<tr>
<td>14.097</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s24/O</td>
</tr>
<tr>
<td>14.097</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s15/I0</td>
</tr>
<tr>
<td>14.274</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C32[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s15/O</td>
</tr>
<tr>
<td>14.283</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_16_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C32[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.096, 41.756%; route: 5.255, 53.572%; tC2Q: 0.458, 4.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_2_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C38[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_2_s0/Q</td>
</tr>
<tr>
<td>6.232</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26/I1</td>
</tr>
<tr>
<td>7.331</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26/F</td>
</tr>
<tr>
<td>9.136</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n353_s25/I2</td>
</tr>
<tr>
<td>9.938</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n353_s25/F</td>
</tr>
<tr>
<td>10.363</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n353_s23/I2</td>
</tr>
<tr>
<td>11.462</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n353_s23/F</td>
</tr>
<tr>
<td>12.782</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n353_s29/I3</td>
</tr>
<tr>
<td>13.881</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n353_s29/F</td>
</tr>
<tr>
<td>13.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n353_s26/I1</td>
</tr>
<tr>
<td>14.030</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n353_s26/O</td>
</tr>
<tr>
<td>14.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n353_s15/I0</td>
</tr>
<tr>
<td>14.193</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n353_s15/O</td>
</tr>
<tr>
<td>14.208</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_12_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.411, 45.313%; route: 4.865, 49.979%; tC2Q: 0.458, 4.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R12C32[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/Q</td>
</tr>
<tr>
<td>5.341</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19/I1</td>
</tr>
<tr>
<td>6.440</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19/F</td>
</tr>
<tr>
<td>6.445</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16/I3</td>
</tr>
<tr>
<td>7.267</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16/F</td>
</tr>
<tr>
<td>8.247</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22/I0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22/F</td>
</tr>
<tr>
<td>12.977</td>
<td>3.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n362_s27/I1</td>
</tr>
<tr>
<td>13.799</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n362_s27/F</td>
</tr>
<tr>
<td>13.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n362_s24/I1</td>
</tr>
<tr>
<td>13.948</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n362_s24/O</td>
</tr>
<tr>
<td>13.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n362_s15/I0</td>
</tr>
<tr>
<td>14.111</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n362_s15/O</td>
</tr>
<tr>
<td>14.126</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_3_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.154, 43.037%; route: 5.040, 52.215%; tC2Q: 0.458, 4.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_15_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_15_s0/Q</td>
</tr>
<tr>
<td>6.877</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s24/I0</td>
</tr>
<tr>
<td>7.909</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s24/F</td>
</tr>
<tr>
<td>9.542</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s26/I2</td>
</tr>
<tr>
<td>10.574</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C31[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s26/F</td>
</tr>
<tr>
<td>11.401</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s22/I1</td>
</tr>
<tr>
<td>12.027</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C30[0][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s22/F</td>
</tr>
<tr>
<td>12.858</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s30/I0</td>
</tr>
<tr>
<td>13.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s30/F</td>
</tr>
<tr>
<td>13.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s27/I1</td>
</tr>
<tr>
<td>13.829</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s27/O</td>
</tr>
<tr>
<td>13.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s15/I0</td>
</tr>
<tr>
<td>13.992</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s15/O</td>
</tr>
<tr>
<td>14.007</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_21_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.824, 40.112%; route: 5.251, 55.081%; tC2Q: 0.458, 4.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
</tr>
<tr>
<td>6.711</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/I3</td>
</tr>
<tr>
<td>7.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I2</td>
</tr>
<tr>
<td>9.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>11.125</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s23/I0</td>
</tr>
<tr>
<td>12.151</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C29[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s23/F</td>
</tr>
<tr>
<td>12.580</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s30/I3</td>
</tr>
<tr>
<td>13.679</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C29[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s30/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s27/I1</td>
</tr>
<tr>
<td>13.828</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s27/O</td>
</tr>
<tr>
<td>13.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s15/I0</td>
</tr>
<tr>
<td>13.991</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s15/O</td>
</tr>
<tr>
<td>14.006</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_22_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.358, 45.720%; route: 4.716, 49.472%; tC2Q: 0.458, 4.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
</tr>
<tr>
<td>6.711</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/I3</td>
</tr>
<tr>
<td>7.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I2</td>
</tr>
<tr>
<td>9.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>10.609</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n351_s23/I1</td>
</tr>
<tr>
<td>11.708</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n351_s23/F</td>
</tr>
<tr>
<td>12.544</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n351_s27/I3</td>
</tr>
<tr>
<td>13.570</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C25[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n351_s27/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n351_s24/I1</td>
</tr>
<tr>
<td>13.720</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C25[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n351_s24/O</td>
</tr>
<tr>
<td>13.720</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n351_s15/I0</td>
</tr>
<tr>
<td>13.897</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n351_s15/O</td>
</tr>
<tr>
<td>13.906</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_14_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C25[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.373, 46.363%; route: 4.601, 48.778%; tC2Q: 0.458, 4.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
</tr>
<tr>
<td>6.711</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/I3</td>
</tr>
<tr>
<td>7.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I2</td>
</tr>
<tr>
<td>9.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>11.285</td>
<td>1.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s23/I0</td>
</tr>
<tr>
<td>12.107</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s23/F</td>
</tr>
<tr>
<td>12.921</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n736_s26/I3</td>
</tr>
<tr>
<td>13.546</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n736_s26/F</td>
</tr>
<tr>
<td>13.546</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n736_s23/I0</td>
</tr>
<tr>
<td>13.696</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n736_s23/O</td>
</tr>
<tr>
<td>13.696</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n736_s15/I1</td>
</tr>
<tr>
<td>13.873</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n736_s15/O</td>
</tr>
<tr>
<td>13.882</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_16_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C32[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.695, 39.273%; route: 5.255, 55.855%; tC2Q: 0.458, 4.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
</tr>
<tr>
<td>6.711</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/I3</td>
</tr>
<tr>
<td>7.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I2</td>
</tr>
<tr>
<td>9.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>11.093</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s23/I2</td>
</tr>
<tr>
<td>11.915</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s23/F</td>
</tr>
<tr>
<td>12.733</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n737_s26/I3</td>
</tr>
<tr>
<td>13.358</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n737_s26/F</td>
</tr>
<tr>
<td>13.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n737_s23/I0</td>
</tr>
<tr>
<td>13.508</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n737_s23/O</td>
</tr>
<tr>
<td>13.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n737_s15/I1</td>
</tr>
<tr>
<td>13.685</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n737_s15/O</td>
</tr>
<tr>
<td>13.694</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_15_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.695, 40.074%; route: 5.067, 54.955%; tC2Q: 0.458, 4.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0/Q</td>
</tr>
<tr>
<td>6.711</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/I3</td>
</tr>
<tr>
<td>7.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I2</td>
</tr>
<tr>
<td>9.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>11.600</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n352_s23/I1</td>
</tr>
<tr>
<td>12.699</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C25[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n352_s23/F</td>
</tr>
<tr>
<td>12.716</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n352_s27/I3</td>
</tr>
<tr>
<td>13.341</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n352_s27/F</td>
</tr>
<tr>
<td>13.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n352_s24/I1</td>
</tr>
<tr>
<td>13.491</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C25[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n352_s24/O</td>
</tr>
<tr>
<td>13.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n352_s15/I0</td>
</tr>
<tr>
<td>13.668</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C25[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n352_s15/O</td>
</tr>
<tr>
<td>13.677</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_13_s0/CLK</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C25[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.972, 43.160%; route: 4.773, 51.860%; tC2Q: 0.458, 4.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_23_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C26[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_23_s0/Q</td>
</tr>
<tr>
<td>3.882</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[23]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>3.234</td>
<td>-0.077</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.627%; tC2Q: 0.333, 58.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_16_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C25[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_16_s0/Q</td>
</tr>
<tr>
<td>3.882</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>3.234</td>
<td>-0.077</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.627%; tC2Q: 0.333, 58.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[1][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_4_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C23[1][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_4_s0/Q</td>
</tr>
<tr>
<td>3.882</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>3.234</td>
<td>-0.077</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.627%; tC2Q: 0.333, 58.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C23[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_2_s0/Q</td>
</tr>
<tr>
<td>3.882</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>3.234</td>
<td>-0.077</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.627%; tC2Q: 0.333, 58.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_22_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C26[1][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_22_s0/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[22]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>3.234</td>
<td>-0.077</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 42.013%; tC2Q: 0.333, 57.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_17_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C25[1][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_17_s0/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>3.234</td>
<td>-0.077</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 42.013%; tC2Q: 0.333, 57.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C19[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0/Q</td>
</tr>
<tr>
<td>3.892</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst/B[33]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>3.234</td>
<td>-0.077</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 42.601%; tC2Q: 0.333, 57.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C19[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0/Q</td>
</tr>
<tr>
<td>3.899</td>
<td>0.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst/B[35]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>3.234</td>
<td>-0.077</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 43.287%; tC2Q: 0.333, 56.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C19[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0/Q</td>
</tr>
<tr>
<td>3.899</td>
<td>0.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst/B[32]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>3.234</td>
<td>-0.077</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 43.287%; tC2Q: 0.333, 56.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_13_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_13_s0/Q</td>
</tr>
<tr>
<td>3.912</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>-0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 44.502%; tC2Q: 0.333, 55.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_18_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_18_s0/Q</td>
</tr>
<tr>
<td>3.914</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>-0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 44.739%; tC2Q: 0.333, 55.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C19[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0/Q</td>
</tr>
<tr>
<td>3.913</td>
<td>0.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst/B[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>3.234</td>
<td>-0.077</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 44.611%; tC2Q: 0.333, 55.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C19[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0/Q</td>
</tr>
<tr>
<td>3.927</td>
<td>0.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst/B[34]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>3.234</td>
<td>-0.077</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.283, 45.874%; tC2Q: 0.333, 54.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C19[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0/Q</td>
</tr>
<tr>
<td>3.927</td>
<td>0.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst/B[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>3.234</td>
<td>-0.077</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.283, 45.874%; tC2Q: 0.333, 54.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_24_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R17C27[1][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_24_s0/Q</td>
</tr>
<tr>
<td>3.933</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>-0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.288, 46.387%; tC2Q: 0.333, 53.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_24_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R17C27[1][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_24_s0/Q</td>
</tr>
<tr>
<td>3.933</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>3.236</td>
<td>-0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.288, 46.387%; tC2Q: 0.333, 53.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/lut_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/lut_addr_7_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C28[1][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/lut_addr_7_s0/Q</td>
</tr>
<tr>
<td>4.196</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s/CLK</td>
</tr>
<tr>
<td>3.465</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.551, 62.319%; tC2Q: 0.333, 37.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/lut_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/lut_addr_8_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C28[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/lut_addr_8_s0/Q</td>
</tr>
<tr>
<td>4.197</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s/CLK</td>
</tr>
<tr>
<td>3.465</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.552, 62.369%; tC2Q: 0.333, 37.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_2_s0/Q</td>
</tr>
<tr>
<td>4.248</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_2_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C13[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_5_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_5_s0/Q</td>
</tr>
<tr>
<td>4.248</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_5_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_7_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_7_s0/Q</td>
</tr>
<tr>
<td>4.248</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_7_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_8_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_8_s0/Q</td>
</tr>
<tr>
<td>4.248</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_8_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_12_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_12_s0/Q</td>
</tr>
<tr>
<td>4.248</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_12_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_14_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_14_s0/Q</td>
</tr>
<tr>
<td>4.248</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_14_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_15_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_15_s0/Q</td>
</tr>
<tr>
<td>4.248</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>776</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_15_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phase_i_0_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>phase_i_0_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>phase_i_0_s4/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_23_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_21_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_17_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_18_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/r1_addr_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/r1_addr_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/r1_addr_22_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_8_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>776</td>
<td>clk_i_d</td>
<td>4.747</td>
<td>0.262</td>
</tr>
<tr>
<td>99</td>
<td>addr_dx_cos[22]</td>
<td>7.807</td>
<td>3.974</td>
</tr>
<tr>
<td>99</td>
<td>addr_dx_sin[22]</td>
<td>4.747</td>
<td>3.458</td>
</tr>
<tr>
<td>96</td>
<td>n728_34</td>
<td>4.747</td>
<td>5.607</td>
</tr>
<tr>
<td>96</td>
<td>n341_34</td>
<td>5.237</td>
<td>4.129</td>
</tr>
<tr>
<td>49</td>
<td>addr_dx_sin[23]</td>
<td>10.167</td>
<td>3.596</td>
</tr>
<tr>
<td>49</td>
<td>addr_dx_cos[23]</td>
<td>8.587</td>
<td>3.786</td>
</tr>
<tr>
<td>24</td>
<td>addr_dx_sin[24]</td>
<td>12.462</td>
<td>2.163</td>
</tr>
<tr>
<td>24</td>
<td>addr_dx_cos[24]</td>
<td>12.142</td>
<td>2.482</td>
</tr>
<tr>
<td>20</td>
<td>phase_i[0]</td>
<td>6.521</td>
<td>4.383</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C16</td>
<td>81.94%</td>
</tr>
<tr>
<td>R17C28</td>
<td>81.94%</td>
</tr>
<tr>
<td>R15C25</td>
<td>80.56%</td>
</tr>
<tr>
<td>R16C31</td>
<td>80.56%</td>
</tr>
<tr>
<td>R16C17</td>
<td>80.56%</td>
</tr>
<tr>
<td>R12C17</td>
<td>80.56%</td>
</tr>
<tr>
<td>R17C13</td>
<td>79.17%</td>
</tr>
<tr>
<td>R16C20</td>
<td>79.17%</td>
</tr>
<tr>
<td>R14C31</td>
<td>79.17%</td>
</tr>
<tr>
<td>R14C15</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_i -period 16 -waveform {0 8} [get_ports {clk_i}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
