# Design01
# 2021-12-02 14:09:51Z

# IO_6@[IOP=(0)][IoId=(6)] is reserved: SWDDebugEnabled
dont_use_io iocell 0 6
# IO_7@[IOP=(0)][IoId=(7)] is reserved: SWDDebugEnabled
dont_use_io iocell 0 7
dont_use_location LPCOMP -1 -1 0
dont_use_location p4lpcompcell -1 -1 0
dont_use_location LPCOMP -1 -1 1
dont_use_location p4lpcompcell -1 -1 1
dont_use_location mxs40_opamp -1 -1 0
dont_use_location p4abufcell -1 -1 0
dont_use_location mxs40_opamp -1 -1 1
dont_use_location p4abufcell -1 -1 1
dont_use_location mxs40_opamp -1 -1 2
dont_use_location p4abufcell -1 -1 2
dont_use_location mxs40_opamp -1 -1 3
dont_use_location p4abufcell -1 -1 3
set_location "ClockGenBlock" m0s8clockgenblockcell -1 -1 0
set_location "ClockBlock" m0s8clockblockcell -1 -1 0
set_io "\UART:tx(0)\" iocell 1 5
set_io "\UART:rx(0)\" iocell 1 4
set_io "ADC_In(0)" iocell 3 4
set_io "LED_1(0)" iocell 4 0
set_io "LED_2(0)" iocell 4 1
set_io "SW4(0)" iocell 3 6
set_io "SW3(0)" iocell 0 5
set_io "SW5(0)" iocell 1 6
set_io "SW2(0)" iocell 3 7
set_io "SW1(0)" iocell 1 7
set_io "TARGET_DETECT(0)" iocell 0 4
set_location "PHASE_DETECT" logicalport -1 -1 3
set_io "PHASE_DETECT(0)" iocell 3 5
set_location "\UART:SCB\" m0s8scbcell -1 -1 0
set_location "\TCPWM_1:cy_m0s8_tcpwm_1\" m0s8tcpwmcell -1 -1 0
set_location "timerInt" interrupt -1 -1 17
set_location "\BLE_1:cy_m0s8_ble\" p4blecell -1 -1 0
set_location "\BLE_1:bless_isr\" interrupt -1 -1 12
set_location "PHASE_DETECT_INT" interrupt -1 -1 3
