
STM32F407VET6 UART2 UART3 FreeRtos Atollic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004bf0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e0  08004d80  08004d80  00014d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005160  08005160  00015160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005168  08005168  00015168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800516c  0800516c  0001516c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  20000000  08005170  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
  8 .bss          000060c0  20000074  20000074  00020074  2**2
                  ALLOC
  9 ._user_heap_stack 00008000  20006134  20006134  00020074  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001f791  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003ea3  00000000  00000000  0003f835  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000d31b  00000000  00000000  000436d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001118  00000000  00000000  000509f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001698  00000000  00000000  00051b10  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023549  00000000  00000000  000531a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000110bf  00000000  00000000  000766f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d3acc  00000000  00000000  000877b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015b27c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b4c  00000000  00000000  0015b2f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004d68 	.word	0x08004d68

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08004d68 	.word	0x08004d68

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000570:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000572:	4b0b      	ldr	r3, [pc, #44]	; (80005a0 <HAL_Init+0x30>)
 8000574:	681a      	ldr	r2, [r3, #0]
 8000576:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800057a:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800057c:	681a      	ldr	r2, [r3, #0]
 800057e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000582:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000584:	681a      	ldr	r2, [r3, #0]
 8000586:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800058a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800058c:	2003      	movs	r0, #3
 800058e:	f000 f81b 	bl	80005c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000592:	2000      	movs	r0, #0
 8000594:	f003 fb26 	bl	8003be4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000598:	f003 fa8e 	bl	8003ab8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 800059c:	2000      	movs	r0, #0
 800059e:	bd08      	pop	{r3, pc}
 80005a0:	40023c00 	.word	0x40023c00

080005a4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80005a4:	4a03      	ldr	r2, [pc, #12]	; (80005b4 <HAL_IncTick+0x10>)
 80005a6:	4b04      	ldr	r3, [pc, #16]	; (80005b8 <HAL_IncTick+0x14>)
 80005a8:	6811      	ldr	r1, [r2, #0]
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	440b      	add	r3, r1
 80005ae:	6013      	str	r3, [r2, #0]
}
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	20005b64 	.word	0x20005b64
 80005b8:	20000000 	.word	0x20000000

080005bc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005bc:	4b01      	ldr	r3, [pc, #4]	; (80005c4 <HAL_GetTick+0x8>)
 80005be:	6818      	ldr	r0, [r3, #0]
}
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	20005b64 	.word	0x20005b64

080005c8 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80005c8:	1ec3      	subs	r3, r0, #3
 80005ca:	2b04      	cmp	r3, #4
{
 80005cc:	b510      	push	{r4, lr}
 80005ce:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80005d0:	d903      	bls.n	80005da <HAL_NVIC_SetPriorityGrouping+0x12>
 80005d2:	2192      	movs	r1, #146	; 0x92
 80005d4:	4809      	ldr	r0, [pc, #36]	; (80005fc <HAL_NVIC_SetPriorityGrouping+0x34>)
 80005d6:	f003 fa6d 	bl	8003ab4 <assert_failed>
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005da:	4a09      	ldr	r2, [pc, #36]	; (8000600 <HAL_NVIC_SetPriorityGrouping+0x38>)
 80005dc:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005de:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005e2:	041b      	lsls	r3, r3, #16
 80005e4:	0c1b      	lsrs	r3, r3, #16
 80005e6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005ea:	0224      	lsls	r4, r4, #8
 80005ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005f0:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80005f4:	431c      	orrs	r4, r3
  SCB->AIRCR =  reg_value;
 80005f6:	60d4      	str	r4, [r2, #12]
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80005f8:	bd10      	pop	{r4, pc}
 80005fa:	bf00      	nop
 80005fc:	08004d80 	.word	0x08004d80
 8000600:	e000ed00 	.word	0xe000ed00

08000604 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8000604:	2a0f      	cmp	r2, #15
{ 
 8000606:	b570      	push	{r4, r5, r6, lr}
 8000608:	4605      	mov	r5, r0
 800060a:	460c      	mov	r4, r1
 800060c:	4616      	mov	r6, r2
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800060e:	d903      	bls.n	8000618 <HAL_NVIC_SetPriority+0x14>
 8000610:	21aa      	movs	r1, #170	; 0xaa
 8000612:	481b      	ldr	r0, [pc, #108]	; (8000680 <HAL_NVIC_SetPriority+0x7c>)
 8000614:	f003 fa4e 	bl	8003ab4 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8000618:	2c0f      	cmp	r4, #15
 800061a:	d903      	bls.n	8000624 <HAL_NVIC_SetPriority+0x20>
 800061c:	21ab      	movs	r1, #171	; 0xab
 800061e:	4818      	ldr	r0, [pc, #96]	; (8000680 <HAL_NVIC_SetPriority+0x7c>)
 8000620:	f003 fa48 	bl	8003ab4 <assert_failed>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000624:	4b17      	ldr	r3, [pc, #92]	; (8000684 <HAL_NVIC_SetPriority+0x80>)
 8000626:	68da      	ldr	r2, [r3, #12]
 8000628:	f3c2 2202 	ubfx	r2, r2, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800062c:	f1c2 0307 	rsb	r3, r2, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000630:	1d11      	adds	r1, r2, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000632:	2b04      	cmp	r3, #4
 8000634:	bf28      	it	cs
 8000636:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000638:	2906      	cmp	r1, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800063a:	f04f 31ff 	mov.w	r1, #4294967295
 800063e:	fa01 f303 	lsl.w	r3, r1, r3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000642:	bf8c      	ite	hi
 8000644:	3a03      	subhi	r2, #3
 8000646:	2200      	movls	r2, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000648:	ea24 0303 	bic.w	r3, r4, r3
 800064c:	4093      	lsls	r3, r2
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800064e:	fa01 f202 	lsl.w	r2, r1, r2
 8000652:	ea26 0602 	bic.w	r6, r6, r2
  if ((int32_t)(IRQn) >= 0)
 8000656:	2d00      	cmp	r5, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000658:	ea43 0306 	orr.w	r3, r3, r6
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800065c:	bfa8      	it	ge
 800065e:	f105 4560 	addge.w	r5, r5, #3758096384	; 0xe0000000
 8000662:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000666:	bfbc      	itt	lt
 8000668:	f005 050f 	andlt.w	r5, r5, #15
 800066c:	4a06      	ldrlt	r2, [pc, #24]	; (8000688 <HAL_NVIC_SetPriority+0x84>)
 800066e:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000670:	bfaa      	itet	ge
 8000672:	f505 4561 	addge.w	r5, r5, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000676:	5553      	strblt	r3, [r2, r5]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000678:	f885 3300 	strbge.w	r3, [r5, #768]	; 0x300
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800067c:	bd70      	pop	{r4, r5, r6, pc}
 800067e:	bf00      	nop
 8000680:	08004d80 	.word	0x08004d80
 8000684:	e000ed00 	.word	0xe000ed00
 8000688:	e000ed14 	.word	0xe000ed14

0800068c <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800068c:	2800      	cmp	r0, #0
 800068e:	da03      	bge.n	8000698 <HAL_NVIC_EnableIRQ+0xc>
 8000690:	21be      	movs	r1, #190	; 0xbe
 8000692:	4806      	ldr	r0, [pc, #24]	; (80006ac <HAL_NVIC_EnableIRQ+0x20>)
 8000694:	f003 ba0e 	b.w	8003ab4 <assert_failed>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000698:	0942      	lsrs	r2, r0, #5
 800069a:	2301      	movs	r3, #1
 800069c:	f000 001f 	and.w	r0, r0, #31
 80006a0:	fa03 f000 	lsl.w	r0, r3, r0
 80006a4:	4b02      	ldr	r3, [pc, #8]	; (80006b0 <HAL_NVIC_EnableIRQ+0x24>)
 80006a6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80006aa:	4770      	bx	lr
 80006ac:	08004d80 	.word	0x08004d80
 80006b0:	e000e100 	.word	0xe000e100

080006b4 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80006b4:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80006b8:	2b02      	cmp	r3, #2
 80006ba:	d003      	beq.n	80006c4 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80006bc:	2380      	movs	r3, #128	; 0x80
 80006be:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80006c0:	2001      	movs	r0, #1
 80006c2:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80006c4:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80006c6:	2305      	movs	r3, #5
 80006c8:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80006cc:	6813      	ldr	r3, [r2, #0]
 80006ce:	f023 0301 	bic.w	r3, r3, #1
 80006d2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80006d4:	2000      	movs	r0, #0
}
 80006d6:	4770      	bx	lr

080006d8 <HAL_GPIO_Init>:
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80006d8:	4b9c      	ldr	r3, [pc, #624]	; (800094c <HAL_GPIO_Init+0x274>)
 80006da:	4298      	cmp	r0, r3
{
 80006dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80006e0:	4604      	mov	r4, r0
 80006e2:	460d      	mov	r5, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80006e4:	d023      	beq.n	800072e <HAL_GPIO_Init+0x56>
 80006e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80006ea:	4298      	cmp	r0, r3
 80006ec:	d01f      	beq.n	800072e <HAL_GPIO_Init+0x56>
 80006ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80006f2:	4298      	cmp	r0, r3
 80006f4:	d01b      	beq.n	800072e <HAL_GPIO_Init+0x56>
 80006f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80006fa:	4298      	cmp	r0, r3
 80006fc:	d017      	beq.n	800072e <HAL_GPIO_Init+0x56>
 80006fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000702:	4298      	cmp	r0, r3
 8000704:	d013      	beq.n	800072e <HAL_GPIO_Init+0x56>
 8000706:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800070a:	4298      	cmp	r0, r3
 800070c:	d00f      	beq.n	800072e <HAL_GPIO_Init+0x56>
 800070e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000712:	4298      	cmp	r0, r3
 8000714:	d00b      	beq.n	800072e <HAL_GPIO_Init+0x56>
 8000716:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800071a:	4298      	cmp	r0, r3
 800071c:	d007      	beq.n	800072e <HAL_GPIO_Init+0x56>
 800071e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000722:	4298      	cmp	r0, r3
 8000724:	d003      	beq.n	800072e <HAL_GPIO_Init+0x56>
 8000726:	21b3      	movs	r1, #179	; 0xb3
 8000728:	4889      	ldr	r0, [pc, #548]	; (8000950 <HAL_GPIO_Init+0x278>)
 800072a:	f003 f9c3 	bl	8003ab4 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800072e:	682b      	ldr	r3, [r5, #0]
 8000730:	b29a      	uxth	r2, r3
 8000732:	b112      	cbz	r2, 800073a <HAL_GPIO_Init+0x62>
 8000734:	0c1b      	lsrs	r3, r3, #16
 8000736:	041b      	lsls	r3, r3, #16
 8000738:	b11b      	cbz	r3, 8000742 <HAL_GPIO_Init+0x6a>
 800073a:	21b4      	movs	r1, #180	; 0xb4
 800073c:	4884      	ldr	r0, [pc, #528]	; (8000950 <HAL_GPIO_Init+0x278>)
 800073e:	f003 f9b9 	bl	8003ab4 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8000742:	686b      	ldr	r3, [r5, #4]
 8000744:	2b03      	cmp	r3, #3
 8000746:	d917      	bls.n	8000778 <HAL_GPIO_Init+0xa0>
 8000748:	f1a3 0211 	sub.w	r2, r3, #17
 800074c:	2a01      	cmp	r2, #1
 800074e:	d913      	bls.n	8000778 <HAL_GPIO_Init+0xa0>
 8000750:	4980      	ldr	r1, [pc, #512]	; (8000954 <HAL_GPIO_Init+0x27c>)
 8000752:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8000756:	428a      	cmp	r2, r1
 8000758:	d00e      	beq.n	8000778 <HAL_GPIO_Init+0xa0>
 800075a:	f501 1180 	add.w	r1, r1, #1048576	; 0x100000
 800075e:	428b      	cmp	r3, r1
 8000760:	d00a      	beq.n	8000778 <HAL_GPIO_Init+0xa0>
 8000762:	f5a1 2170 	sub.w	r1, r1, #983040	; 0xf0000
 8000766:	428a      	cmp	r2, r1
 8000768:	d006      	beq.n	8000778 <HAL_GPIO_Init+0xa0>
 800076a:	4a7b      	ldr	r2, [pc, #492]	; (8000958 <HAL_GPIO_Init+0x280>)
 800076c:	4293      	cmp	r3, r2
 800076e:	d003      	beq.n	8000778 <HAL_GPIO_Init+0xa0>
 8000770:	21b5      	movs	r1, #181	; 0xb5
 8000772:	4877      	ldr	r0, [pc, #476]	; (8000950 <HAL_GPIO_Init+0x278>)
 8000774:	f003 f99e 	bl	8003ab4 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8000778:	68ab      	ldr	r3, [r5, #8]
 800077a:	2b02      	cmp	r3, #2
 800077c:	d903      	bls.n	8000786 <HAL_GPIO_Init+0xae>
 800077e:	21b6      	movs	r1, #182	; 0xb6
 8000780:	4873      	ldr	r0, [pc, #460]	; (8000950 <HAL_GPIO_Init+0x278>)
 8000782:	f003 f997 	bl	8003ab4 <assert_failed>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000786:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 8000960 <HAL_GPIO_Init+0x288>
{
 800078a:	2600      	movs	r6, #0
    ioposition = 0x01U << position;
 800078c:	2301      	movs	r3, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800078e:	682a      	ldr	r2, [r5, #0]
    ioposition = 0x01U << position;
 8000790:	fa03 f706 	lsl.w	r7, r3, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000794:	ea07 0902 	and.w	r9, r7, r2
    if(iocurrent == ioposition)
 8000798:	454f      	cmp	r7, r9
 800079a:	f040 80c4 	bne.w	8000926 <HAL_GPIO_Init+0x24e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800079e:	686a      	ldr	r2, [r5, #4]
 80007a0:	f022 0210 	bic.w	r2, r2, #16
 80007a4:	2a02      	cmp	r2, #2
 80007a6:	d118      	bne.n	80007da <HAL_GPIO_Init+0x102>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80007a8:	692a      	ldr	r2, [r5, #16]
 80007aa:	2a0d      	cmp	r2, #13
 80007ac:	d905      	bls.n	80007ba <HAL_GPIO_Init+0xe2>
 80007ae:	2a0f      	cmp	r2, #15
 80007b0:	d003      	beq.n	80007ba <HAL_GPIO_Init+0xe2>
 80007b2:	21c7      	movs	r1, #199	; 0xc7
 80007b4:	4866      	ldr	r0, [pc, #408]	; (8000950 <HAL_GPIO_Init+0x278>)
 80007b6:	f003 f97d 	bl	8003ab4 <assert_failed>
        temp = GPIOx->AFR[position >> 3U];
 80007ba:	08f1      	lsrs	r1, r6, #3
 80007bc:	eb04 0181 	add.w	r1, r4, r1, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80007c0:	f006 0207 	and.w	r2, r6, #7
 80007c4:	0090      	lsls	r0, r2, #2
        temp = GPIOx->AFR[position >> 3U];
 80007c6:	6a0b      	ldr	r3, [r1, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80007c8:	220f      	movs	r2, #15
 80007ca:	4082      	lsls	r2, r0
 80007cc:	ea23 0c02 	bic.w	ip, r3, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80007d0:	692a      	ldr	r2, [r5, #16]
 80007d2:	4082      	lsls	r2, r0
 80007d4:	ea42 020c 	orr.w	r2, r2, ip
        GPIOx->AFR[position >> 3U] = temp;
 80007d8:	620a      	str	r2, [r1, #32]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007da:	686a      	ldr	r2, [r5, #4]
      temp = GPIOx->MODER;
 80007dc:	6820      	ldr	r0, [r4, #0]
 80007de:	ea4f 0b46 	mov.w	fp, r6, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007e2:	f04f 0a03 	mov.w	sl, #3
 80007e6:	fa0a fa0b 	lsl.w	sl, sl, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007ea:	f002 0103 	and.w	r1, r2, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007ee:	ea6f 0a0a 	mvn.w	sl, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007f2:	f022 0210 	bic.w	r2, r2, #16
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007f6:	ea0a 0000 	and.w	r0, sl, r0
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007fa:	fa01 f10b 	lsl.w	r1, r1, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007fe:	3a01      	subs	r2, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000800:	4301      	orrs	r1, r0
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000802:	2a01      	cmp	r2, #1
      GPIOx->MODER = temp;
 8000804:	6021      	str	r1, [r4, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000806:	d817      	bhi.n	8000838 <HAL_GPIO_Init+0x160>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8000808:	68ea      	ldr	r2, [r5, #12]
 800080a:	2a03      	cmp	r2, #3
 800080c:	d903      	bls.n	8000816 <HAL_GPIO_Init+0x13e>
 800080e:	21da      	movs	r1, #218	; 0xda
 8000810:	484f      	ldr	r0, [pc, #316]	; (8000950 <HAL_GPIO_Init+0x278>)
 8000812:	f003 f94f 	bl	8003ab4 <assert_failed>
        temp = GPIOx->OSPEEDR; 
 8000816:	68a1      	ldr	r1, [r4, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000818:	68ea      	ldr	r2, [r5, #12]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800081a:	686b      	ldr	r3, [r5, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800081c:	ea0a 0101 	and.w	r1, sl, r1
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000820:	fa02 f20b 	lsl.w	r2, r2, fp
 8000824:	430a      	orrs	r2, r1
        GPIOx->OSPEEDR = temp;
 8000826:	60a2      	str	r2, [r4, #8]
        temp = GPIOx->OTYPER;
 8000828:	6862      	ldr	r2, [r4, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800082a:	f3c3 1300 	ubfx	r3, r3, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800082e:	ea22 0207 	bic.w	r2, r2, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000832:	40b3      	lsls	r3, r6
 8000834:	4313      	orrs	r3, r2
        GPIOx->OTYPER = temp;
 8000836:	6063      	str	r3, [r4, #4]
      temp = GPIOx->PUPDR;
 8000838:	68e3      	ldr	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800083a:	6868      	ldr	r0, [r5, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800083c:	ea0a 0a03 	and.w	sl, sl, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000840:	68ab      	ldr	r3, [r5, #8]
 8000842:	fa03 f30b 	lsl.w	r3, r3, fp
 8000846:	ea43 030a 	orr.w	r3, r3, sl
      GPIOx->PUPDR = temp;
 800084a:	60e3      	str	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800084c:	00c3      	lsls	r3, r0, #3
 800084e:	d56a      	bpl.n	8000926 <HAL_GPIO_Init+0x24e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000850:	4a42      	ldr	r2, [pc, #264]	; (800095c <HAL_GPIO_Init+0x284>)
 8000852:	2300      	movs	r3, #0
 8000854:	9301      	str	r3, [sp, #4]
 8000856:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8000858:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800085c:	6451      	str	r1, [r2, #68]	; 0x44
 800085e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000860:	f026 0103 	bic.w	r1, r6, #3
 8000864:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8000868:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800086c:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
 8000870:	9201      	str	r2, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000872:	f006 0c03 	and.w	ip, r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000876:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000878:	f8d1 e008 	ldr.w	lr, [r1, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800087c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000880:	220f      	movs	r2, #15
 8000882:	fa02 f20c 	lsl.w	r2, r2, ip
 8000886:	ea2e 0e02 	bic.w	lr, lr, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800088a:	4a30      	ldr	r2, [pc, #192]	; (800094c <HAL_GPIO_Init+0x274>)
 800088c:	4294      	cmp	r4, r2
 800088e:	d01f      	beq.n	80008d0 <HAL_GPIO_Init+0x1f8>
 8000890:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000894:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
 8000898:	429c      	cmp	r4, r3
 800089a:	d04b      	beq.n	8000934 <HAL_GPIO_Init+0x25c>
 800089c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80008a0:	429c      	cmp	r4, r3
 80008a2:	d049      	beq.n	8000938 <HAL_GPIO_Init+0x260>
 80008a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80008a8:	429c      	cmp	r4, r3
 80008aa:	d047      	beq.n	800093c <HAL_GPIO_Init+0x264>
 80008ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80008b0:	429c      	cmp	r4, r3
 80008b2:	d045      	beq.n	8000940 <HAL_GPIO_Init+0x268>
 80008b4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80008b8:	429c      	cmp	r4, r3
 80008ba:	d043      	beq.n	8000944 <HAL_GPIO_Init+0x26c>
 80008bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80008c0:	429c      	cmp	r4, r3
 80008c2:	d041      	beq.n	8000948 <HAL_GPIO_Init+0x270>
 80008c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80008c8:	429c      	cmp	r4, r3
 80008ca:	bf14      	ite	ne
 80008cc:	2308      	movne	r3, #8
 80008ce:	2307      	moveq	r3, #7
 80008d0:	fa03 f30c 	lsl.w	r3, r3, ip
 80008d4:	ea43 030e 	orr.w	r3, r3, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80008d8:	608b      	str	r3, [r1, #8]
        temp = EXTI->IMR;
 80008da:	f8d8 2000 	ldr.w	r2, [r8]
        temp &= ~((uint32_t)iocurrent);
 80008de:	ea6f 0109 	mvn.w	r1, r9
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80008e2:	03c7      	lsls	r7, r0, #15
        temp &= ~((uint32_t)iocurrent);
 80008e4:	bf54      	ite	pl
 80008e6:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 80008e8:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->IMR = temp;
 80008ec:	f8c8 2000 	str.w	r2, [r8]

        temp = EXTI->EMR;
 80008f0:	f8d8 2004 	ldr.w	r2, [r8, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80008f4:	0383      	lsls	r3, r0, #14
        temp &= ~((uint32_t)iocurrent);
 80008f6:	bf54      	ite	pl
 80008f8:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 80008fa:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->EMR = temp;
 80008fe:	f8c8 2004 	str.w	r2, [r8, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000902:	f8d8 2008 	ldr.w	r2, [r8, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000906:	02c7      	lsls	r7, r0, #11
        temp &= ~((uint32_t)iocurrent);
 8000908:	bf54      	ite	pl
 800090a:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 800090c:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->RTSR = temp;
 8000910:	f8c8 2008 	str.w	r2, [r8, #8]

        temp = EXTI->FTSR;
 8000914:	f8d8 300c 	ldr.w	r3, [r8, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000918:	0282      	lsls	r2, r0, #10
        temp &= ~((uint32_t)iocurrent);
 800091a:	bf54      	ite	pl
 800091c:	400b      	andpl	r3, r1
        {
          temp |= iocurrent;
 800091e:	ea49 0303 	orrmi.w	r3, r9, r3
        }
        EXTI->FTSR = temp;
 8000922:	f8c8 300c 	str.w	r3, [r8, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000926:	3601      	adds	r6, #1
 8000928:	2e10      	cmp	r6, #16
 800092a:	f47f af2f 	bne.w	800078c <HAL_GPIO_Init+0xb4>
      }
    }
  }
}
 800092e:	b003      	add	sp, #12
 8000930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000934:	2301      	movs	r3, #1
 8000936:	e7cb      	b.n	80008d0 <HAL_GPIO_Init+0x1f8>
 8000938:	2302      	movs	r3, #2
 800093a:	e7c9      	b.n	80008d0 <HAL_GPIO_Init+0x1f8>
 800093c:	2303      	movs	r3, #3
 800093e:	e7c7      	b.n	80008d0 <HAL_GPIO_Init+0x1f8>
 8000940:	2304      	movs	r3, #4
 8000942:	e7c5      	b.n	80008d0 <HAL_GPIO_Init+0x1f8>
 8000944:	2305      	movs	r3, #5
 8000946:	e7c3      	b.n	80008d0 <HAL_GPIO_Init+0x1f8>
 8000948:	2306      	movs	r3, #6
 800094a:	e7c1      	b.n	80008d0 <HAL_GPIO_Init+0x1f8>
 800094c:	40020000 	.word	0x40020000
 8000950:	08004dbb 	.word	0x08004dbb
 8000954:	10110000 	.word	0x10110000
 8000958:	10220000 	.word	0x10220000
 800095c:	40023800 	.word	0x40023800
 8000960:	40013c00 	.word	0x40013c00

08000964 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000964:	b538      	push	{r3, r4, r5, lr}
 8000966:	4605      	mov	r5, r0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8000968:	460c      	mov	r4, r1
 800096a:	b921      	cbnz	r1, 8000976 <HAL_GPIO_ReadPin+0x12>
 800096c:	f44f 71bf 	mov.w	r1, #382	; 0x17e
 8000970:	4804      	ldr	r0, [pc, #16]	; (8000984 <HAL_GPIO_ReadPin+0x20>)
 8000972:	f003 f89f 	bl	8003ab4 <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000976:	692b      	ldr	r3, [r5, #16]
 8000978:	421c      	tst	r4, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800097a:	bf14      	ite	ne
 800097c:	2001      	movne	r0, #1
 800097e:	2000      	moveq	r0, #0
 8000980:	bd38      	pop	{r3, r4, r5, pc}
 8000982:	bf00      	nop
 8000984:	08004dbb 	.word	0x08004dbb

08000988 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000988:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800098c:	4604      	mov	r4, r0
 800098e:	b918      	cbnz	r0, 8000998 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000990:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8000992:	b002      	add	sp, #8
 8000994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8000998:	6803      	ldr	r3, [r0, #0]
 800099a:	2b0f      	cmp	r3, #15
 800099c:	d903      	bls.n	80009a6 <HAL_RCC_OscConfig+0x1e>
 800099e:	21e8      	movs	r1, #232	; 0xe8
 80009a0:	48a2      	ldr	r0, [pc, #648]	; (8000c2c <HAL_RCC_OscConfig+0x2a4>)
 80009a2:	f003 f887 	bl	8003ab4 <assert_failed>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80009a6:	6823      	ldr	r3, [r4, #0]
 80009a8:	07d8      	lsls	r0, r3, #31
 80009aa:	d418      	bmi.n	80009de <HAL_RCC_OscConfig+0x56>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80009ac:	6823      	ldr	r3, [r4, #0]
 80009ae:	0799      	lsls	r1, r3, #30
 80009b0:	d46b      	bmi.n	8000a8a <HAL_RCC_OscConfig+0x102>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80009b2:	6823      	ldr	r3, [r4, #0]
 80009b4:	0719      	lsls	r1, r3, #28
 80009b6:	f100 80be 	bmi.w	8000b36 <HAL_RCC_OscConfig+0x1ae>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80009ba:	6823      	ldr	r3, [r4, #0]
 80009bc:	075a      	lsls	r2, r3, #29
 80009be:	f100 80e4 	bmi.w	8000b8a <HAL_RCC_OscConfig+0x202>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80009c2:	69a3      	ldr	r3, [r4, #24]
 80009c4:	2b02      	cmp	r3, #2
 80009c6:	d904      	bls.n	80009d2 <HAL_RCC_OscConfig+0x4a>
 80009c8:	f240 11cf 	movw	r1, #463	; 0x1cf
 80009cc:	4897      	ldr	r0, [pc, #604]	; (8000c2c <HAL_RCC_OscConfig+0x2a4>)
 80009ce:	f003 f871 	bl	8003ab4 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80009d2:	69a2      	ldr	r2, [r4, #24]
 80009d4:	2a00      	cmp	r2, #0
 80009d6:	f040 8151 	bne.w	8000c7c <HAL_RCC_OscConfig+0x2f4>
  return HAL_OK;
 80009da:	2000      	movs	r0, #0
 80009dc:	e7d9      	b.n	8000992 <HAL_RCC_OscConfig+0xa>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80009de:	6863      	ldr	r3, [r4, #4]
 80009e0:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 80009e4:	d006      	beq.n	80009f4 <HAL_RCC_OscConfig+0x6c>
 80009e6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80009ea:	d003      	beq.n	80009f4 <HAL_RCC_OscConfig+0x6c>
 80009ec:	21ed      	movs	r1, #237	; 0xed
 80009ee:	488f      	ldr	r0, [pc, #572]	; (8000c2c <HAL_RCC_OscConfig+0x2a4>)
 80009f0:	f003 f860 	bl	8003ab4 <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80009f4:	4b8e      	ldr	r3, [pc, #568]	; (8000c30 <HAL_RCC_OscConfig+0x2a8>)
 80009f6:	689a      	ldr	r2, [r3, #8]
 80009f8:	f002 020c 	and.w	r2, r2, #12
 80009fc:	2a04      	cmp	r2, #4
 80009fe:	d007      	beq.n	8000a10 <HAL_RCC_OscConfig+0x88>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000a00:	689a      	ldr	r2, [r3, #8]
 8000a02:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000a06:	2a08      	cmp	r2, #8
 8000a08:	d10a      	bne.n	8000a20 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	025a      	lsls	r2, r3, #9
 8000a0e:	d507      	bpl.n	8000a20 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a10:	4b87      	ldr	r3, [pc, #540]	; (8000c30 <HAL_RCC_OscConfig+0x2a8>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	039b      	lsls	r3, r3, #14
 8000a16:	d5c9      	bpl.n	80009ac <HAL_RCC_OscConfig+0x24>
 8000a18:	6863      	ldr	r3, [r4, #4]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d1c6      	bne.n	80009ac <HAL_RCC_OscConfig+0x24>
 8000a1e:	e7b7      	b.n	8000990 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a20:	6863      	ldr	r3, [r4, #4]
 8000a22:	4d83      	ldr	r5, [pc, #524]	; (8000c30 <HAL_RCC_OscConfig+0x2a8>)
 8000a24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a28:	d111      	bne.n	8000a4e <HAL_RCC_OscConfig+0xc6>
 8000a2a:	682b      	ldr	r3, [r5, #0]
 8000a2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a30:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000a32:	f7ff fdc3 	bl	80005bc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a36:	4d7e      	ldr	r5, [pc, #504]	; (8000c30 <HAL_RCC_OscConfig+0x2a8>)
        tickstart = HAL_GetTick();
 8000a38:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a3a:	682b      	ldr	r3, [r5, #0]
 8000a3c:	039f      	lsls	r7, r3, #14
 8000a3e:	d4b5      	bmi.n	80009ac <HAL_RCC_OscConfig+0x24>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a40:	f7ff fdbc 	bl	80005bc <HAL_GetTick>
 8000a44:	1b80      	subs	r0, r0, r6
 8000a46:	2864      	cmp	r0, #100	; 0x64
 8000a48:	d9f7      	bls.n	8000a3a <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 8000a4a:	2003      	movs	r0, #3
 8000a4c:	e7a1      	b.n	8000992 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a4e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000a52:	d104      	bne.n	8000a5e <HAL_RCC_OscConfig+0xd6>
 8000a54:	682b      	ldr	r3, [r5, #0]
 8000a56:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a5a:	602b      	str	r3, [r5, #0]
 8000a5c:	e7e5      	b.n	8000a2a <HAL_RCC_OscConfig+0xa2>
 8000a5e:	682a      	ldr	r2, [r5, #0]
 8000a60:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000a64:	602a      	str	r2, [r5, #0]
 8000a66:	682a      	ldr	r2, [r5, #0]
 8000a68:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000a6c:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d1df      	bne.n	8000a32 <HAL_RCC_OscConfig+0xaa>
        tickstart = HAL_GetTick();
 8000a72:	f7ff fda3 	bl	80005bc <HAL_GetTick>
 8000a76:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a78:	682b      	ldr	r3, [r5, #0]
 8000a7a:	0398      	lsls	r0, r3, #14
 8000a7c:	d596      	bpl.n	80009ac <HAL_RCC_OscConfig+0x24>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a7e:	f7ff fd9d 	bl	80005bc <HAL_GetTick>
 8000a82:	1b80      	subs	r0, r0, r6
 8000a84:	2864      	cmp	r0, #100	; 0x64
 8000a86:	d9f7      	bls.n	8000a78 <HAL_RCC_OscConfig+0xf0>
 8000a88:	e7df      	b.n	8000a4a <HAL_RCC_OscConfig+0xc2>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8000a8a:	68e3      	ldr	r3, [r4, #12]
 8000a8c:	2b01      	cmp	r3, #1
 8000a8e:	d904      	bls.n	8000a9a <HAL_RCC_OscConfig+0x112>
 8000a90:	f240 111f 	movw	r1, #287	; 0x11f
 8000a94:	4865      	ldr	r0, [pc, #404]	; (8000c2c <HAL_RCC_OscConfig+0x2a4>)
 8000a96:	f003 f80d 	bl	8003ab4 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8000a9a:	6923      	ldr	r3, [r4, #16]
 8000a9c:	2b1f      	cmp	r3, #31
 8000a9e:	d904      	bls.n	8000aaa <HAL_RCC_OscConfig+0x122>
 8000aa0:	f44f 7190 	mov.w	r1, #288	; 0x120
 8000aa4:	4861      	ldr	r0, [pc, #388]	; (8000c2c <HAL_RCC_OscConfig+0x2a4>)
 8000aa6:	f003 f805 	bl	8003ab4 <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000aaa:	4b61      	ldr	r3, [pc, #388]	; (8000c30 <HAL_RCC_OscConfig+0x2a8>)
 8000aac:	689a      	ldr	r2, [r3, #8]
 8000aae:	f012 0f0c 	tst.w	r2, #12
 8000ab2:	d007      	beq.n	8000ac4 <HAL_RCC_OscConfig+0x13c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000ab4:	689a      	ldr	r2, [r3, #8]
 8000ab6:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000aba:	2a08      	cmp	r2, #8
 8000abc:	d112      	bne.n	8000ae4 <HAL_RCC_OscConfig+0x15c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000abe:	685b      	ldr	r3, [r3, #4]
 8000ac0:	0259      	lsls	r1, r3, #9
 8000ac2:	d40f      	bmi.n	8000ae4 <HAL_RCC_OscConfig+0x15c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ac4:	4b5a      	ldr	r3, [pc, #360]	; (8000c30 <HAL_RCC_OscConfig+0x2a8>)
 8000ac6:	681a      	ldr	r2, [r3, #0]
 8000ac8:	0792      	lsls	r2, r2, #30
 8000aca:	d503      	bpl.n	8000ad4 <HAL_RCC_OscConfig+0x14c>
 8000acc:	68e2      	ldr	r2, [r4, #12]
 8000ace:	2a01      	cmp	r2, #1
 8000ad0:	f47f af5e 	bne.w	8000990 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	6921      	ldr	r1, [r4, #16]
 8000ad8:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000adc:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000ae0:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ae2:	e766      	b.n	80009b2 <HAL_RCC_OscConfig+0x2a>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000ae4:	68e2      	ldr	r2, [r4, #12]
 8000ae6:	4b53      	ldr	r3, [pc, #332]	; (8000c34 <HAL_RCC_OscConfig+0x2ac>)
 8000ae8:	b1b2      	cbz	r2, 8000b18 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_ENABLE();
 8000aea:	2201      	movs	r2, #1
 8000aec:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000aee:	f7ff fd65 	bl	80005bc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000af2:	4d4f      	ldr	r5, [pc, #316]	; (8000c30 <HAL_RCC_OscConfig+0x2a8>)
        tickstart = HAL_GetTick();
 8000af4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000af6:	682b      	ldr	r3, [r5, #0]
 8000af8:	079f      	lsls	r7, r3, #30
 8000afa:	d507      	bpl.n	8000b0c <HAL_RCC_OscConfig+0x184>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000afc:	682b      	ldr	r3, [r5, #0]
 8000afe:	6922      	ldr	r2, [r4, #16]
 8000b00:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000b04:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000b08:	602b      	str	r3, [r5, #0]
 8000b0a:	e752      	b.n	80009b2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b0c:	f7ff fd56 	bl	80005bc <HAL_GetTick>
 8000b10:	1b80      	subs	r0, r0, r6
 8000b12:	2802      	cmp	r0, #2
 8000b14:	d9ef      	bls.n	8000af6 <HAL_RCC_OscConfig+0x16e>
 8000b16:	e798      	b.n	8000a4a <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 8000b18:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000b1a:	f7ff fd4f 	bl	80005bc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b1e:	4d44      	ldr	r5, [pc, #272]	; (8000c30 <HAL_RCC_OscConfig+0x2a8>)
        tickstart = HAL_GetTick();
 8000b20:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b22:	682b      	ldr	r3, [r5, #0]
 8000b24:	0798      	lsls	r0, r3, #30
 8000b26:	f57f af44 	bpl.w	80009b2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b2a:	f7ff fd47 	bl	80005bc <HAL_GetTick>
 8000b2e:	1b80      	subs	r0, r0, r6
 8000b30:	2802      	cmp	r0, #2
 8000b32:	d9f6      	bls.n	8000b22 <HAL_RCC_OscConfig+0x19a>
 8000b34:	e789      	b.n	8000a4a <HAL_RCC_OscConfig+0xc2>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8000b36:	6963      	ldr	r3, [r4, #20]
 8000b38:	2b01      	cmp	r3, #1
 8000b3a:	d904      	bls.n	8000b46 <HAL_RCC_OscConfig+0x1be>
 8000b3c:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8000b40:	483a      	ldr	r0, [pc, #232]	; (8000c2c <HAL_RCC_OscConfig+0x2a4>)
 8000b42:	f002 ffb7 	bl	8003ab4 <assert_failed>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000b46:	6962      	ldr	r2, [r4, #20]
 8000b48:	4b3b      	ldr	r3, [pc, #236]	; (8000c38 <HAL_RCC_OscConfig+0x2b0>)
 8000b4a:	b17a      	cbz	r2, 8000b6c <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_LSI_ENABLE();
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000b50:	f7ff fd34 	bl	80005bc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b54:	4d36      	ldr	r5, [pc, #216]	; (8000c30 <HAL_RCC_OscConfig+0x2a8>)
      tickstart = HAL_GetTick();
 8000b56:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b58:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000b5a:	079b      	lsls	r3, r3, #30
 8000b5c:	f53f af2d 	bmi.w	80009ba <HAL_RCC_OscConfig+0x32>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b60:	f7ff fd2c 	bl	80005bc <HAL_GetTick>
 8000b64:	1b80      	subs	r0, r0, r6
 8000b66:	2802      	cmp	r0, #2
 8000b68:	d9f6      	bls.n	8000b58 <HAL_RCC_OscConfig+0x1d0>
 8000b6a:	e76e      	b.n	8000a4a <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 8000b6c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000b6e:	f7ff fd25 	bl	80005bc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b72:	4d2f      	ldr	r5, [pc, #188]	; (8000c30 <HAL_RCC_OscConfig+0x2a8>)
      tickstart = HAL_GetTick();
 8000b74:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b76:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000b78:	079f      	lsls	r7, r3, #30
 8000b7a:	f57f af1e 	bpl.w	80009ba <HAL_RCC_OscConfig+0x32>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b7e:	f7ff fd1d 	bl	80005bc <HAL_GetTick>
 8000b82:	1b80      	subs	r0, r0, r6
 8000b84:	2802      	cmp	r0, #2
 8000b86:	d9f6      	bls.n	8000b76 <HAL_RCC_OscConfig+0x1ee>
 8000b88:	e75f      	b.n	8000a4a <HAL_RCC_OscConfig+0xc2>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8000b8a:	68a3      	ldr	r3, [r4, #8]
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d906      	bls.n	8000b9e <HAL_RCC_OscConfig+0x216>
 8000b90:	2b05      	cmp	r3, #5
 8000b92:	d004      	beq.n	8000b9e <HAL_RCC_OscConfig+0x216>
 8000b94:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8000b98:	4824      	ldr	r0, [pc, #144]	; (8000c2c <HAL_RCC_OscConfig+0x2a4>)
 8000b9a:	f002 ff8b 	bl	8003ab4 <assert_failed>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000b9e:	4b24      	ldr	r3, [pc, #144]	; (8000c30 <HAL_RCC_OscConfig+0x2a8>)
 8000ba0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ba2:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000ba6:	d128      	bne.n	8000bfa <HAL_RCC_OscConfig+0x272>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ba8:	9201      	str	r2, [sp, #4]
 8000baa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bac:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000bb0:	641a      	str	r2, [r3, #64]	; 0x40
 8000bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bb8:	9301      	str	r3, [sp, #4]
 8000bba:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000bbc:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bbe:	4d1f      	ldr	r5, [pc, #124]	; (8000c3c <HAL_RCC_OscConfig+0x2b4>)
 8000bc0:	682b      	ldr	r3, [r5, #0]
 8000bc2:	05d8      	lsls	r0, r3, #23
 8000bc4:	d51b      	bpl.n	8000bfe <HAL_RCC_OscConfig+0x276>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bc6:	68a3      	ldr	r3, [r4, #8]
 8000bc8:	4d19      	ldr	r5, [pc, #100]	; (8000c30 <HAL_RCC_OscConfig+0x2a8>)
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	d127      	bne.n	8000c1e <HAL_RCC_OscConfig+0x296>
 8000bce:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000bd0:	f043 0301 	orr.w	r3, r3, #1
 8000bd4:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000bd6:	f7ff fcf1 	bl	80005bc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000bda:	4d15      	ldr	r5, [pc, #84]	; (8000c30 <HAL_RCC_OscConfig+0x2a8>)
      tickstart = HAL_GetTick();
 8000bdc:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000bde:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000be2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000be4:	079a      	lsls	r2, r3, #30
 8000be6:	d543      	bpl.n	8000c70 <HAL_RCC_OscConfig+0x2e8>
    if(pwrclkchanged == SET)
 8000be8:	2e00      	cmp	r6, #0
 8000bea:	f43f aeea 	beq.w	80009c2 <HAL_RCC_OscConfig+0x3a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000bee:	4a10      	ldr	r2, [pc, #64]	; (8000c30 <HAL_RCC_OscConfig+0x2a8>)
 8000bf0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000bf2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000bf6:	6413      	str	r3, [r2, #64]	; 0x40
 8000bf8:	e6e3      	b.n	80009c2 <HAL_RCC_OscConfig+0x3a>
    FlagStatus       pwrclkchanged = RESET;
 8000bfa:	2600      	movs	r6, #0
 8000bfc:	e7df      	b.n	8000bbe <HAL_RCC_OscConfig+0x236>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000bfe:	682b      	ldr	r3, [r5, #0]
 8000c00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c04:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000c06:	f7ff fcd9 	bl	80005bc <HAL_GetTick>
 8000c0a:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c0c:	682b      	ldr	r3, [r5, #0]
 8000c0e:	05d9      	lsls	r1, r3, #23
 8000c10:	d4d9      	bmi.n	8000bc6 <HAL_RCC_OscConfig+0x23e>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000c12:	f7ff fcd3 	bl	80005bc <HAL_GetTick>
 8000c16:	1bc0      	subs	r0, r0, r7
 8000c18:	2802      	cmp	r0, #2
 8000c1a:	d9f7      	bls.n	8000c0c <HAL_RCC_OscConfig+0x284>
 8000c1c:	e715      	b.n	8000a4a <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c1e:	2b05      	cmp	r3, #5
 8000c20:	d10e      	bne.n	8000c40 <HAL_RCC_OscConfig+0x2b8>
 8000c22:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000c24:	f043 0304 	orr.w	r3, r3, #4
 8000c28:	672b      	str	r3, [r5, #112]	; 0x70
 8000c2a:	e7d0      	b.n	8000bce <HAL_RCC_OscConfig+0x246>
 8000c2c:	08004df4 	.word	0x08004df4
 8000c30:	40023800 	.word	0x40023800
 8000c34:	42470000 	.word	0x42470000
 8000c38:	42470e80 	.word	0x42470e80
 8000c3c:	40007000 	.word	0x40007000
 8000c40:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000c42:	f022 0201 	bic.w	r2, r2, #1
 8000c46:	672a      	str	r2, [r5, #112]	; 0x70
 8000c48:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000c4a:	f022 0204 	bic.w	r2, r2, #4
 8000c4e:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d1c0      	bne.n	8000bd6 <HAL_RCC_OscConfig+0x24e>
      tickstart = HAL_GetTick();
 8000c54:	f7ff fcb2 	bl	80005bc <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c58:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000c5c:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c5e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000c60:	079b      	lsls	r3, r3, #30
 8000c62:	d5c1      	bpl.n	8000be8 <HAL_RCC_OscConfig+0x260>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c64:	f7ff fcaa 	bl	80005bc <HAL_GetTick>
 8000c68:	1bc0      	subs	r0, r0, r7
 8000c6a:	4540      	cmp	r0, r8
 8000c6c:	d9f7      	bls.n	8000c5e <HAL_RCC_OscConfig+0x2d6>
 8000c6e:	e6ec      	b.n	8000a4a <HAL_RCC_OscConfig+0xc2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c70:	f7ff fca4 	bl	80005bc <HAL_GetTick>
 8000c74:	1bc0      	subs	r0, r0, r7
 8000c76:	4540      	cmp	r0, r8
 8000c78:	d9b3      	bls.n	8000be2 <HAL_RCC_OscConfig+0x25a>
 8000c7a:	e6e6      	b.n	8000a4a <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000c7c:	4e3b      	ldr	r6, [pc, #236]	; (8000d6c <HAL_RCC_OscConfig+0x3e4>)
 8000c7e:	68b3      	ldr	r3, [r6, #8]
 8000c80:	f003 030c 	and.w	r3, r3, #12
 8000c84:	2b08      	cmp	r3, #8
 8000c86:	f43f ae83 	beq.w	8000990 <HAL_RCC_OscConfig+0x8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c8a:	2a02      	cmp	r2, #2
 8000c8c:	4d38      	ldr	r5, [pc, #224]	; (8000d70 <HAL_RCC_OscConfig+0x3e8>)
 8000c8e:	d15e      	bne.n	8000d4e <HAL_RCC_OscConfig+0x3c6>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8000c90:	69e3      	ldr	r3, [r4, #28]
 8000c92:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 8000c96:	d004      	beq.n	8000ca2 <HAL_RCC_OscConfig+0x31a>
 8000c98:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 8000c9c:	4835      	ldr	r0, [pc, #212]	; (8000d74 <HAL_RCC_OscConfig+0x3ec>)
 8000c9e:	f002 ff09 	bl	8003ab4 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8000ca2:	6a23      	ldr	r3, [r4, #32]
 8000ca4:	2b3f      	cmp	r3, #63	; 0x3f
 8000ca6:	d904      	bls.n	8000cb2 <HAL_RCC_OscConfig+0x32a>
 8000ca8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8000cac:	4831      	ldr	r0, [pc, #196]	; (8000d74 <HAL_RCC_OscConfig+0x3ec>)
 8000cae:	f002 ff01 	bl	8003ab4 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8000cb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000cb4:	3b32      	subs	r3, #50	; 0x32
 8000cb6:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 8000cba:	d904      	bls.n	8000cc6 <HAL_RCC_OscConfig+0x33e>
 8000cbc:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8000cc0:	482c      	ldr	r0, [pc, #176]	; (8000d74 <HAL_RCC_OscConfig+0x3ec>)
 8000cc2:	f002 fef7 	bl	8003ab4 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8000cc6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000cc8:	2a08      	cmp	r2, #8
 8000cca:	d804      	bhi.n	8000cd6 <HAL_RCC_OscConfig+0x34e>
 8000ccc:	f44f 73aa 	mov.w	r3, #340	; 0x154
 8000cd0:	40d3      	lsrs	r3, r2
 8000cd2:	07d8      	lsls	r0, r3, #31
 8000cd4:	d404      	bmi.n	8000ce0 <HAL_RCC_OscConfig+0x358>
 8000cd6:	f240 11db 	movw	r1, #475	; 0x1db
 8000cda:	4826      	ldr	r0, [pc, #152]	; (8000d74 <HAL_RCC_OscConfig+0x3ec>)
 8000cdc:	f002 feea 	bl	8003ab4 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8000ce0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000ce2:	3b02      	subs	r3, #2
 8000ce4:	2b0d      	cmp	r3, #13
 8000ce6:	d904      	bls.n	8000cf2 <HAL_RCC_OscConfig+0x36a>
 8000ce8:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8000cec:	4821      	ldr	r0, [pc, #132]	; (8000d74 <HAL_RCC_OscConfig+0x3ec>)
 8000cee:	f002 fee1 	bl	8003ab4 <assert_failed>
        __HAL_RCC_PLL_DISABLE();
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000cf6:	f7ff fc61 	bl	80005bc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000cfa:	4e1c      	ldr	r6, [pc, #112]	; (8000d6c <HAL_RCC_OscConfig+0x3e4>)
        tickstart = HAL_GetTick();
 8000cfc:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000cfe:	6833      	ldr	r3, [r6, #0]
 8000d00:	0199      	lsls	r1, r3, #6
 8000d02:	d41e      	bmi.n	8000d42 <HAL_RCC_OscConfig+0x3ba>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000d04:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000d0c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000d10:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000d12:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000d16:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d18:	4c14      	ldr	r4, [pc, #80]	; (8000d6c <HAL_RCC_OscConfig+0x3e4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000d1a:	0852      	lsrs	r2, r2, #1
 8000d1c:	3a01      	subs	r2, #1
 8000d1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d22:	6073      	str	r3, [r6, #4]
        __HAL_RCC_PLL_ENABLE();
 8000d24:	2301      	movs	r3, #1
 8000d26:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000d28:	f7ff fc48 	bl	80005bc <HAL_GetTick>
 8000d2c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d2e:	6823      	ldr	r3, [r4, #0]
 8000d30:	019a      	lsls	r2, r3, #6
 8000d32:	f53f ae52 	bmi.w	80009da <HAL_RCC_OscConfig+0x52>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d36:	f7ff fc41 	bl	80005bc <HAL_GetTick>
 8000d3a:	1b40      	subs	r0, r0, r5
 8000d3c:	2802      	cmp	r0, #2
 8000d3e:	d9f6      	bls.n	8000d2e <HAL_RCC_OscConfig+0x3a6>
 8000d40:	e683      	b.n	8000a4a <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d42:	f7ff fc3b 	bl	80005bc <HAL_GetTick>
 8000d46:	1bc0      	subs	r0, r0, r7
 8000d48:	2802      	cmp	r0, #2
 8000d4a:	d9d8      	bls.n	8000cfe <HAL_RCC_OscConfig+0x376>
 8000d4c:	e67d      	b.n	8000a4a <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_PLL_DISABLE();
 8000d4e:	2300      	movs	r3, #0
 8000d50:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000d52:	f7ff fc33 	bl	80005bc <HAL_GetTick>
 8000d56:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000d58:	6833      	ldr	r3, [r6, #0]
 8000d5a:	019b      	lsls	r3, r3, #6
 8000d5c:	f57f ae3d 	bpl.w	80009da <HAL_RCC_OscConfig+0x52>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d60:	f7ff fc2c 	bl	80005bc <HAL_GetTick>
 8000d64:	1b00      	subs	r0, r0, r4
 8000d66:	2802      	cmp	r0, #2
 8000d68:	d9f6      	bls.n	8000d58 <HAL_RCC_OscConfig+0x3d0>
 8000d6a:	e66e      	b.n	8000a4a <HAL_RCC_OscConfig+0xc2>
 8000d6c:	40023800 	.word	0x40023800
 8000d70:	42470060 	.word	0x42470060
 8000d74:	08004df4 	.word	0x08004df4

08000d78 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000d78:	4913      	ldr	r1, [pc, #76]	; (8000dc8 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000d7a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000d7c:	688b      	ldr	r3, [r1, #8]
 8000d7e:	f003 030c 	and.w	r3, r3, #12
 8000d82:	2b04      	cmp	r3, #4
 8000d84:	d003      	beq.n	8000d8e <HAL_RCC_GetSysClockFreq+0x16>
 8000d86:	2b08      	cmp	r3, #8
 8000d88:	d003      	beq.n	8000d92 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000d8a:	4810      	ldr	r0, [pc, #64]	; (8000dcc <HAL_RCC_GetSysClockFreq+0x54>)
    {
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
 8000d8c:	e000      	b.n	8000d90 <HAL_RCC_GetSysClockFreq+0x18>
      sysclockfreq = HSE_VALUE;
 8000d8e:	4810      	ldr	r0, [pc, #64]	; (8000dd0 <HAL_RCC_GetSysClockFreq+0x58>)
}
 8000d90:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000d92:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000d94:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000d96:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000d98:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000d9c:	bf14      	ite	ne
 8000d9e:	480c      	ldrne	r0, [pc, #48]	; (8000dd0 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000da0:	480a      	ldreq	r0, [pc, #40]	; (8000dcc <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000da2:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000da6:	bf18      	it	ne
 8000da8:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000daa:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000dae:	fba1 0100 	umull	r0, r1, r1, r0
 8000db2:	f7ff fa5d 	bl	8000270 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000db6:	4b04      	ldr	r3, [pc, #16]	; (8000dc8 <HAL_RCC_GetSysClockFreq+0x50>)
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000dbe:	3301      	adds	r3, #1
 8000dc0:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000dc2:	fbb0 f0f3 	udiv	r0, r0, r3
 8000dc6:	e7e3      	b.n	8000d90 <HAL_RCC_GetSysClockFreq+0x18>
 8000dc8:	40023800 	.word	0x40023800
 8000dcc:	00f42400 	.word	0x00f42400
 8000dd0:	007a1200 	.word	0x007a1200

08000dd4 <HAL_RCC_ClockConfig>:
{
 8000dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000dd8:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000dda:	4604      	mov	r4, r0
 8000ddc:	b910      	cbnz	r0, 8000de4 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000dde:	2001      	movs	r0, #1
}
 8000de0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8000de4:	6803      	ldr	r3, [r0, #0]
 8000de6:	3b01      	subs	r3, #1
 8000de8:	2b0e      	cmp	r3, #14
 8000dea:	d904      	bls.n	8000df6 <HAL_RCC_ClockConfig+0x22>
 8000dec:	f44f 7110 	mov.w	r1, #576	; 0x240
 8000df0:	486c      	ldr	r0, [pc, #432]	; (8000fa4 <HAL_RCC_ClockConfig+0x1d0>)
 8000df2:	f002 fe5f 	bl	8003ab4 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8000df6:	2d07      	cmp	r5, #7
 8000df8:	d904      	bls.n	8000e04 <HAL_RCC_ClockConfig+0x30>
 8000dfa:	f240 2141 	movw	r1, #577	; 0x241
 8000dfe:	4869      	ldr	r0, [pc, #420]	; (8000fa4 <HAL_RCC_ClockConfig+0x1d0>)
 8000e00:	f002 fe58 	bl	8003ab4 <assert_failed>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000e04:	4b68      	ldr	r3, [pc, #416]	; (8000fa8 <HAL_RCC_ClockConfig+0x1d4>)
 8000e06:	681a      	ldr	r2, [r3, #0]
 8000e08:	f002 020f 	and.w	r2, r2, #15
 8000e0c:	42aa      	cmp	r2, r5
 8000e0e:	d33c      	bcc.n	8000e8a <HAL_RCC_ClockConfig+0xb6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e10:	6822      	ldr	r2, [r4, #0]
 8000e12:	0796      	lsls	r6, r2, #30
 8000e14:	d441      	bmi.n	8000e9a <HAL_RCC_ClockConfig+0xc6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000e16:	6823      	ldr	r3, [r4, #0]
 8000e18:	07d9      	lsls	r1, r3, #31
 8000e1a:	d46b      	bmi.n	8000ef4 <HAL_RCC_ClockConfig+0x120>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000e1c:	4b62      	ldr	r3, [pc, #392]	; (8000fa8 <HAL_RCC_ClockConfig+0x1d4>)
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	f002 020f 	and.w	r2, r2, #15
 8000e24:	42aa      	cmp	r2, r5
 8000e26:	f200 809a 	bhi.w	8000f5e <HAL_RCC_ClockConfig+0x18a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e2a:	6823      	ldr	r3, [r4, #0]
 8000e2c:	075a      	lsls	r2, r3, #29
 8000e2e:	f100 809f 	bmi.w	8000f70 <HAL_RCC_ClockConfig+0x19c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e32:	6823      	ldr	r3, [r4, #0]
 8000e34:	071b      	lsls	r3, r3, #28
 8000e36:	d518      	bpl.n	8000e6a <HAL_RCC_ClockConfig+0x96>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8000e38:	6923      	ldr	r3, [r4, #16]
 8000e3a:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 8000e3e:	d00c      	beq.n	8000e5a <HAL_RCC_ClockConfig+0x86>
 8000e40:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8000e44:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8000e48:	d007      	beq.n	8000e5a <HAL_RCC_ClockConfig+0x86>
 8000e4a:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8000e4e:	d004      	beq.n	8000e5a <HAL_RCC_ClockConfig+0x86>
 8000e50:	f44f 712c 	mov.w	r1, #688	; 0x2b0
 8000e54:	4853      	ldr	r0, [pc, #332]	; (8000fa4 <HAL_RCC_ClockConfig+0x1d0>)
 8000e56:	f002 fe2d 	bl	8003ab4 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000e5a:	4a54      	ldr	r2, [pc, #336]	; (8000fac <HAL_RCC_ClockConfig+0x1d8>)
 8000e5c:	6921      	ldr	r1, [r4, #16]
 8000e5e:	6893      	ldr	r3, [r2, #8]
 8000e60:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000e64:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000e68:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000e6a:	f7ff ff85 	bl	8000d78 <HAL_RCC_GetSysClockFreq>
 8000e6e:	4b4f      	ldr	r3, [pc, #316]	; (8000fac <HAL_RCC_ClockConfig+0x1d8>)
 8000e70:	4a4f      	ldr	r2, [pc, #316]	; (8000fb0 <HAL_RCC_ClockConfig+0x1dc>)
 8000e72:	689b      	ldr	r3, [r3, #8]
 8000e74:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000e78:	5cd3      	ldrb	r3, [r2, r3]
 8000e7a:	40d8      	lsrs	r0, r3
 8000e7c:	4b4d      	ldr	r3, [pc, #308]	; (8000fb4 <HAL_RCC_ClockConfig+0x1e0>)
 8000e7e:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000e80:	2000      	movs	r0, #0
 8000e82:	f002 feaf 	bl	8003be4 <HAL_InitTick>
  return HAL_OK;
 8000e86:	2000      	movs	r0, #0
 8000e88:	e7aa      	b.n	8000de0 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e8a:	b2ea      	uxtb	r2, r5
 8000e8c:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f003 030f 	and.w	r3, r3, #15
 8000e94:	42ab      	cmp	r3, r5
 8000e96:	d1a2      	bne.n	8000dde <HAL_RCC_ClockConfig+0xa>
 8000e98:	e7ba      	b.n	8000e10 <HAL_RCC_ClockConfig+0x3c>
 8000e9a:	4b44      	ldr	r3, [pc, #272]	; (8000fac <HAL_RCC_ClockConfig+0x1d8>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e9c:	f012 0f04 	tst.w	r2, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000ea0:	bf1e      	ittt	ne
 8000ea2:	6899      	ldrne	r1, [r3, #8]
 8000ea4:	f441 51e0 	orrne.w	r1, r1, #7168	; 0x1c00
 8000ea8:	6099      	strne	r1, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000eaa:	0710      	lsls	r0, r2, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000eac:	bf42      	ittt	mi
 8000eae:	689a      	ldrmi	r2, [r3, #8]
 8000eb0:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000eb4:	609a      	strmi	r2, [r3, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8000eb6:	68a3      	ldr	r3, [r4, #8]
 8000eb8:	f033 0280 	bics.w	r2, r3, #128	; 0x80
 8000ebc:	d012      	beq.n	8000ee4 <HAL_RCC_ClockConfig+0x110>
 8000ebe:	f023 0220 	bic.w	r2, r3, #32
 8000ec2:	2a90      	cmp	r2, #144	; 0x90
 8000ec4:	d00e      	beq.n	8000ee4 <HAL_RCC_ClockConfig+0x110>
 8000ec6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000eca:	2aa0      	cmp	r2, #160	; 0xa0
 8000ecc:	d00a      	beq.n	8000ee4 <HAL_RCC_ClockConfig+0x110>
 8000ece:	f023 0210 	bic.w	r2, r3, #16
 8000ed2:	2ac0      	cmp	r2, #192	; 0xc0
 8000ed4:	d006      	beq.n	8000ee4 <HAL_RCC_ClockConfig+0x110>
 8000ed6:	2bf0      	cmp	r3, #240	; 0xf0
 8000ed8:	d004      	beq.n	8000ee4 <HAL_RCC_ClockConfig+0x110>
 8000eda:	f44f 7119 	mov.w	r1, #612	; 0x264
 8000ede:	4831      	ldr	r0, [pc, #196]	; (8000fa4 <HAL_RCC_ClockConfig+0x1d0>)
 8000ee0:	f002 fde8 	bl	8003ab4 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ee4:	4a31      	ldr	r2, [pc, #196]	; (8000fac <HAL_RCC_ClockConfig+0x1d8>)
 8000ee6:	68a1      	ldr	r1, [r4, #8]
 8000ee8:	6893      	ldr	r3, [r2, #8]
 8000eea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000eee:	430b      	orrs	r3, r1
 8000ef0:	6093      	str	r3, [r2, #8]
 8000ef2:	e790      	b.n	8000e16 <HAL_RCC_ClockConfig+0x42>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8000ef4:	6863      	ldr	r3, [r4, #4]
 8000ef6:	2b03      	cmp	r3, #3
 8000ef8:	d904      	bls.n	8000f04 <HAL_RCC_ClockConfig+0x130>
 8000efa:	f240 216b 	movw	r1, #619	; 0x26b
 8000efe:	4829      	ldr	r0, [pc, #164]	; (8000fa4 <HAL_RCC_ClockConfig+0x1d0>)
 8000f00:	f002 fdd8 	bl	8003ab4 <assert_failed>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f04:	6862      	ldr	r2, [r4, #4]
 8000f06:	4b29      	ldr	r3, [pc, #164]	; (8000fac <HAL_RCC_ClockConfig+0x1d8>)
 8000f08:	2a01      	cmp	r2, #1
 8000f0a:	d11e      	bne.n	8000f4a <HAL_RCC_ClockConfig+0x176>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f12:	f43f af64 	beq.w	8000dde <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f16:	4e25      	ldr	r6, [pc, #148]	; (8000fac <HAL_RCC_ClockConfig+0x1d8>)
 8000f18:	68b3      	ldr	r3, [r6, #8]
 8000f1a:	f023 0303 	bic.w	r3, r3, #3
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000f22:	f7ff fb4b 	bl	80005bc <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f26:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000f2a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f2c:	68b3      	ldr	r3, [r6, #8]
 8000f2e:	6862      	ldr	r2, [r4, #4]
 8000f30:	f003 030c 	and.w	r3, r3, #12
 8000f34:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000f38:	f43f af70 	beq.w	8000e1c <HAL_RCC_ClockConfig+0x48>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f3c:	f7ff fb3e 	bl	80005bc <HAL_GetTick>
 8000f40:	1bc0      	subs	r0, r0, r7
 8000f42:	4540      	cmp	r0, r8
 8000f44:	d9f2      	bls.n	8000f2c <HAL_RCC_ClockConfig+0x158>
        return HAL_TIMEOUT;
 8000f46:	2003      	movs	r0, #3
 8000f48:	e74a      	b.n	8000de0 <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000f4a:	1e91      	subs	r1, r2, #2
 8000f4c:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f4e:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000f50:	d802      	bhi.n	8000f58 <HAL_RCC_ClockConfig+0x184>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f52:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000f56:	e7dc      	b.n	8000f12 <HAL_RCC_ClockConfig+0x13e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f58:	f013 0f02 	tst.w	r3, #2
 8000f5c:	e7d9      	b.n	8000f12 <HAL_RCC_ClockConfig+0x13e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f5e:	b2ea      	uxtb	r2, r5
 8000f60:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f003 030f 	and.w	r3, r3, #15
 8000f68:	42ab      	cmp	r3, r5
 8000f6a:	f47f af38 	bne.w	8000dde <HAL_RCC_ClockConfig+0xa>
 8000f6e:	e75c      	b.n	8000e2a <HAL_RCC_ClockConfig+0x56>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8000f70:	68e3      	ldr	r3, [r4, #12]
 8000f72:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 8000f76:	d00c      	beq.n	8000f92 <HAL_RCC_ClockConfig+0x1be>
 8000f78:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8000f7c:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8000f80:	d007      	beq.n	8000f92 <HAL_RCC_ClockConfig+0x1be>
 8000f82:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8000f86:	d004      	beq.n	8000f92 <HAL_RCC_ClockConfig+0x1be>
 8000f88:	f240 21a9 	movw	r1, #681	; 0x2a9
 8000f8c:	4805      	ldr	r0, [pc, #20]	; (8000fa4 <HAL_RCC_ClockConfig+0x1d0>)
 8000f8e:	f002 fd91 	bl	8003ab4 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000f92:	4a06      	ldr	r2, [pc, #24]	; (8000fac <HAL_RCC_ClockConfig+0x1d8>)
 8000f94:	68e1      	ldr	r1, [r4, #12]
 8000f96:	6893      	ldr	r3, [r2, #8]
 8000f98:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000f9c:	430b      	orrs	r3, r1
 8000f9e:	6093      	str	r3, [r2, #8]
 8000fa0:	e747      	b.n	8000e32 <HAL_RCC_ClockConfig+0x5e>
 8000fa2:	bf00      	nop
 8000fa4:	08004df4 	.word	0x08004df4
 8000fa8:	40023c00 	.word	0x40023c00
 8000fac:	40023800 	.word	0x40023800
 8000fb0:	080050b0 	.word	0x080050b0
 8000fb4:	2000000c 	.word	0x2000000c

08000fb8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000fb8:	4b04      	ldr	r3, [pc, #16]	; (8000fcc <HAL_RCC_GetPCLK1Freq+0x14>)
 8000fba:	4a05      	ldr	r2, [pc, #20]	; (8000fd0 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000fbc:	689b      	ldr	r3, [r3, #8]
 8000fbe:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000fc2:	5cd3      	ldrb	r3, [r2, r3]
 8000fc4:	4a03      	ldr	r2, [pc, #12]	; (8000fd4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000fc6:	6810      	ldr	r0, [r2, #0]
}
 8000fc8:	40d8      	lsrs	r0, r3
 8000fca:	4770      	bx	lr
 8000fcc:	40023800 	.word	0x40023800
 8000fd0:	080050c0 	.word	0x080050c0
 8000fd4:	2000000c 	.word	0x2000000c

08000fd8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000fd8:	4b04      	ldr	r3, [pc, #16]	; (8000fec <HAL_RCC_GetPCLK2Freq+0x14>)
 8000fda:	4a05      	ldr	r2, [pc, #20]	; (8000ff0 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000fdc:	689b      	ldr	r3, [r3, #8]
 8000fde:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000fe2:	5cd3      	ldrb	r3, [r2, r3]
 8000fe4:	4a03      	ldr	r2, [pc, #12]	; (8000ff4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000fe6:	6810      	ldr	r0, [r2, #0]
}
 8000fe8:	40d8      	lsrs	r0, r3
 8000fea:	4770      	bx	lr
 8000fec:	40023800 	.word	0x40023800
 8000ff0:	080050c0 	.word	0x080050c0
 8000ff4:	2000000c 	.word	0x2000000c

08000ff8 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000ff8:	230f      	movs	r3, #15
 8000ffa:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8000ffc:	4b0b      	ldr	r3, [pc, #44]	; (800102c <HAL_RCC_GetClockConfig+0x34>)
 8000ffe:	689a      	ldr	r2, [r3, #8]
 8001000:	f002 0203 	and.w	r2, r2, #3
 8001004:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001006:	689a      	ldr	r2, [r3, #8]
 8001008:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800100c:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800100e:	689a      	ldr	r2, [r3, #8]
 8001010:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8001014:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001016:	689b      	ldr	r3, [r3, #8]
 8001018:	08db      	lsrs	r3, r3, #3
 800101a:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800101e:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001020:	4b03      	ldr	r3, [pc, #12]	; (8001030 <HAL_RCC_GetClockConfig+0x38>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f003 030f 	and.w	r3, r3, #15
 8001028:	600b      	str	r3, [r1, #0]
}
 800102a:	4770      	bx	lr
 800102c:	40023800 	.word	0x40023800
 8001030:	40023c00 	.word	0x40023c00

08001034 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001034:	4770      	bx	lr
	...

08001038 <HAL_TIM_Base_Start_IT>:
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8001038:	6803      	ldr	r3, [r0, #0]
 800103a:	4a26      	ldr	r2, [pc, #152]	; (80010d4 <HAL_TIM_Base_Start_IT+0x9c>)
 800103c:	4293      	cmp	r3, r2
{
 800103e:	b510      	push	{r4, lr}
 8001040:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8001042:	d037      	beq.n	80010b4 <HAL_TIM_Base_Start_IT+0x7c>
 8001044:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001048:	d034      	beq.n	80010b4 <HAL_TIM_Base_Start_IT+0x7c>
 800104a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800104e:	4293      	cmp	r3, r2
 8001050:	d030      	beq.n	80010b4 <HAL_TIM_Base_Start_IT+0x7c>
 8001052:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001056:	4293      	cmp	r3, r2
 8001058:	d02c      	beq.n	80010b4 <HAL_TIM_Base_Start_IT+0x7c>
 800105a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800105e:	4293      	cmp	r3, r2
 8001060:	d028      	beq.n	80010b4 <HAL_TIM_Base_Start_IT+0x7c>
 8001062:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001066:	4293      	cmp	r3, r2
 8001068:	d024      	beq.n	80010b4 <HAL_TIM_Base_Start_IT+0x7c>
 800106a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800106e:	4293      	cmp	r3, r2
 8001070:	d020      	beq.n	80010b4 <HAL_TIM_Base_Start_IT+0x7c>
 8001072:	f502 4270 	add.w	r2, r2, #61440	; 0xf000
 8001076:	4293      	cmp	r3, r2
 8001078:	d01c      	beq.n	80010b4 <HAL_TIM_Base_Start_IT+0x7c>
 800107a:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 800107e:	4293      	cmp	r3, r2
 8001080:	d018      	beq.n	80010b4 <HAL_TIM_Base_Start_IT+0x7c>
 8001082:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001086:	4293      	cmp	r3, r2
 8001088:	d014      	beq.n	80010b4 <HAL_TIM_Base_Start_IT+0x7c>
 800108a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800108e:	4293      	cmp	r3, r2
 8001090:	d010      	beq.n	80010b4 <HAL_TIM_Base_Start_IT+0x7c>
 8001092:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001096:	4293      	cmp	r3, r2
 8001098:	d00c      	beq.n	80010b4 <HAL_TIM_Base_Start_IT+0x7c>
 800109a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800109e:	4293      	cmp	r3, r2
 80010a0:	d008      	beq.n	80010b4 <HAL_TIM_Base_Start_IT+0x7c>
 80010a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d004      	beq.n	80010b4 <HAL_TIM_Base_Start_IT+0x7c>
 80010aa:	f240 11b1 	movw	r1, #433	; 0x1b1
 80010ae:	480a      	ldr	r0, [pc, #40]	; (80010d8 <HAL_TIM_Base_Start_IT+0xa0>)
 80010b0:	f002 fd00 	bl	8003ab4 <assert_failed>

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80010b4:	6823      	ldr	r3, [r4, #0]
 80010b6:	68da      	ldr	r2, [r3, #12]
 80010b8:	f042 0201 	orr.w	r2, r2, #1
 80010bc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80010be:	689a      	ldr	r2, [r3, #8]
 80010c0:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80010c4:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 80010c6:	bf1e      	ittt	ne
 80010c8:	681a      	ldrne	r2, [r3, #0]
 80010ca:	f042 0201 	orrne.w	r2, r2, #1
 80010ce:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 80010d0:	2000      	movs	r0, #0
 80010d2:	bd10      	pop	{r4, pc}
 80010d4:	40010000 	.word	0x40010000
 80010d8:	08004e2c 	.word	0x08004e2c

080010dc <HAL_TIM_OC_DelayElapsedCallback>:
 80010dc:	4770      	bx	lr

080010de <HAL_TIM_IC_CaptureCallback>:
 80010de:	4770      	bx	lr

080010e0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80010e0:	4770      	bx	lr

080010e2 <HAL_TIM_TriggerCallback>:
 80010e2:	4770      	bx	lr

080010e4 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80010e4:	6803      	ldr	r3, [r0, #0]
 80010e6:	691a      	ldr	r2, [r3, #16]
 80010e8:	0791      	lsls	r1, r2, #30
{
 80010ea:	b510      	push	{r4, lr}
 80010ec:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80010ee:	d50e      	bpl.n	800110e <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80010f0:	68da      	ldr	r2, [r3, #12]
 80010f2:	0792      	lsls	r2, r2, #30
 80010f4:	d50b      	bpl.n	800110e <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80010f6:	f06f 0202 	mvn.w	r2, #2
 80010fa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80010fc:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80010fe:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001100:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001102:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001104:	d077      	beq.n	80011f6 <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001106:	f7ff ffea 	bl	80010de <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800110a:	2300      	movs	r3, #0
 800110c:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800110e:	6823      	ldr	r3, [r4, #0]
 8001110:	691a      	ldr	r2, [r3, #16]
 8001112:	0750      	lsls	r0, r2, #29
 8001114:	d510      	bpl.n	8001138 <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001116:	68da      	ldr	r2, [r3, #12]
 8001118:	0751      	lsls	r1, r2, #29
 800111a:	d50d      	bpl.n	8001138 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800111c:	f06f 0204 	mvn.w	r2, #4
 8001120:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001122:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001124:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001126:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800112a:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800112c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800112e:	d068      	beq.n	8001202 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001130:	f7ff ffd5 	bl	80010de <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001134:	2300      	movs	r3, #0
 8001136:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001138:	6823      	ldr	r3, [r4, #0]
 800113a:	691a      	ldr	r2, [r3, #16]
 800113c:	0712      	lsls	r2, r2, #28
 800113e:	d50f      	bpl.n	8001160 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001140:	68da      	ldr	r2, [r3, #12]
 8001142:	0710      	lsls	r0, r2, #28
 8001144:	d50c      	bpl.n	8001160 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001146:	f06f 0208 	mvn.w	r2, #8
 800114a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800114c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800114e:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001150:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001152:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001154:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001156:	d05a      	beq.n	800120e <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001158:	f7ff ffc1 	bl	80010de <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800115c:	2300      	movs	r3, #0
 800115e:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001160:	6823      	ldr	r3, [r4, #0]
 8001162:	691a      	ldr	r2, [r3, #16]
 8001164:	06d2      	lsls	r2, r2, #27
 8001166:	d510      	bpl.n	800118a <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001168:	68da      	ldr	r2, [r3, #12]
 800116a:	06d0      	lsls	r0, r2, #27
 800116c:	d50d      	bpl.n	800118a <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800116e:	f06f 0210 	mvn.w	r2, #16
 8001172:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001174:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001176:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001178:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800117c:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800117e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001180:	d04b      	beq.n	800121a <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001182:	f7ff ffac 	bl	80010de <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001186:	2300      	movs	r3, #0
 8001188:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800118a:	6823      	ldr	r3, [r4, #0]
 800118c:	691a      	ldr	r2, [r3, #16]
 800118e:	07d1      	lsls	r1, r2, #31
 8001190:	d508      	bpl.n	80011a4 <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001192:	68da      	ldr	r2, [r3, #12]
 8001194:	07d2      	lsls	r2, r2, #31
 8001196:	d505      	bpl.n	80011a4 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001198:	f06f 0201 	mvn.w	r2, #1
 800119c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800119e:	4620      	mov	r0, r4
 80011a0:	f002 fc7e 	bl	8003aa0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80011a4:	6823      	ldr	r3, [r4, #0]
 80011a6:	691a      	ldr	r2, [r3, #16]
 80011a8:	0610      	lsls	r0, r2, #24
 80011aa:	d508      	bpl.n	80011be <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80011ac:	68da      	ldr	r2, [r3, #12]
 80011ae:	0611      	lsls	r1, r2, #24
 80011b0:	d505      	bpl.n	80011be <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80011b2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80011b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80011b8:	4620      	mov	r0, r4
 80011ba:	f000 f91c 	bl	80013f6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80011be:	6823      	ldr	r3, [r4, #0]
 80011c0:	691a      	ldr	r2, [r3, #16]
 80011c2:	0652      	lsls	r2, r2, #25
 80011c4:	d508      	bpl.n	80011d8 <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80011c6:	68da      	ldr	r2, [r3, #12]
 80011c8:	0650      	lsls	r0, r2, #25
 80011ca:	d505      	bpl.n	80011d8 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80011cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80011d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80011d2:	4620      	mov	r0, r4
 80011d4:	f7ff ff85 	bl	80010e2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80011d8:	6823      	ldr	r3, [r4, #0]
 80011da:	691a      	ldr	r2, [r3, #16]
 80011dc:	0691      	lsls	r1, r2, #26
 80011de:	d522      	bpl.n	8001226 <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80011e0:	68da      	ldr	r2, [r3, #12]
 80011e2:	0692      	lsls	r2, r2, #26
 80011e4:	d51f      	bpl.n	8001226 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80011e6:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80011ea:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80011ec:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80011ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80011f2:	f000 b8ff 	b.w	80013f4 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80011f6:	f7ff ff71 	bl	80010dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80011fa:	4620      	mov	r0, r4
 80011fc:	f7ff ff70 	bl	80010e0 <HAL_TIM_PWM_PulseFinishedCallback>
 8001200:	e783      	b.n	800110a <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001202:	f7ff ff6b 	bl	80010dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001206:	4620      	mov	r0, r4
 8001208:	f7ff ff6a 	bl	80010e0 <HAL_TIM_PWM_PulseFinishedCallback>
 800120c:	e792      	b.n	8001134 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800120e:	f7ff ff65 	bl	80010dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001212:	4620      	mov	r0, r4
 8001214:	f7ff ff64 	bl	80010e0 <HAL_TIM_PWM_PulseFinishedCallback>
 8001218:	e7a0      	b.n	800115c <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800121a:	f7ff ff5f 	bl	80010dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800121e:	4620      	mov	r0, r4
 8001220:	f7ff ff5e 	bl	80010e0 <HAL_TIM_PWM_PulseFinishedCallback>
 8001224:	e7af      	b.n	8001186 <HAL_TIM_IRQHandler+0xa2>
}
 8001226:	bd10      	pop	{r4, pc}

08001228 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001228:	4a30      	ldr	r2, [pc, #192]	; (80012ec <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 800122a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800122c:	4290      	cmp	r0, r2
 800122e:	d012      	beq.n	8001256 <TIM_Base_SetConfig+0x2e>
 8001230:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001234:	d00f      	beq.n	8001256 <TIM_Base_SetConfig+0x2e>
 8001236:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800123a:	4290      	cmp	r0, r2
 800123c:	d00b      	beq.n	8001256 <TIM_Base_SetConfig+0x2e>
 800123e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001242:	4290      	cmp	r0, r2
 8001244:	d007      	beq.n	8001256 <TIM_Base_SetConfig+0x2e>
 8001246:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800124a:	4290      	cmp	r0, r2
 800124c:	d003      	beq.n	8001256 <TIM_Base_SetConfig+0x2e>
 800124e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001252:	4290      	cmp	r0, r2
 8001254:	d119      	bne.n	800128a <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001256:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001258:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800125c:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800125e:	4a23      	ldr	r2, [pc, #140]	; (80012ec <TIM_Base_SetConfig+0xc4>)
 8001260:	4290      	cmp	r0, r2
 8001262:	d029      	beq.n	80012b8 <TIM_Base_SetConfig+0x90>
 8001264:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001268:	d026      	beq.n	80012b8 <TIM_Base_SetConfig+0x90>
 800126a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800126e:	4290      	cmp	r0, r2
 8001270:	d022      	beq.n	80012b8 <TIM_Base_SetConfig+0x90>
 8001272:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001276:	4290      	cmp	r0, r2
 8001278:	d01e      	beq.n	80012b8 <TIM_Base_SetConfig+0x90>
 800127a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800127e:	4290      	cmp	r0, r2
 8001280:	d01a      	beq.n	80012b8 <TIM_Base_SetConfig+0x90>
 8001282:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001286:	4290      	cmp	r0, r2
 8001288:	d016      	beq.n	80012b8 <TIM_Base_SetConfig+0x90>
 800128a:	4a19      	ldr	r2, [pc, #100]	; (80012f0 <TIM_Base_SetConfig+0xc8>)
 800128c:	4290      	cmp	r0, r2
 800128e:	d013      	beq.n	80012b8 <TIM_Base_SetConfig+0x90>
 8001290:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001294:	4290      	cmp	r0, r2
 8001296:	d00f      	beq.n	80012b8 <TIM_Base_SetConfig+0x90>
 8001298:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800129c:	4290      	cmp	r0, r2
 800129e:	d00b      	beq.n	80012b8 <TIM_Base_SetConfig+0x90>
 80012a0:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80012a4:	4290      	cmp	r0, r2
 80012a6:	d007      	beq.n	80012b8 <TIM_Base_SetConfig+0x90>
 80012a8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80012ac:	4290      	cmp	r0, r2
 80012ae:	d003      	beq.n	80012b8 <TIM_Base_SetConfig+0x90>
 80012b0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80012b4:	4290      	cmp	r0, r2
 80012b6:	d103      	bne.n	80012c0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80012b8:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80012ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80012be:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80012c0:	694a      	ldr	r2, [r1, #20]
 80012c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80012c6:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80012c8:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80012ca:	688b      	ldr	r3, [r1, #8]
 80012cc:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80012ce:	680b      	ldr	r3, [r1, #0]
 80012d0:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80012d2:	4b06      	ldr	r3, [pc, #24]	; (80012ec <TIM_Base_SetConfig+0xc4>)
 80012d4:	4298      	cmp	r0, r3
 80012d6:	d003      	beq.n	80012e0 <TIM_Base_SetConfig+0xb8>
 80012d8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80012dc:	4298      	cmp	r0, r3
 80012de:	d101      	bne.n	80012e4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80012e0:	690b      	ldr	r3, [r1, #16]
 80012e2:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80012e4:	2301      	movs	r3, #1
 80012e6:	6143      	str	r3, [r0, #20]
}
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	40010000 	.word	0x40010000
 80012f0:	40014000 	.word	0x40014000

080012f4 <HAL_TIM_Base_Init>:
{
 80012f4:	b510      	push	{r4, lr}
  if (htim == NULL)
 80012f6:	4604      	mov	r4, r0
 80012f8:	2800      	cmp	r0, #0
 80012fa:	d075      	beq.n	80013e8 <HAL_TIM_Base_Init+0xf4>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80012fc:	6803      	ldr	r3, [r0, #0]
 80012fe:	4a3b      	ldr	r2, [pc, #236]	; (80013ec <HAL_TIM_Base_Init+0xf8>)
 8001300:	4293      	cmp	r3, r2
 8001302:	d037      	beq.n	8001374 <HAL_TIM_Base_Init+0x80>
 8001304:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001308:	d034      	beq.n	8001374 <HAL_TIM_Base_Init+0x80>
 800130a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800130e:	4293      	cmp	r3, r2
 8001310:	d030      	beq.n	8001374 <HAL_TIM_Base_Init+0x80>
 8001312:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001316:	4293      	cmp	r3, r2
 8001318:	d02c      	beq.n	8001374 <HAL_TIM_Base_Init+0x80>
 800131a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800131e:	4293      	cmp	r3, r2
 8001320:	d028      	beq.n	8001374 <HAL_TIM_Base_Init+0x80>
 8001322:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001326:	4293      	cmp	r3, r2
 8001328:	d024      	beq.n	8001374 <HAL_TIM_Base_Init+0x80>
 800132a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800132e:	4293      	cmp	r3, r2
 8001330:	d020      	beq.n	8001374 <HAL_TIM_Base_Init+0x80>
 8001332:	f502 4270 	add.w	r2, r2, #61440	; 0xf000
 8001336:	4293      	cmp	r3, r2
 8001338:	d01c      	beq.n	8001374 <HAL_TIM_Base_Init+0x80>
 800133a:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 800133e:	4293      	cmp	r3, r2
 8001340:	d018      	beq.n	8001374 <HAL_TIM_Base_Init+0x80>
 8001342:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001346:	4293      	cmp	r3, r2
 8001348:	d014      	beq.n	8001374 <HAL_TIM_Base_Init+0x80>
 800134a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800134e:	4293      	cmp	r3, r2
 8001350:	d010      	beq.n	8001374 <HAL_TIM_Base_Init+0x80>
 8001352:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001356:	4293      	cmp	r3, r2
 8001358:	d00c      	beq.n	8001374 <HAL_TIM_Base_Init+0x80>
 800135a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800135e:	4293      	cmp	r3, r2
 8001360:	d008      	beq.n	8001374 <HAL_TIM_Base_Init+0x80>
 8001362:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001366:	4293      	cmp	r3, r2
 8001368:	d004      	beq.n	8001374 <HAL_TIM_Base_Init+0x80>
 800136a:	f44f 7185 	mov.w	r1, #266	; 0x10a
 800136e:	4820      	ldr	r0, [pc, #128]	; (80013f0 <HAL_TIM_Base_Init+0xfc>)
 8001370:	f002 fba0 	bl	8003ab4 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8001374:	68a3      	ldr	r3, [r4, #8]
 8001376:	f033 0210 	bics.w	r2, r3, #16
 800137a:	d00a      	beq.n	8001392 <HAL_TIM_Base_Init+0x9e>
 800137c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001380:	2a20      	cmp	r2, #32
 8001382:	d006      	beq.n	8001392 <HAL_TIM_Base_Init+0x9e>
 8001384:	2b40      	cmp	r3, #64	; 0x40
 8001386:	d004      	beq.n	8001392 <HAL_TIM_Base_Init+0x9e>
 8001388:	f240 110b 	movw	r1, #267	; 0x10b
 800138c:	4818      	ldr	r0, [pc, #96]	; (80013f0 <HAL_TIM_Base_Init+0xfc>)
 800138e:	f002 fb91 	bl	8003ab4 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8001392:	6923      	ldr	r3, [r4, #16]
 8001394:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8001398:	d007      	beq.n	80013aa <HAL_TIM_Base_Init+0xb6>
 800139a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800139e:	d004      	beq.n	80013aa <HAL_TIM_Base_Init+0xb6>
 80013a0:	f44f 7186 	mov.w	r1, #268	; 0x10c
 80013a4:	4812      	ldr	r0, [pc, #72]	; (80013f0 <HAL_TIM_Base_Init+0xfc>)
 80013a6:	f002 fb85 	bl	8003ab4 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80013aa:	69a3      	ldr	r3, [r4, #24]
 80013ac:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80013b0:	d004      	beq.n	80013bc <HAL_TIM_Base_Init+0xc8>
 80013b2:	f240 110d 	movw	r1, #269	; 0x10d
 80013b6:	480e      	ldr	r0, [pc, #56]	; (80013f0 <HAL_TIM_Base_Init+0xfc>)
 80013b8:	f002 fb7c 	bl	8003ab4 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 80013bc:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80013c0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80013c4:	b923      	cbnz	r3, 80013d0 <HAL_TIM_Base_Init+0xdc>
    htim->Lock = HAL_UNLOCKED;
 80013c6:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80013ca:	4620      	mov	r0, r4
 80013cc:	f7ff fe32 	bl	8001034 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80013d0:	2302      	movs	r3, #2
 80013d2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80013d6:	6820      	ldr	r0, [r4, #0]
 80013d8:	1d21      	adds	r1, r4, #4
 80013da:	f7ff ff25 	bl	8001228 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80013de:	2301      	movs	r3, #1
 80013e0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80013e4:	2000      	movs	r0, #0
}
 80013e6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80013e8:	2001      	movs	r0, #1
 80013ea:	e7fc      	b.n	80013e6 <HAL_TIM_Base_Init+0xf2>
 80013ec:	40010000 	.word	0x40010000
 80013f0:	08004e2c 	.word	0x08004e2c

080013f4 <HAL_TIMEx_CommutCallback>:
 80013f4:	4770      	bx	lr

080013f6 <HAL_TIMEx_BreakCallback>:
 80013f6:	4770      	bx	lr

080013f8 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80013f8:	6803      	ldr	r3, [r0, #0]
 80013fa:	68da      	ldr	r2, [r3, #12]
 80013fc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001400:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001402:	695a      	ldr	r2, [r3, #20]
 8001404:	f022 0201 	bic.w	r2, r2, #1
 8001408:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800140a:	2320      	movs	r3, #32
 800140c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 8001410:	4770      	bx	lr
	...

08001414 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001414:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8001418:	6842      	ldr	r2, [r0, #4]
 800141a:	4b9d      	ldr	r3, [pc, #628]	; (8001690 <UART_SetConfig+0x27c>)
 800141c:	429a      	cmp	r2, r3
{
 800141e:	4604      	mov	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8001420:	d904      	bls.n	800142c <UART_SetConfig+0x18>
 8001422:	f640 31e5 	movw	r1, #3045	; 0xbe5
 8001426:	489b      	ldr	r0, [pc, #620]	; (8001694 <UART_SetConfig+0x280>)
 8001428:	f002 fb44 	bl	8003ab4 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800142c:	68e3      	ldr	r3, [r4, #12]
 800142e:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 8001432:	d004      	beq.n	800143e <UART_SetConfig+0x2a>
 8001434:	f640 31e6 	movw	r1, #3046	; 0xbe6
 8001438:	4896      	ldr	r0, [pc, #600]	; (8001694 <UART_SetConfig+0x280>)
 800143a:	f002 fb3b 	bl	8003ab4 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800143e:	6923      	ldr	r3, [r4, #16]
 8001440:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8001444:	d007      	beq.n	8001456 <UART_SetConfig+0x42>
 8001446:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800144a:	d004      	beq.n	8001456 <UART_SetConfig+0x42>
 800144c:	f640 31e7 	movw	r1, #3047	; 0xbe7
 8001450:	4890      	ldr	r0, [pc, #576]	; (8001694 <UART_SetConfig+0x280>)
 8001452:	f002 fb2f 	bl	8003ab4 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8001456:	6963      	ldr	r3, [r4, #20]
 8001458:	f64f 72f3 	movw	r2, #65523	; 0xfff3
 800145c:	4213      	tst	r3, r2
 800145e:	d100      	bne.n	8001462 <UART_SetConfig+0x4e>
 8001460:	b923      	cbnz	r3, 800146c <UART_SetConfig+0x58>
 8001462:	f640 31e8 	movw	r1, #3048	; 0xbe8
 8001466:	488b      	ldr	r0, [pc, #556]	; (8001694 <UART_SetConfig+0x280>)
 8001468:	f002 fb24 	bl	8003ab4 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800146c:	6823      	ldr	r3, [r4, #0]
 800146e:	68e1      	ldr	r1, [r4, #12]
 8001470:	691a      	ldr	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001472:	6925      	ldr	r5, [r4, #16]
 8001474:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001476:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800147a:	430a      	orrs	r2, r1
 800147c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800147e:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001480:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001482:	432a      	orrs	r2, r5
 8001484:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8001486:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800148a:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 800148c:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001490:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8001492:	430a      	orrs	r2, r1
 8001494:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001496:	695a      	ldr	r2, [r3, #20]
 8001498:	69a1      	ldr	r1, [r4, #24]
 800149a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800149e:	430a      	orrs	r2, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80014a0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80014a4:	615a      	str	r2, [r3, #20]
 80014a6:	4a7c      	ldr	r2, [pc, #496]	; (8001698 <UART_SetConfig+0x284>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80014a8:	d17b      	bne.n	80015a2 <UART_SetConfig+0x18e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d003      	beq.n	80014b6 <UART_SetConfig+0xa2>
 80014ae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d144      	bne.n	8001540 <UART_SetConfig+0x12c>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80014b6:	f7ff fd8f 	bl	8000fd8 <HAL_RCC_GetPCLK2Freq>
 80014ba:	6867      	ldr	r7, [r4, #4]
 80014bc:	2519      	movs	r5, #25
 80014be:	f04f 0864 	mov.w	r8, #100	; 0x64
 80014c2:	fb05 f300 	mul.w	r3, r5, r0
 80014c6:	007f      	lsls	r7, r7, #1
 80014c8:	fbb3 f3f7 	udiv	r3, r3, r7
 80014cc:	fbb3 f3f8 	udiv	r3, r3, r8
 80014d0:	011f      	lsls	r7, r3, #4
 80014d2:	f7ff fd81 	bl	8000fd8 <HAL_RCC_GetPCLK2Freq>
 80014d6:	6863      	ldr	r3, [r4, #4]
 80014d8:	4368      	muls	r0, r5
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	fbb0 f6f3 	udiv	r6, r0, r3
 80014e0:	f7ff fd7a 	bl	8000fd8 <HAL_RCC_GetPCLK2Freq>
 80014e4:	6863      	ldr	r3, [r4, #4]
 80014e6:	4368      	muls	r0, r5
 80014e8:	005b      	lsls	r3, r3, #1
 80014ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80014ee:	fbb3 f3f8 	udiv	r3, r3, r8
 80014f2:	fb08 6313 	mls	r3, r8, r3, r6
 80014f6:	00db      	lsls	r3, r3, #3
 80014f8:	3332      	adds	r3, #50	; 0x32
 80014fa:	fbb3 f3f8 	udiv	r3, r3, r8
 80014fe:	005b      	lsls	r3, r3, #1
 8001500:	f403 76f8 	and.w	r6, r3, #496	; 0x1f0
 8001504:	f7ff fd68 	bl	8000fd8 <HAL_RCC_GetPCLK2Freq>
 8001508:	6862      	ldr	r2, [r4, #4]
 800150a:	4368      	muls	r0, r5
 800150c:	0052      	lsls	r2, r2, #1
 800150e:	fbb0 f9f2 	udiv	r9, r0, r2
 8001512:	f7ff fd61 	bl	8000fd8 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001516:	6863      	ldr	r3, [r4, #4]
 8001518:	6822      	ldr	r2, [r4, #0]
 800151a:	4368      	muls	r0, r5
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001522:	fbb3 f3f8 	udiv	r3, r3, r8
 8001526:	fb08 9313 	mls	r3, r8, r3, r9
 800152a:	00db      	lsls	r3, r3, #3
 800152c:	3332      	adds	r3, #50	; 0x32
 800152e:	fbb3 f3f8 	udiv	r3, r3, r8
 8001532:	f003 0307 	and.w	r3, r3, #7
 8001536:	443b      	add	r3, r7
 8001538:	4433      	add	r3, r6
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800153a:	6093      	str	r3, [r2, #8]
    }
  }
}
 800153c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001540:	f7ff fd3a 	bl	8000fb8 <HAL_RCC_GetPCLK1Freq>
 8001544:	6867      	ldr	r7, [r4, #4]
 8001546:	2519      	movs	r5, #25
 8001548:	f04f 0864 	mov.w	r8, #100	; 0x64
 800154c:	fb05 f300 	mul.w	r3, r5, r0
 8001550:	007f      	lsls	r7, r7, #1
 8001552:	fbb3 f3f7 	udiv	r3, r3, r7
 8001556:	fbb3 f3f8 	udiv	r3, r3, r8
 800155a:	011f      	lsls	r7, r3, #4
 800155c:	f7ff fd2c 	bl	8000fb8 <HAL_RCC_GetPCLK1Freq>
 8001560:	6863      	ldr	r3, [r4, #4]
 8001562:	4368      	muls	r0, r5
 8001564:	005b      	lsls	r3, r3, #1
 8001566:	fbb0 f6f3 	udiv	r6, r0, r3
 800156a:	f7ff fd25 	bl	8000fb8 <HAL_RCC_GetPCLK1Freq>
 800156e:	6863      	ldr	r3, [r4, #4]
 8001570:	4368      	muls	r0, r5
 8001572:	005b      	lsls	r3, r3, #1
 8001574:	fbb0 f3f3 	udiv	r3, r0, r3
 8001578:	fbb3 f3f8 	udiv	r3, r3, r8
 800157c:	fb08 6313 	mls	r3, r8, r3, r6
 8001580:	00db      	lsls	r3, r3, #3
 8001582:	3332      	adds	r3, #50	; 0x32
 8001584:	fbb3 f3f8 	udiv	r3, r3, r8
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	f403 76f8 	and.w	r6, r3, #496	; 0x1f0
 800158e:	f7ff fd13 	bl	8000fb8 <HAL_RCC_GetPCLK1Freq>
 8001592:	6862      	ldr	r2, [r4, #4]
 8001594:	4368      	muls	r0, r5
 8001596:	0052      	lsls	r2, r2, #1
 8001598:	fbb0 f9f2 	udiv	r9, r0, r2
 800159c:	f7ff fd0c 	bl	8000fb8 <HAL_RCC_GetPCLK1Freq>
 80015a0:	e7b9      	b.n	8001516 <UART_SetConfig+0x102>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d002      	beq.n	80015ac <UART_SetConfig+0x198>
 80015a6:	4a3d      	ldr	r2, [pc, #244]	; (800169c <UART_SetConfig+0x288>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d141      	bne.n	8001630 <UART_SetConfig+0x21c>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80015ac:	f7ff fd14 	bl	8000fd8 <HAL_RCC_GetPCLK2Freq>
 80015b0:	6867      	ldr	r7, [r4, #4]
 80015b2:	2519      	movs	r5, #25
 80015b4:	f04f 0864 	mov.w	r8, #100	; 0x64
 80015b8:	fb05 f300 	mul.w	r3, r5, r0
 80015bc:	00bf      	lsls	r7, r7, #2
 80015be:	fbb3 f3f7 	udiv	r3, r3, r7
 80015c2:	fbb3 f3f8 	udiv	r3, r3, r8
 80015c6:	011f      	lsls	r7, r3, #4
 80015c8:	f7ff fd06 	bl	8000fd8 <HAL_RCC_GetPCLK2Freq>
 80015cc:	6863      	ldr	r3, [r4, #4]
 80015ce:	4368      	muls	r0, r5
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	fbb0 f6f3 	udiv	r6, r0, r3
 80015d6:	f7ff fcff 	bl	8000fd8 <HAL_RCC_GetPCLK2Freq>
 80015da:	6863      	ldr	r3, [r4, #4]
 80015dc:	4368      	muls	r0, r5
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80015e4:	fbb3 f3f8 	udiv	r3, r3, r8
 80015e8:	fb08 6313 	mls	r3, r8, r3, r6
 80015ec:	011b      	lsls	r3, r3, #4
 80015ee:	3332      	adds	r3, #50	; 0x32
 80015f0:	fbb3 f3f8 	udiv	r3, r3, r8
 80015f4:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 80015f8:	f7ff fcee 	bl	8000fd8 <HAL_RCC_GetPCLK2Freq>
 80015fc:	6862      	ldr	r2, [r4, #4]
 80015fe:	4368      	muls	r0, r5
 8001600:	0092      	lsls	r2, r2, #2
 8001602:	fbb0 f9f2 	udiv	r9, r0, r2
 8001606:	f7ff fce7 	bl	8000fd8 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800160a:	6863      	ldr	r3, [r4, #4]
 800160c:	6822      	ldr	r2, [r4, #0]
 800160e:	4368      	muls	r0, r5
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	fbb0 f3f3 	udiv	r3, r0, r3
 8001616:	fbb3 f3f8 	udiv	r3, r3, r8
 800161a:	fb08 9313 	mls	r3, r8, r3, r9
 800161e:	011b      	lsls	r3, r3, #4
 8001620:	3332      	adds	r3, #50	; 0x32
 8001622:	fbb3 f3f8 	udiv	r3, r3, r8
 8001626:	f003 030f 	and.w	r3, r3, #15
 800162a:	4333      	orrs	r3, r6
 800162c:	443b      	add	r3, r7
 800162e:	e784      	b.n	800153a <UART_SetConfig+0x126>
 8001630:	f7ff fcc2 	bl	8000fb8 <HAL_RCC_GetPCLK1Freq>
 8001634:	6867      	ldr	r7, [r4, #4]
 8001636:	2519      	movs	r5, #25
 8001638:	f04f 0864 	mov.w	r8, #100	; 0x64
 800163c:	fb05 f300 	mul.w	r3, r5, r0
 8001640:	00bf      	lsls	r7, r7, #2
 8001642:	fbb3 f3f7 	udiv	r3, r3, r7
 8001646:	fbb3 f3f8 	udiv	r3, r3, r8
 800164a:	011f      	lsls	r7, r3, #4
 800164c:	f7ff fcb4 	bl	8000fb8 <HAL_RCC_GetPCLK1Freq>
 8001650:	6863      	ldr	r3, [r4, #4]
 8001652:	4368      	muls	r0, r5
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	fbb0 f6f3 	udiv	r6, r0, r3
 800165a:	f7ff fcad 	bl	8000fb8 <HAL_RCC_GetPCLK1Freq>
 800165e:	6863      	ldr	r3, [r4, #4]
 8001660:	4368      	muls	r0, r5
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	fbb0 f3f3 	udiv	r3, r0, r3
 8001668:	fbb3 f3f8 	udiv	r3, r3, r8
 800166c:	fb08 6313 	mls	r3, r8, r3, r6
 8001670:	011b      	lsls	r3, r3, #4
 8001672:	3332      	adds	r3, #50	; 0x32
 8001674:	fbb3 f3f8 	udiv	r3, r3, r8
 8001678:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 800167c:	f7ff fc9c 	bl	8000fb8 <HAL_RCC_GetPCLK1Freq>
 8001680:	6862      	ldr	r2, [r4, #4]
 8001682:	4368      	muls	r0, r5
 8001684:	0092      	lsls	r2, r2, #2
 8001686:	fbb0 f9f2 	udiv	r9, r0, r2
 800168a:	f7ff fc95 	bl	8000fb8 <HAL_RCC_GetPCLK1Freq>
 800168e:	e7bc      	b.n	800160a <UART_SetConfig+0x1f6>
 8001690:	00a037a0 	.word	0x00a037a0
 8001694:	08004e64 	.word	0x08004e64
 8001698:	40011000 	.word	0x40011000
 800169c:	40011400 	.word	0x40011400

080016a0 <HAL_UART_Init>:
{
 80016a0:	b510      	push	{r4, lr}
  if (huart == NULL)
 80016a2:	4604      	mov	r4, r0
 80016a4:	2800      	cmp	r0, #0
 80016a6:	d074      	beq.n	8001792 <HAL_UART_Init+0xf2>
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80016a8:	6981      	ldr	r1, [r0, #24]
 80016aa:	6803      	ldr	r3, [r0, #0]
 80016ac:	4a3a      	ldr	r2, [pc, #232]	; (8001798 <HAL_UART_Init+0xf8>)
 80016ae:	2900      	cmp	r1, #0
 80016b0:	d057      	beq.n	8001762 <HAL_UART_Init+0xc2>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d010      	beq.n	80016d8 <HAL_UART_Init+0x38>
 80016b6:	f5a2 424c 	sub.w	r2, r2, #52224	; 0xcc00
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d00c      	beq.n	80016d8 <HAL_UART_Init+0x38>
 80016be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d008      	beq.n	80016d8 <HAL_UART_Init+0x38>
 80016c6:	f502 424c 	add.w	r2, r2, #52224	; 0xcc00
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d004      	beq.n	80016d8 <HAL_UART_Init+0x38>
 80016ce:	f240 1149 	movw	r1, #329	; 0x149
 80016d2:	4832      	ldr	r0, [pc, #200]	; (800179c <HAL_UART_Init+0xfc>)
 80016d4:	f002 f9ee 	bl	8003ab4 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 80016d8:	69a3      	ldr	r3, [r4, #24]
 80016da:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 80016de:	d004      	beq.n	80016ea <HAL_UART_Init+0x4a>
 80016e0:	f44f 71a5 	mov.w	r1, #330	; 0x14a
    assert_param(IS_UART_INSTANCE(huart->Instance));
 80016e4:	482d      	ldr	r0, [pc, #180]	; (800179c <HAL_UART_Init+0xfc>)
 80016e6:	f002 f9e5 	bl	8003ab4 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80016ea:	68a3      	ldr	r3, [r4, #8]
 80016ec:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 80016f0:	d004      	beq.n	80016fc <HAL_UART_Init+0x5c>
 80016f2:	f44f 71a8 	mov.w	r1, #336	; 0x150
 80016f6:	4829      	ldr	r0, [pc, #164]	; (800179c <HAL_UART_Init+0xfc>)
 80016f8:	f002 f9dc 	bl	8003ab4 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 80016fc:	69e3      	ldr	r3, [r4, #28]
 80016fe:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 8001702:	d004      	beq.n	800170e <HAL_UART_Init+0x6e>
 8001704:	f240 1151 	movw	r1, #337	; 0x151
 8001708:	4824      	ldr	r0, [pc, #144]	; (800179c <HAL_UART_Init+0xfc>)
 800170a:	f002 f9d3 	bl	8003ab4 <assert_failed>
  if (huart->gState == HAL_UART_STATE_RESET)
 800170e:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8001712:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001716:	b923      	cbnz	r3, 8001722 <HAL_UART_Init+0x82>
    huart->Lock = HAL_UNLOCKED;
 8001718:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800171c:	4620      	mov	r0, r4
 800171e:	f002 f9eb 	bl	8003af8 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001722:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001724:	2324      	movs	r3, #36	; 0x24
 8001726:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800172a:	68d3      	ldr	r3, [r2, #12]
 800172c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001730:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001732:	4620      	mov	r0, r4
 8001734:	f7ff fe6e 	bl	8001414 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001738:	6823      	ldr	r3, [r4, #0]
 800173a:	691a      	ldr	r2, [r3, #16]
 800173c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001740:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001742:	695a      	ldr	r2, [r3, #20]
 8001744:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001748:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800174a:	68da      	ldr	r2, [r3, #12]
 800174c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001750:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001752:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8001754:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001756:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001758:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800175c:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8001760:	bd10      	pop	{r4, pc}
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8001762:	4293      	cmp	r3, r2
 8001764:	d0c1      	beq.n	80016ea <HAL_UART_Init+0x4a>
 8001766:	4a0e      	ldr	r2, [pc, #56]	; (80017a0 <HAL_UART_Init+0x100>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d0be      	beq.n	80016ea <HAL_UART_Init+0x4a>
 800176c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001770:	4293      	cmp	r3, r2
 8001772:	d0ba      	beq.n	80016ea <HAL_UART_Init+0x4a>
 8001774:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001778:	4293      	cmp	r3, r2
 800177a:	d0b6      	beq.n	80016ea <HAL_UART_Init+0x4a>
 800177c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001780:	4293      	cmp	r3, r2
 8001782:	d0b2      	beq.n	80016ea <HAL_UART_Init+0x4a>
 8001784:	f502 4244 	add.w	r2, r2, #50176	; 0xc400
 8001788:	4293      	cmp	r3, r2
 800178a:	d0ae      	beq.n	80016ea <HAL_UART_Init+0x4a>
 800178c:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 8001790:	e7a8      	b.n	80016e4 <HAL_UART_Init+0x44>
    return HAL_ERROR;
 8001792:	2001      	movs	r0, #1
 8001794:	e7e4      	b.n	8001760 <HAL_UART_Init+0xc0>
 8001796:	bf00      	nop
 8001798:	40011000 	.word	0x40011000
 800179c:	08004e64 	.word	0x08004e64
 80017a0:	40004400 	.word	0x40004400

080017a4 <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 80017a4:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80017a8:	2b20      	cmp	r3, #32
 80017aa:	d118      	bne.n	80017de <HAL_UART_Transmit_IT+0x3a>
    if ((pData == NULL) || (Size == 0U))
 80017ac:	b1a9      	cbz	r1, 80017da <HAL_UART_Transmit_IT+0x36>
 80017ae:	b1a2      	cbz	r2, 80017da <HAL_UART_Transmit_IT+0x36>
    __HAL_LOCK(huart);
 80017b0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d012      	beq.n	80017de <HAL_UART_Transmit_IT+0x3a>
    huart->TxXferCount = Size;
 80017b8:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->pTxBuffPtr = pData;
 80017ba:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 80017bc:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80017be:	2300      	movs	r3, #0
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80017c0:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80017c2:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80017c4:	2221      	movs	r2, #33	; 0x21
 80017c6:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80017ca:	68ca      	ldr	r2, [r1, #12]
    __HAL_UNLOCK(huart);
 80017cc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80017d0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80017d4:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 80017d6:	4618      	mov	r0, r3
 80017d8:	4770      	bx	lr
      return HAL_ERROR;
 80017da:	2001      	movs	r0, #1
 80017dc:	4770      	bx	lr
    return HAL_BUSY;
 80017de:	2002      	movs	r0, #2
}
 80017e0:	4770      	bx	lr

080017e2 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 80017e2:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80017e6:	2b20      	cmp	r3, #32
 80017e8:	d120      	bne.n	800182c <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 80017ea:	b1e9      	cbz	r1, 8001828 <HAL_UART_Receive_IT+0x46>
 80017ec:	b1e2      	cbz	r2, 8001828 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 80017ee:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d01a      	beq.n	800182c <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 80017f6:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 80017f8:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80017fa:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80017fc:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80017fe:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001800:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001804:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8001806:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001808:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 800180a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800180e:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001812:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001814:	6951      	ldr	r1, [r2, #20]
 8001816:	f041 0101 	orr.w	r1, r1, #1
 800181a:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800181c:	68d1      	ldr	r1, [r2, #12]
 800181e:	f041 0120 	orr.w	r1, r1, #32
 8001822:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8001824:	4618      	mov	r0, r3
 8001826:	4770      	bx	lr
      return HAL_ERROR;
 8001828:	2001      	movs	r0, #1
 800182a:	4770      	bx	lr
    return HAL_BUSY;
 800182c:	2002      	movs	r0, #2
}
 800182e:	4770      	bx	lr

08001830 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001830:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001834:	2b22      	cmp	r3, #34	; 0x22
{
 8001836:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001838:	d133      	bne.n	80018a2 <UART_Receive_IT+0x72>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800183a:	6881      	ldr	r1, [r0, #8]
 800183c:	6904      	ldr	r4, [r0, #16]
 800183e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001840:	6802      	ldr	r2, [r0, #0]
 8001842:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8001846:	d123      	bne.n	8001890 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001848:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800184a:	b9ec      	cbnz	r4, 8001888 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800184c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001850:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8001854:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8001856:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8001858:	3c01      	subs	r4, #1
 800185a:	b2a4      	uxth	r4, r4
 800185c:	85c4      	strh	r4, [r0, #46]	; 0x2e
 800185e:	b98c      	cbnz	r4, 8001884 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001860:	6803      	ldr	r3, [r0, #0]
 8001862:	68da      	ldr	r2, [r3, #12]
 8001864:	f022 0220 	bic.w	r2, r2, #32
 8001868:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800186a:	68da      	ldr	r2, [r3, #12]
 800186c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001870:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001872:	695a      	ldr	r2, [r3, #20]
 8001874:	f022 0201 	bic.w	r2, r2, #1
 8001878:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800187a:	2320      	movs	r3, #32
 800187c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8001880:	f002 f860 	bl	8003944 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 8001884:	2000      	movs	r0, #0
 8001886:	e00d      	b.n	80018a4 <UART_Receive_IT+0x74>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001888:	b2d2      	uxtb	r2, r2
 800188a:	f823 2b01 	strh.w	r2, [r3], #1
 800188e:	e7e1      	b.n	8001854 <UART_Receive_IT+0x24>
 8001890:	1c59      	adds	r1, r3, #1
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001892:	6852      	ldr	r2, [r2, #4]
 8001894:	6281      	str	r1, [r0, #40]	; 0x28
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001896:	b90c      	cbnz	r4, 800189c <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001898:	701a      	strb	r2, [r3, #0]
 800189a:	e7dc      	b.n	8001856 <UART_Receive_IT+0x26>
 800189c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80018a0:	e7fa      	b.n	8001898 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 80018a2:	2002      	movs	r0, #2
}
 80018a4:	bd10      	pop	{r4, pc}
	...

080018a8 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80018a8:	6803      	ldr	r3, [r0, #0]
 80018aa:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80018ac:	68d9      	ldr	r1, [r3, #12]
{
 80018ae:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 80018b0:	0716      	lsls	r6, r2, #28
{
 80018b2:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80018b4:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 80018b6:	d107      	bne.n	80018c8 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80018b8:	0696      	lsls	r6, r2, #26
 80018ba:	d558      	bpl.n	800196e <HAL_UART_IRQHandler+0xc6>
 80018bc:	068d      	lsls	r5, r1, #26
 80018be:	d556      	bpl.n	800196e <HAL_UART_IRQHandler+0xc6>
}
 80018c0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80018c4:	f7ff bfb4 	b.w	8001830 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80018c8:	f015 0501 	ands.w	r5, r5, #1
 80018cc:	d102      	bne.n	80018d4 <HAL_UART_IRQHandler+0x2c>
 80018ce:	f411 7f90 	tst.w	r1, #288	; 0x120
 80018d2:	d04c      	beq.n	800196e <HAL_UART_IRQHandler+0xc6>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80018d4:	07d3      	lsls	r3, r2, #31
 80018d6:	d505      	bpl.n	80018e4 <HAL_UART_IRQHandler+0x3c>
 80018d8:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80018da:	bf42      	ittt	mi
 80018dc:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80018de:	f043 0301 	orrmi.w	r3, r3, #1
 80018e2:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80018e4:	0750      	lsls	r0, r2, #29
 80018e6:	d504      	bpl.n	80018f2 <HAL_UART_IRQHandler+0x4a>
 80018e8:	b11d      	cbz	r5, 80018f2 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80018ea:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80018ec:	f043 0302 	orr.w	r3, r3, #2
 80018f0:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80018f2:	0793      	lsls	r3, r2, #30
 80018f4:	d504      	bpl.n	8001900 <HAL_UART_IRQHandler+0x58>
 80018f6:	b11d      	cbz	r5, 8001900 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80018f8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80018fa:	f043 0304 	orr.w	r3, r3, #4
 80018fe:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001900:	0716      	lsls	r6, r2, #28
 8001902:	d504      	bpl.n	800190e <HAL_UART_IRQHandler+0x66>
 8001904:	b11d      	cbz	r5, 800190e <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001906:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001908:	f043 0308 	orr.w	r3, r3, #8
 800190c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800190e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001910:	b343      	cbz	r3, 8001964 <HAL_UART_IRQHandler+0xbc>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001912:	0695      	lsls	r5, r2, #26
 8001914:	d504      	bpl.n	8001920 <HAL_UART_IRQHandler+0x78>
 8001916:	0688      	lsls	r0, r1, #26
 8001918:	d502      	bpl.n	8001920 <HAL_UART_IRQHandler+0x78>
        UART_Receive_IT(huart);
 800191a:	4620      	mov	r0, r4
 800191c:	f7ff ff88 	bl	8001830 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001920:	6823      	ldr	r3, [r4, #0]
 8001922:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001924:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001926:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8001928:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800192a:	d402      	bmi.n	8001932 <HAL_UART_IRQHandler+0x8a>
 800192c:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8001930:	d019      	beq.n	8001966 <HAL_UART_IRQHandler+0xbe>
        UART_EndRxTransfer(huart);
 8001932:	f7ff fd61 	bl	80013f8 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001936:	6823      	ldr	r3, [r4, #0]
 8001938:	695a      	ldr	r2, [r3, #20]
 800193a:	0652      	lsls	r2, r2, #25
 800193c:	d50f      	bpl.n	800195e <HAL_UART_IRQHandler+0xb6>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800193e:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8001940:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001942:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001946:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8001948:	b148      	cbz	r0, 800195e <HAL_UART_IRQHandler+0xb6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800194a:	4b26      	ldr	r3, [pc, #152]	; (80019e4 <HAL_UART_IRQHandler+0x13c>)
 800194c:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800194e:	f7fe feb1 	bl	80006b4 <HAL_DMA_Abort_IT>
 8001952:	b138      	cbz	r0, 8001964 <HAL_UART_IRQHandler+0xbc>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001954:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8001956:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800195a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800195c:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 800195e:	4620      	mov	r0, r4
 8001960:	f002 f864 	bl	8003a2c <HAL_UART_ErrorCallback>
}
 8001964:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8001966:	f002 f861 	bl	8003a2c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800196a:	63e5      	str	r5, [r4, #60]	; 0x3c
 800196c:	e7fa      	b.n	8001964 <HAL_UART_IRQHandler+0xbc>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800196e:	0616      	lsls	r6, r2, #24
 8001970:	d528      	bpl.n	80019c4 <HAL_UART_IRQHandler+0x11c>
 8001972:	060d      	lsls	r5, r1, #24
 8001974:	d526      	bpl.n	80019c4 <HAL_UART_IRQHandler+0x11c>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001976:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800197a:	2a21      	cmp	r2, #33	; 0x21
 800197c:	d1f2      	bne.n	8001964 <HAL_UART_IRQHandler+0xbc>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800197e:	68a1      	ldr	r1, [r4, #8]
 8001980:	6a22      	ldr	r2, [r4, #32]
 8001982:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8001986:	d118      	bne.n	80019ba <HAL_UART_IRQHandler+0x112>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001988:	8811      	ldrh	r1, [r2, #0]
 800198a:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800198e:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001990:	6921      	ldr	r1, [r4, #16]
 8001992:	b981      	cbnz	r1, 80019b6 <HAL_UART_IRQHandler+0x10e>
        huart->pTxBuffPtr += 2U;
 8001994:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8001996:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8001998:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800199a:	3a01      	subs	r2, #1
 800199c:	b292      	uxth	r2, r2
 800199e:	84e2      	strh	r2, [r4, #38]	; 0x26
 80019a0:	2a00      	cmp	r2, #0
 80019a2:	d1df      	bne.n	8001964 <HAL_UART_IRQHandler+0xbc>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80019a4:	68da      	ldr	r2, [r3, #12]
 80019a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80019aa:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80019ac:	68da      	ldr	r2, [r3, #12]
 80019ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80019b2:	60da      	str	r2, [r3, #12]
 80019b4:	e7d6      	b.n	8001964 <HAL_UART_IRQHandler+0xbc>
        huart->pTxBuffPtr += 1U;
 80019b6:	3201      	adds	r2, #1
 80019b8:	e7ed      	b.n	8001996 <HAL_UART_IRQHandler+0xee>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80019ba:	1c51      	adds	r1, r2, #1
 80019bc:	6221      	str	r1, [r4, #32]
 80019be:	7812      	ldrb	r2, [r2, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	e7e9      	b.n	8001998 <HAL_UART_IRQHandler+0xf0>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80019c4:	0650      	lsls	r0, r2, #25
 80019c6:	d5cd      	bpl.n	8001964 <HAL_UART_IRQHandler+0xbc>
 80019c8:	064a      	lsls	r2, r1, #25
 80019ca:	d5cb      	bpl.n	8001964 <HAL_UART_IRQHandler+0xbc>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80019cc:	68da      	ldr	r2, [r3, #12]
 80019ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80019d2:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80019d4:	2320      	movs	r3, #32
 80019d6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80019da:	4620      	mov	r0, r4
 80019dc:	f001 ff7e 	bl	80038dc <HAL_UART_TxCpltCallback>
 80019e0:	e7c0      	b.n	8001964 <HAL_UART_IRQHandler+0xbc>
 80019e2:	bf00      	nop
 80019e4:	080019e9 	.word	0x080019e9

080019e8 <UART_DMAAbortOnError>:
{
 80019e8:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80019ea:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 80019ec:	2300      	movs	r3, #0
 80019ee:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80019f0:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80019f2:	f002 f81b 	bl	8003a2c <HAL_UART_ErrorCallback>
}
 80019f6:	bd08      	pop	{r3, pc}

080019f8 <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80019f8:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 80019fc:	b113      	cbz	r3, 8001a04 <osKernelInitialize+0xc>
    stat = osErrorISR;
 80019fe:	f06f 0005 	mvn.w	r0, #5
 8001a02:	4770      	bx	lr
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a04:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d1f8      	bne.n	80019fe <osKernelInitialize+0x6>
 8001a0c:	4b07      	ldr	r3, [pc, #28]	; (8001a2c <osKernelInitialize+0x34>)
 8001a0e:	6818      	ldr	r0, [r3, #0]
 8001a10:	2802      	cmp	r0, #2
 8001a12:	d106      	bne.n	8001a22 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001a14:	f3ef 8311 	mrs	r3, BASEPRI
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d1f0      	bne.n	80019fe <osKernelInitialize+0x6>
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
      stat = osOK;
    } else {
      stat = osError;
 8001a1c:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8001a20:	4770      	bx	lr
    if (KernelState == osKernelInactive) {
 8001a22:	2800      	cmp	r0, #0
 8001a24:	d1fa      	bne.n	8001a1c <osKernelInitialize+0x24>
      KernelState = osKernelReady;
 8001a26:	2201      	movs	r2, #1
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	4770      	bx	lr
 8001a2c:	200008e4 	.word	0x200008e4

08001a30 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001a30:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001a32:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8001a36:	b113      	cbz	r3, 8001a3e <osKernelStart+0xe>
    stat = osErrorISR;
 8001a38:	f06f 0005 	mvn.w	r0, #5
      stat = osError;
    }
  }

  return (stat);
}
 8001a3c:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a3e:	f3ef 8410 	mrs	r4, PRIMASK
  if (IS_IRQ()) {
 8001a42:	2c00      	cmp	r4, #0
 8001a44:	d1f8      	bne.n	8001a38 <osKernelStart+0x8>
 8001a46:	4b09      	ldr	r3, [pc, #36]	; (8001a6c <osKernelStart+0x3c>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	2a02      	cmp	r2, #2
 8001a4c:	d106      	bne.n	8001a5c <osKernelStart+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001a4e:	f3ef 8311 	mrs	r3, BASEPRI
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d1f0      	bne.n	8001a38 <osKernelStart+0x8>
      stat = osError;
 8001a56:	f04f 30ff 	mov.w	r0, #4294967295
  return (stat);
 8001a5a:	e7ef      	b.n	8001a3c <osKernelStart+0xc>
    if (KernelState == osKernelReady) {
 8001a5c:	2a01      	cmp	r2, #1
 8001a5e:	d1fa      	bne.n	8001a56 <osKernelStart+0x26>
      KernelState = osKernelRunning;
 8001a60:	2202      	movs	r2, #2
 8001a62:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8001a64:	f000 fd9c 	bl	80025a0 <vTaskStartScheduler>
      stat = osOK;
 8001a68:	4620      	mov	r0, r4
 8001a6a:	e7e7      	b.n	8001a3c <osKernelStart+0xc>
 8001a6c:	200008e4 	.word	0x200008e4

08001a70 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001a70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a72:	b087      	sub	sp, #28
 8001a74:	4614      	mov	r4, r2
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001a76:	2200      	movs	r2, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001a78:	460b      	mov	r3, r1
  hTask = NULL;
 8001a7a:	9205      	str	r2, [sp, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001a7c:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8001a80:	bb62      	cbnz	r2, 8001adc <osThreadNew+0x6c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a82:	f3ef 8210 	mrs	r2, PRIMASK
 8001a86:	bb4a      	cbnz	r2, 8001adc <osThreadNew+0x6c>
 8001a88:	4a27      	ldr	r2, [pc, #156]	; (8001b28 <osThreadNew+0xb8>)
 8001a8a:	6812      	ldr	r2, [r2, #0]
 8001a8c:	2a02      	cmp	r2, #2
 8001a8e:	d102      	bne.n	8001a96 <osThreadNew+0x26>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001a90:	f3ef 8211 	mrs	r2, BASEPRI
 8001a94:	bb12      	cbnz	r2, 8001adc <osThreadNew+0x6c>
 8001a96:	b308      	cbz	r0, 8001adc <osThreadNew+0x6c>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
 8001a98:	2200      	movs	r2, #0
 8001a9a:	f88d 2013 	strb.w	r2, [sp, #19]
    name  = &empty;
    mem   = -1;

    if (attr != NULL) {
 8001a9e:	2c00      	cmp	r4, #0
 8001aa0:	d03a      	beq.n	8001b18 <osThreadNew+0xa8>
      if (attr->name != NULL) {
 8001aa2:	6821      	ldr	r1, [r4, #0]
 8001aa4:	b909      	cbnz	r1, 8001aaa <osThreadNew+0x3a>
    name  = &empty;
 8001aa6:	f10d 0113 	add.w	r1, sp, #19
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8001aaa:	69a5      	ldr	r5, [r4, #24]
 8001aac:	2d00      	cmp	r5, #0
 8001aae:	bf08      	it	eq
 8001ab0:	2518      	moveq	r5, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001ab2:	1e6a      	subs	r2, r5, #1
 8001ab4:	2a37      	cmp	r2, #55	; 0x37
 8001ab6:	462f      	mov	r7, r5
 8001ab8:	d834      	bhi.n	8001b24 <osThreadNew+0xb4>
 8001aba:	6862      	ldr	r2, [r4, #4]
 8001abc:	07d2      	lsls	r2, r2, #31
 8001abe:	d431      	bmi.n	8001b24 <osThreadNew+0xb4>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 8001ac0:	6966      	ldr	r6, [r4, #20]
 8001ac2:	b176      	cbz	r6, 8001ae2 <osThreadNew+0x72>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001ac4:	08b2      	lsrs	r2, r6, #2
 8001ac6:	e9d4 ce02 	ldrd	ip, lr, [r4, #8]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001aca:	f1bc 0f00 	cmp.w	ip, #0
 8001ace:	d00b      	beq.n	8001ae8 <osThreadNew+0x78>
 8001ad0:	f1be 0f53 	cmp.w	lr, #83	; 0x53
 8001ad4:	d902      	bls.n	8001adc <osThreadNew+0x6c>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001ad6:	6924      	ldr	r4, [r4, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001ad8:	b104      	cbz	r4, 8001adc <osThreadNew+0x6c>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001ada:	b9b6      	cbnz	r6, 8001b0a <osThreadNew+0x9a>
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001adc:	9805      	ldr	r0, [sp, #20]
}
 8001ade:	b007      	add	sp, #28
 8001ae0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    stack = configMINIMAL_STACK_SIZE;
 8001ae2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ae6:	e7ee      	b.n	8001ac6 <osThreadNew+0x56>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001ae8:	f1be 0f00 	cmp.w	lr, #0
 8001aec:	d1f6      	bne.n	8001adc <osThreadNew+0x6c>
      if (mem == 0) {
 8001aee:	6924      	ldr	r4, [r4, #16]
 8001af0:	2c00      	cmp	r4, #0
 8001af2:	d1f3      	bne.n	8001adc <osThreadNew+0x6c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001af4:	ac05      	add	r4, sp, #20
 8001af6:	e9cd 7400 	strd	r7, r4, [sp]
 8001afa:	b292      	uxth	r2, r2
 8001afc:	f000 fd23 	bl	8002546 <xTaskCreate>
 8001b00:	2801      	cmp	r0, #1
          hTask = NULL;
 8001b02:	bf1c      	itt	ne
 8001b04:	2300      	movne	r3, #0
 8001b06:	9305      	strne	r3, [sp, #20]
 8001b08:	e7e8      	b.n	8001adc <osThreadNew+0x6c>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001b0a:	e9cd 4c01 	strd	r4, ip, [sp, #4]
 8001b0e:	9500      	str	r5, [sp, #0]
 8001b10:	f000 fce2 	bl	80024d8 <xTaskCreateStatic>
 8001b14:	9005      	str	r0, [sp, #20]
 8001b16:	e7e1      	b.n	8001adc <osThreadNew+0x6c>
    prio  = (UBaseType_t)osPriorityNormal;
 8001b18:	2718      	movs	r7, #24
    stack = configMINIMAL_STACK_SIZE;
 8001b1a:	f44f 7200 	mov.w	r2, #512	; 0x200
    name  = &empty;
 8001b1e:	f10d 0113 	add.w	r1, sp, #19
 8001b22:	e7e7      	b.n	8001af4 <osThreadNew+0x84>
        return (NULL);
 8001b24:	2000      	movs	r0, #0
 8001b26:	e7da      	b.n	8001ade <osThreadNew+0x6e>
 8001b28:	200008e4 	.word	0x200008e4

08001b2c <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001b2c:	4b03      	ldr	r3, [pc, #12]	; (8001b3c <vApplicationGetIdleTaskMemory+0x10>)
 8001b2e:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8001b30:	4b03      	ldr	r3, [pc, #12]	; (8001b40 <vApplicationGetIdleTaskMemory+0x14>)
 8001b32:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001b34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b38:	6013      	str	r3, [r2, #0]
}
 8001b3a:	4770      	bx	lr
 8001b3c:	20000890 	.word	0x20000890
 8001b40:	20000090 	.word	0x20000090

08001b44 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001b44:	4b03      	ldr	r3, [pc, #12]	; (8001b54 <vApplicationGetTimerTaskMemory+0x10>)
 8001b46:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8001b48:	4b03      	ldr	r3, [pc, #12]	; (8001b58 <vApplicationGetTimerTaskMemory+0x14>)
 8001b4a:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001b4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b50:	6013      	str	r3, [r2, #0]
}
 8001b52:	4770      	bx	lr
 8001b54:	200018e8 	.word	0x200018e8
 8001b58:	200008e8 	.word	0x200008e8

08001b5c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001b5c:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001b60:	f04f 32ff 	mov.w	r2, #4294967295
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001b64:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001b66:	e9c0 2302 	strd	r2, r3, [r0, #8]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001b6a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001b70:	4770      	bx	lr

08001b72 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001b72:	2300      	movs	r3, #0
 8001b74:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001b76:	4770      	bx	lr

08001b78 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8001b78:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001b7a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001b7c:	689a      	ldr	r2, [r3, #8]
 8001b7e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001b80:	689a      	ldr	r2, [r3, #8]
 8001b82:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001b84:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001b86:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001b88:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	6003      	str	r3, [r0, #0]
}
 8001b8e:	4770      	bx	lr

08001b90 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001b90:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001b92:	1c53      	adds	r3, r2, #1
{
 8001b94:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8001b96:	d10a      	bne.n	8001bae <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001b98:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001b9a:	685a      	ldr	r2, [r3, #4]
 8001b9c:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001b9e:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001ba0:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8001ba2:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001ba4:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001ba6:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001ba8:	3301      	adds	r3, #1
 8001baa:	6003      	str	r3, [r0, #0]
}
 8001bac:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001bae:	f100 0308 	add.w	r3, r0, #8
 8001bb2:	685c      	ldr	r4, [r3, #4]
 8001bb4:	6825      	ldr	r5, [r4, #0]
 8001bb6:	4295      	cmp	r5, r2
 8001bb8:	d8ef      	bhi.n	8001b9a <vListInsert+0xa>
 8001bba:	4623      	mov	r3, r4
 8001bbc:	e7f9      	b.n	8001bb2 <vListInsert+0x22>

08001bbe <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001bbe:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001bc2:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001bc4:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001bc6:	6882      	ldr	r2, [r0, #8]
 8001bc8:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001bca:	6859      	ldr	r1, [r3, #4]
 8001bcc:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001bce:	bf08      	it	eq
 8001bd0:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	3a01      	subs	r2, #1
 8001bda:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001bdc:	6818      	ldr	r0, [r3, #0]
}
 8001bde:	4770      	bx	lr

08001be0 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8001be0:	b510      	push	{r4, lr}
 8001be2:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001be4:	f001 f9e6 	bl	8002fb4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001be8:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8001bea:	f001 fa05 	bl	8002ff8 <vPortExitCritical>

	return xReturn;
}
 8001bee:	fab4 f084 	clz	r0, r4
 8001bf2:	0940      	lsrs	r0, r0, #5
 8001bf4:	bd10      	pop	{r4, pc}

08001bf6 <prvCopyDataToQueue>:
{
 8001bf6:	b570      	push	{r4, r5, r6, lr}
 8001bf8:	4615      	mov	r5, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001bfa:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001bfc:	6b86      	ldr	r6, [r0, #56]	; 0x38
{
 8001bfe:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001c00:	b942      	cbnz	r2, 8001c14 <prvCopyDataToQueue+0x1e>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001c02:	6805      	ldr	r5, [r0, #0]
 8001c04:	b99d      	cbnz	r5, 8001c2e <prvCopyDataToQueue+0x38>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8001c06:	6840      	ldr	r0, [r0, #4]
 8001c08:	f000 ff56 	bl	8002ab8 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8001c0c:	6065      	str	r5, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001c0e:	3601      	adds	r6, #1
 8001c10:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8001c12:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8001c14:	b96d      	cbnz	r5, 8001c32 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8001c16:	6880      	ldr	r0, [r0, #8]
 8001c18:	f002 f900 	bl	8003e1c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001c1c:	68a3      	ldr	r3, [r4, #8]
 8001c1e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001c20:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001c22:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001c24:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d301      	bcc.n	8001c2e <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001c2a:	6823      	ldr	r3, [r4, #0]
 8001c2c:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 8001c2e:	2000      	movs	r0, #0
 8001c30:	e7ed      	b.n	8001c0e <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c32:	68c0      	ldr	r0, [r0, #12]
 8001c34:	f002 f8f2 	bl	8003e1c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001c38:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c3a:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001c3c:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001c3e:	425b      	negs	r3, r3
 8001c40:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001c42:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001c44:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8001c46:	bf3e      	ittt	cc
 8001c48:	6862      	ldrcc	r2, [r4, #4]
 8001c4a:	189b      	addcc	r3, r3, r2
 8001c4c:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8001c4e:	2d02      	cmp	r5, #2
 8001c50:	d1ed      	bne.n	8001c2e <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001c52:	b10e      	cbz	r6, 8001c58 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8001c54:	3e01      	subs	r6, #1
 8001c56:	e7ea      	b.n	8001c2e <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8001c58:	4630      	mov	r0, r6
 8001c5a:	e7d8      	b.n	8001c0e <prvCopyDataToQueue+0x18>

08001c5c <prvCopyDataFromQueue>:
{
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001c60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8001c62:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001c64:	b162      	cbz	r2, 8001c80 <prvCopyDataFromQueue+0x24>
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001c66:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001c68:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001c6a:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001c6c:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001c6e:	60d9      	str	r1, [r3, #12]
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8001c70:	bf24      	itt	cs
 8001c72:	6819      	ldrcs	r1, [r3, #0]
 8001c74:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8001c76:	68d9      	ldr	r1, [r3, #12]
}
 8001c78:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8001c7c:	f002 b8ce 	b.w	8003e1c <memcpy>
}
 8001c80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001c84:	4770      	bx	lr

08001c86 <prvUnlockQueue>:
{
 8001c86:	b570      	push	{r4, r5, r6, lr}
 8001c88:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8001c8a:	f001 f993 	bl	8002fb4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8001c8e:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001c92:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 8001c96:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001c98:	2d00      	cmp	r5, #0
 8001c9a:	dc14      	bgt.n	8001cc6 <prvUnlockQueue+0x40>
		pxQueue->cTxLock = queueUNLOCKED;
 8001c9c:	23ff      	movs	r3, #255	; 0xff
 8001c9e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8001ca2:	f001 f9a9 	bl	8002ff8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8001ca6:	f001 f985 	bl	8002fb4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8001caa:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001cae:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 8001cb2:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001cb4:	2d00      	cmp	r5, #0
 8001cb6:	dc12      	bgt.n	8001cde <prvUnlockQueue+0x58>
		pxQueue->cRxLock = queueUNLOCKED;
 8001cb8:	23ff      	movs	r3, #255	; 0xff
 8001cba:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 8001cbe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8001cc2:	f001 b999 	b.w	8002ff8 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001cc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d0e7      	beq.n	8001c9c <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001ccc:	4630      	mov	r0, r6
 8001cce:	f000 fe55 	bl	800297c <xTaskRemoveFromEventList>
 8001cd2:	b108      	cbz	r0, 8001cd8 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8001cd4:	f000 feda 	bl	8002a8c <vTaskMissedYield>
 8001cd8:	3d01      	subs	r5, #1
 8001cda:	b26d      	sxtb	r5, r5
 8001cdc:	e7dc      	b.n	8001c98 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001cde:	6923      	ldr	r3, [r4, #16]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d0e9      	beq.n	8001cb8 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001ce4:	4630      	mov	r0, r6
 8001ce6:	f000 fe49 	bl	800297c <xTaskRemoveFromEventList>
 8001cea:	b108      	cbz	r0, 8001cf0 <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 8001cec:	f000 fece 	bl	8002a8c <vTaskMissedYield>
 8001cf0:	3d01      	subs	r5, #1
 8001cf2:	b26d      	sxtb	r5, r5
 8001cf4:	e7de      	b.n	8001cb4 <prvUnlockQueue+0x2e>
	...

08001cf8 <xQueueGenericReset>:
{
 8001cf8:	b538      	push	{r3, r4, r5, lr}
 8001cfa:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8001cfc:	4604      	mov	r4, r0
 8001cfe:	b940      	cbnz	r0, 8001d12 <xQueueGenericReset+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d04:	f383 8811 	msr	BASEPRI, r3
 8001d08:	f3bf 8f6f 	isb	sy
 8001d0c:	f3bf 8f4f 	dsb	sy
 8001d10:	e7fe      	b.n	8001d10 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 8001d12:	f001 f94f 	bl	8002fb4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001d16:	e9d4 300f 	ldrd	r3, r0, [r4, #60]	; 0x3c
 8001d1a:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001d1c:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001d1e:	4343      	muls	r3, r0
 8001d20:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001d22:	1a1b      	subs	r3, r3, r0
 8001d24:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001d26:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001d28:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001d2a:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8001d2c:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001d2e:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8001d30:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001d34:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8001d38:	b995      	cbnz	r5, 8001d60 <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001d3a:	6923      	ldr	r3, [r4, #16]
 8001d3c:	b163      	cbz	r3, 8001d58 <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001d3e:	f104 0010 	add.w	r0, r4, #16
 8001d42:	f000 fe1b 	bl	800297c <xTaskRemoveFromEventList>
 8001d46:	b138      	cbz	r0, 8001d58 <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 8001d48:	4b0a      	ldr	r3, [pc, #40]	; (8001d74 <xQueueGenericReset+0x7c>)
 8001d4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	f3bf 8f4f 	dsb	sy
 8001d54:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 8001d58:	f001 f94e 	bl	8002ff8 <vPortExitCritical>
}
 8001d5c:	2001      	movs	r0, #1
 8001d5e:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001d60:	f104 0010 	add.w	r0, r4, #16
 8001d64:	f7ff fefa 	bl	8001b5c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001d68:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001d6c:	f7ff fef6 	bl	8001b5c <vListInitialise>
 8001d70:	e7f2      	b.n	8001d58 <xQueueGenericReset+0x60>
 8001d72:	bf00      	nop
 8001d74:	e000ed04 	.word	0xe000ed04

08001d78 <xQueueGenericCreateStatic>:
	{
 8001d78:	b513      	push	{r0, r1, r4, lr}
 8001d7a:	461c      	mov	r4, r3
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001d7c:	b940      	cbnz	r0, 8001d90 <xQueueGenericCreateStatic+0x18>
 8001d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d82:	f383 8811 	msr	BASEPRI, r3
 8001d86:	f3bf 8f6f 	isb	sy
 8001d8a:	f3bf 8f4f 	dsb	sy
 8001d8e:	e7fe      	b.n	8001d8e <xQueueGenericCreateStatic+0x16>
		configASSERT( pxStaticQueue != NULL );
 8001d90:	b943      	cbnz	r3, 8001da4 <xQueueGenericCreateStatic+0x2c>
 8001d92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d96:	f383 8811 	msr	BASEPRI, r3
 8001d9a:	f3bf 8f6f 	isb	sy
 8001d9e:	f3bf 8f4f 	dsb	sy
 8001da2:	e7fe      	b.n	8001da2 <xQueueGenericCreateStatic+0x2a>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8001da4:	b14a      	cbz	r2, 8001dba <xQueueGenericCreateStatic+0x42>
 8001da6:	b991      	cbnz	r1, 8001dce <xQueueGenericCreateStatic+0x56>
 8001da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dac:	f383 8811 	msr	BASEPRI, r3
 8001db0:	f3bf 8f6f 	isb	sy
 8001db4:	f3bf 8f4f 	dsb	sy
 8001db8:	e7fe      	b.n	8001db8 <xQueueGenericCreateStatic+0x40>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001dba:	b141      	cbz	r1, 8001dce <xQueueGenericCreateStatic+0x56>
 8001dbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dc0:	f383 8811 	msr	BASEPRI, r3
 8001dc4:	f3bf 8f6f 	isb	sy
 8001dc8:	f3bf 8f4f 	dsb	sy
 8001dcc:	e7fe      	b.n	8001dcc <xQueueGenericCreateStatic+0x54>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8001dce:	2348      	movs	r3, #72	; 0x48
 8001dd0:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001dd2:	9b01      	ldr	r3, [sp, #4]
 8001dd4:	2b48      	cmp	r3, #72	; 0x48
 8001dd6:	d008      	beq.n	8001dea <xQueueGenericCreateStatic+0x72>
 8001dd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ddc:	f383 8811 	msr	BASEPRI, r3
 8001de0:	f3bf 8f6f 	isb	sy
 8001de4:	f3bf 8f4f 	dsb	sy
 8001de8:	e7fe      	b.n	8001de8 <xQueueGenericCreateStatic+0x70>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001dea:	2301      	movs	r3, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001dec:	2900      	cmp	r1, #0
 8001dee:	bf08      	it	eq
 8001df0:	4622      	moveq	r2, r4
	pxNewQueue->uxItemSize = uxItemSize;
 8001df2:	e9c4 010f 	strd	r0, r1, [r4, #60]	; 0x3c
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001df6:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001dfa:	6022      	str	r2, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	4620      	mov	r0, r4
 8001e00:	f7ff ff7a 	bl	8001cf8 <xQueueGenericReset>
	}
 8001e04:	4620      	mov	r0, r4
 8001e06:	b002      	add	sp, #8
 8001e08:	bd10      	pop	{r4, pc}

08001e0a <xQueueGenericCreate>:
	{
 8001e0a:	b570      	push	{r4, r5, r6, lr}
 8001e0c:	460d      	mov	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001e0e:	4606      	mov	r6, r0
 8001e10:	b940      	cbnz	r0, 8001e24 <xQueueGenericCreate+0x1a>
 8001e12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e16:	f383 8811 	msr	BASEPRI, r3
 8001e1a:	f3bf 8f6f 	isb	sy
 8001e1e:	f3bf 8f4f 	dsb	sy
 8001e22:	e7fe      	b.n	8001e22 <xQueueGenericCreate+0x18>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001e24:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8001e26:	3048      	adds	r0, #72	; 0x48
 8001e28:	f001 fa34 	bl	8003294 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8001e2c:	4604      	mov	r4, r0
 8001e2e:	b150      	cbz	r0, 8001e46 <xQueueGenericCreate+0x3c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8001e30:	2300      	movs	r3, #0
 8001e32:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 8001e36:	b945      	cbnz	r5, 8001e4a <xQueueGenericCreate+0x40>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001e38:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 8001e3a:	e9c4 650f 	strd	r6, r5, [r4, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001e3e:	2101      	movs	r1, #1
 8001e40:	4620      	mov	r0, r4
 8001e42:	f7ff ff59 	bl	8001cf8 <xQueueGenericReset>
	}
 8001e46:	4620      	mov	r0, r4
 8001e48:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8001e4a:	f100 0348 	add.w	r3, r0, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001e4e:	6003      	str	r3, [r0, #0]
 8001e50:	e7f3      	b.n	8001e3a <xQueueGenericCreate+0x30>
	...

08001e54 <xQueueGenericSend>:
{
 8001e54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001e58:	4688      	mov	r8, r1
 8001e5a:	9201      	str	r2, [sp, #4]
 8001e5c:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8001e5e:	4604      	mov	r4, r0
 8001e60:	b940      	cbnz	r0, 8001e74 <xQueueGenericSend+0x20>
 8001e62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e66:	f383 8811 	msr	BASEPRI, r3
 8001e6a:	f3bf 8f6f 	isb	sy
 8001e6e:	f3bf 8f4f 	dsb	sy
 8001e72:	e7fe      	b.n	8001e72 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001e74:	b951      	cbnz	r1, 8001e8c <xQueueGenericSend+0x38>
 8001e76:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001e78:	b143      	cbz	r3, 8001e8c <xQueueGenericSend+0x38>
 8001e7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e7e:	f383 8811 	msr	BASEPRI, r3
 8001e82:	f3bf 8f6f 	isb	sy
 8001e86:	f3bf 8f4f 	dsb	sy
 8001e8a:	e7fe      	b.n	8001e8a <xQueueGenericSend+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001e8c:	2f02      	cmp	r7, #2
 8001e8e:	d10b      	bne.n	8001ea8 <xQueueGenericSend+0x54>
 8001e90:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d008      	beq.n	8001ea8 <xQueueGenericSend+0x54>
 8001e96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e9a:	f383 8811 	msr	BASEPRI, r3
 8001e9e:	f3bf 8f6f 	isb	sy
 8001ea2:	f3bf 8f4f 	dsb	sy
 8001ea6:	e7fe      	b.n	8001ea6 <xQueueGenericSend+0x52>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001ea8:	f000 fdf6 	bl	8002a98 <xTaskGetSchedulerState>
 8001eac:	b950      	cbnz	r0, 8001ec4 <xQueueGenericSend+0x70>
 8001eae:	9e01      	ldr	r6, [sp, #4]
 8001eb0:	b14e      	cbz	r6, 8001ec6 <xQueueGenericSend+0x72>
 8001eb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001eb6:	f383 8811 	msr	BASEPRI, r3
 8001eba:	f3bf 8f6f 	isb	sy
 8001ebe:	f3bf 8f4f 	dsb	sy
 8001ec2:	e7fe      	b.n	8001ec2 <xQueueGenericSend+0x6e>
 8001ec4:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8001ec6:	f04f 0900 	mov.w	r9, #0
					portYIELD_WITHIN_API();
 8001eca:	f8df a0e8 	ldr.w	sl, [pc, #232]	; 8001fb4 <xQueueGenericSend+0x160>
 8001ece:	e037      	b.n	8001f40 <xQueueGenericSend+0xec>
				if( xTicksToWait == ( TickType_t ) 0 )
 8001ed0:	9d01      	ldr	r5, [sp, #4]
 8001ed2:	b91d      	cbnz	r5, 8001edc <xQueueGenericSend+0x88>
					taskEXIT_CRITICAL();
 8001ed4:	f001 f890 	bl	8002ff8 <vPortExitCritical>
			return errQUEUE_FULL;
 8001ed8:	2000      	movs	r0, #0
 8001eda:	e050      	b.n	8001f7e <xQueueGenericSend+0x12a>
				else if( xEntryTimeSet == pdFALSE )
 8001edc:	b916      	cbnz	r6, 8001ee4 <xQueueGenericSend+0x90>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001ede:	a802      	add	r0, sp, #8
 8001ee0:	f000 fd8c 	bl	80029fc <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8001ee4:	f001 f888 	bl	8002ff8 <vPortExitCritical>
		vTaskSuspendAll();
 8001ee8:	f000 fb9e 	bl	8002628 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001eec:	f001 f862 	bl	8002fb4 <vPortEnterCritical>
 8001ef0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8001ef4:	2bff      	cmp	r3, #255	; 0xff
 8001ef6:	bf08      	it	eq
 8001ef8:	f884 9044 	strbeq.w	r9, [r4, #68]	; 0x44
 8001efc:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8001f00:	2bff      	cmp	r3, #255	; 0xff
 8001f02:	bf08      	it	eq
 8001f04:	f884 9045 	strbeq.w	r9, [r4, #69]	; 0x45
 8001f08:	f001 f876 	bl	8002ff8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001f0c:	a901      	add	r1, sp, #4
 8001f0e:	a802      	add	r0, sp, #8
 8001f10:	f000 fd80 	bl	8002a14 <xTaskCheckForTimeOut>
 8001f14:	2800      	cmp	r0, #0
 8001f16:	d146      	bne.n	8001fa6 <xQueueGenericSend+0x152>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001f18:	f001 f84c 	bl	8002fb4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001f1c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001f1e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d12f      	bne.n	8001f84 <xQueueGenericSend+0x130>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8001f24:	f001 f868 	bl	8002ff8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001f28:	9901      	ldr	r1, [sp, #4]
 8001f2a:	f104 0010 	add.w	r0, r4, #16
 8001f2e:	f000 fced 	bl	800290c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001f32:	4620      	mov	r0, r4
 8001f34:	f7ff fea7 	bl	8001c86 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001f38:	f000 fc14 	bl	8002764 <xTaskResumeAll>
 8001f3c:	b350      	cbz	r0, 8001f94 <xQueueGenericSend+0x140>
 8001f3e:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8001f40:	f001 f838 	bl	8002fb4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001f44:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001f46:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d301      	bcc.n	8001f50 <xQueueGenericSend+0xfc>
 8001f4c:	2f02      	cmp	r7, #2
 8001f4e:	d1bf      	bne.n	8001ed0 <xQueueGenericSend+0x7c>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001f50:	463a      	mov	r2, r7
 8001f52:	4641      	mov	r1, r8
 8001f54:	4620      	mov	r0, r4
 8001f56:	f7ff fe4e 	bl	8001bf6 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001f5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001f5c:	b11b      	cbz	r3, 8001f66 <xQueueGenericSend+0x112>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001f5e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001f62:	f000 fd0b 	bl	800297c <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8001f66:	b138      	cbz	r0, 8001f78 <xQueueGenericSend+0x124>
						queueYIELD_IF_USING_PREEMPTION();
 8001f68:	4b12      	ldr	r3, [pc, #72]	; (8001fb4 <xQueueGenericSend+0x160>)
 8001f6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f6e:	601a      	str	r2, [r3, #0]
 8001f70:	f3bf 8f4f 	dsb	sy
 8001f74:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8001f78:	f001 f83e 	bl	8002ff8 <vPortExitCritical>
				return pdPASS;
 8001f7c:	2001      	movs	r0, #1
}
 8001f7e:	b004      	add	sp, #16
 8001f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	taskEXIT_CRITICAL();
 8001f84:	f001 f838 	bl	8002ff8 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8001f88:	4620      	mov	r0, r4
 8001f8a:	f7ff fe7c 	bl	8001c86 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001f8e:	f000 fbe9 	bl	8002764 <xTaskResumeAll>
 8001f92:	e7d4      	b.n	8001f3e <xQueueGenericSend+0xea>
					portYIELD_WITHIN_API();
 8001f94:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001f98:	f8ca 3000 	str.w	r3, [sl]
 8001f9c:	f3bf 8f4f 	dsb	sy
 8001fa0:	f3bf 8f6f 	isb	sy
 8001fa4:	e7cb      	b.n	8001f3e <xQueueGenericSend+0xea>
			prvUnlockQueue( pxQueue );
 8001fa6:	4620      	mov	r0, r4
 8001fa8:	f7ff fe6d 	bl	8001c86 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001fac:	f000 fbda 	bl	8002764 <xTaskResumeAll>
 8001fb0:	e792      	b.n	8001ed8 <xQueueGenericSend+0x84>
 8001fb2:	bf00      	nop
 8001fb4:	e000ed04 	.word	0xe000ed04

08001fb8 <xQueueGenericSendFromISR>:
{
 8001fb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001fbc:	4689      	mov	r9, r1
 8001fbe:	4690      	mov	r8, r2
 8001fc0:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8001fc2:	4604      	mov	r4, r0
 8001fc4:	b940      	cbnz	r0, 8001fd8 <xQueueGenericSendFromISR+0x20>
 8001fc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fca:	f383 8811 	msr	BASEPRI, r3
 8001fce:	f3bf 8f6f 	isb	sy
 8001fd2:	f3bf 8f4f 	dsb	sy
 8001fd6:	e7fe      	b.n	8001fd6 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001fd8:	b951      	cbnz	r1, 8001ff0 <xQueueGenericSendFromISR+0x38>
 8001fda:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001fdc:	b143      	cbz	r3, 8001ff0 <xQueueGenericSendFromISR+0x38>
 8001fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fe2:	f383 8811 	msr	BASEPRI, r3
 8001fe6:	f3bf 8f6f 	isb	sy
 8001fea:	f3bf 8f4f 	dsb	sy
 8001fee:	e7fe      	b.n	8001fee <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001ff0:	2f02      	cmp	r7, #2
 8001ff2:	d10b      	bne.n	800200c <xQueueGenericSendFromISR+0x54>
 8001ff4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d008      	beq.n	800200c <xQueueGenericSendFromISR+0x54>
 8001ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ffe:	f383 8811 	msr	BASEPRI, r3
 8002002:	f3bf 8f6f 	isb	sy
 8002006:	f3bf 8f4f 	dsb	sy
 800200a:	e7fe      	b.n	800200a <xQueueGenericSendFromISR+0x52>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800200c:	f001 f8f0 	bl	80031f0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002010:	f3ef 8611 	mrs	r6, BASEPRI
 8002014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002018:	f383 8811 	msr	BASEPRI, r3
 800201c:	f3bf 8f6f 	isb	sy
 8002020:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002024:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002026:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002028:	429a      	cmp	r2, r3
 800202a:	d301      	bcc.n	8002030 <xQueueGenericSendFromISR+0x78>
 800202c:	2f02      	cmp	r7, #2
 800202e:	d122      	bne.n	8002076 <xQueueGenericSendFromISR+0xbe>
			const int8_t cTxLock = pxQueue->cTxLock;
 8002030:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002034:	463a      	mov	r2, r7
			const int8_t cTxLock = pxQueue->cTxLock;
 8002036:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002038:	4649      	mov	r1, r9
 800203a:	4620      	mov	r0, r4
 800203c:	f7ff fddb 	bl	8001bf6 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8002040:	1c6b      	adds	r3, r5, #1
 8002042:	d113      	bne.n	800206c <xQueueGenericSendFromISR+0xb4>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002044:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002046:	b90b      	cbnz	r3, 800204c <xQueueGenericSendFromISR+0x94>
			xReturn = pdPASS;
 8002048:	2001      	movs	r0, #1
 800204a:	e00b      	b.n	8002064 <xQueueGenericSendFromISR+0xac>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800204c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002050:	f000 fc94 	bl	800297c <xTaskRemoveFromEventList>
 8002054:	2800      	cmp	r0, #0
 8002056:	d0f7      	beq.n	8002048 <xQueueGenericSendFromISR+0x90>
							if( pxHigherPriorityTaskWoken != NULL )
 8002058:	f1b8 0f00 	cmp.w	r8, #0
 800205c:	d0f4      	beq.n	8002048 <xQueueGenericSendFromISR+0x90>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800205e:	2001      	movs	r0, #1
 8002060:	f8c8 0000 	str.w	r0, [r8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002064:	f386 8811 	msr	BASEPRI, r6
}
 8002068:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800206c:	3501      	adds	r5, #1
 800206e:	b26d      	sxtb	r5, r5
 8002070:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8002074:	e7e8      	b.n	8002048 <xQueueGenericSendFromISR+0x90>
			xReturn = errQUEUE_FULL;
 8002076:	2000      	movs	r0, #0
 8002078:	e7f4      	b.n	8002064 <xQueueGenericSendFromISR+0xac>
	...

0800207c <xQueueReceive>:
{
 800207c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002080:	b085      	sub	sp, #20
 8002082:	460f      	mov	r7, r1
 8002084:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8002086:	4604      	mov	r4, r0
 8002088:	b940      	cbnz	r0, 800209c <xQueueReceive+0x20>
	__asm volatile
 800208a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800208e:	f383 8811 	msr	BASEPRI, r3
 8002092:	f3bf 8f6f 	isb	sy
 8002096:	f3bf 8f4f 	dsb	sy
 800209a:	e7fe      	b.n	800209a <xQueueReceive+0x1e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800209c:	b951      	cbnz	r1, 80020b4 <xQueueReceive+0x38>
 800209e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80020a0:	b143      	cbz	r3, 80020b4 <xQueueReceive+0x38>
 80020a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020a6:	f383 8811 	msr	BASEPRI, r3
 80020aa:	f3bf 8f6f 	isb	sy
 80020ae:	f3bf 8f4f 	dsb	sy
 80020b2:	e7fe      	b.n	80020b2 <xQueueReceive+0x36>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80020b4:	f000 fcf0 	bl	8002a98 <xTaskGetSchedulerState>
 80020b8:	b950      	cbnz	r0, 80020d0 <xQueueReceive+0x54>
 80020ba:	9e01      	ldr	r6, [sp, #4]
 80020bc:	b14e      	cbz	r6, 80020d2 <xQueueReceive+0x56>
 80020be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020c2:	f383 8811 	msr	BASEPRI, r3
 80020c6:	f3bf 8f6f 	isb	sy
 80020ca:	f3bf 8f4f 	dsb	sy
 80020ce:	e7fe      	b.n	80020ce <xQueueReceive+0x52>
 80020d0:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 80020d2:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 80020d6:	f8df 90e0 	ldr.w	r9, [pc, #224]	; 80021b8 <xQueueReceive+0x13c>
 80020da:	e03b      	b.n	8002154 <xQueueReceive+0xd8>
				if( xTicksToWait == ( TickType_t ) 0 )
 80020dc:	9d01      	ldr	r5, [sp, #4]
 80020de:	b91d      	cbnz	r5, 80020e8 <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
 80020e0:	f000 ff8a 	bl	8002ff8 <vPortExitCritical>
				return errQUEUE_EMPTY;
 80020e4:	2000      	movs	r0, #0
 80020e6:	e052      	b.n	800218e <xQueueReceive+0x112>
				else if( xEntryTimeSet == pdFALSE )
 80020e8:	b916      	cbnz	r6, 80020f0 <xQueueReceive+0x74>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80020ea:	a802      	add	r0, sp, #8
 80020ec:	f000 fc86 	bl	80029fc <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 80020f0:	f000 ff82 	bl	8002ff8 <vPortExitCritical>
		vTaskSuspendAll();
 80020f4:	f000 fa98 	bl	8002628 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80020f8:	f000 ff5c 	bl	8002fb4 <vPortEnterCritical>
 80020fc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8002100:	2bff      	cmp	r3, #255	; 0xff
 8002102:	bf08      	it	eq
 8002104:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 8002108:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800210c:	2bff      	cmp	r3, #255	; 0xff
 800210e:	bf08      	it	eq
 8002110:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 8002114:	f000 ff70 	bl	8002ff8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002118:	a901      	add	r1, sp, #4
 800211a:	a802      	add	r0, sp, #8
 800211c:	f000 fc7a 	bl	8002a14 <xTaskCheckForTimeOut>
 8002120:	2800      	cmp	r0, #0
 8002122:	d13d      	bne.n	80021a0 <xQueueReceive+0x124>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002124:	4620      	mov	r0, r4
 8002126:	f7ff fd5b 	bl	8001be0 <prvIsQueueEmpty>
 800212a:	b398      	cbz	r0, 8002194 <xQueueReceive+0x118>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800212c:	9901      	ldr	r1, [sp, #4]
 800212e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002132:	f000 fbeb 	bl	800290c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002136:	4620      	mov	r0, r4
 8002138:	f7ff fda5 	bl	8001c86 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800213c:	f000 fb12 	bl	8002764 <xTaskResumeAll>
 8002140:	b938      	cbnz	r0, 8002152 <xQueueReceive+0xd6>
					portYIELD_WITHIN_API();
 8002142:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002146:	f8c9 3000 	str.w	r3, [r9]
 800214a:	f3bf 8f4f 	dsb	sy
 800214e:	f3bf 8f6f 	isb	sy
 8002152:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8002154:	f000 ff2e 	bl	8002fb4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002158:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800215a:	2d00      	cmp	r5, #0
 800215c:	d0be      	beq.n	80020dc <xQueueReceive+0x60>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800215e:	4639      	mov	r1, r7
 8002160:	4620      	mov	r0, r4
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002162:	3d01      	subs	r5, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002164:	f7ff fd7a 	bl	8001c5c <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002168:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800216a:	6923      	ldr	r3, [r4, #16]
 800216c:	b163      	cbz	r3, 8002188 <xQueueReceive+0x10c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800216e:	f104 0010 	add.w	r0, r4, #16
 8002172:	f000 fc03 	bl	800297c <xTaskRemoveFromEventList>
 8002176:	b138      	cbz	r0, 8002188 <xQueueReceive+0x10c>
						queueYIELD_IF_USING_PREEMPTION();
 8002178:	4b0f      	ldr	r3, [pc, #60]	; (80021b8 <xQueueReceive+0x13c>)
 800217a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800217e:	601a      	str	r2, [r3, #0]
 8002180:	f3bf 8f4f 	dsb	sy
 8002184:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8002188:	f000 ff36 	bl	8002ff8 <vPortExitCritical>
				return pdPASS;
 800218c:	2001      	movs	r0, #1
}
 800218e:	b005      	add	sp, #20
 8002190:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				prvUnlockQueue( pxQueue );
 8002194:	4620      	mov	r0, r4
 8002196:	f7ff fd76 	bl	8001c86 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800219a:	f000 fae3 	bl	8002764 <xTaskResumeAll>
 800219e:	e7d8      	b.n	8002152 <xQueueReceive+0xd6>
			prvUnlockQueue( pxQueue );
 80021a0:	4620      	mov	r0, r4
 80021a2:	f7ff fd70 	bl	8001c86 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80021a6:	f000 fadd 	bl	8002764 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80021aa:	4620      	mov	r0, r4
 80021ac:	f7ff fd18 	bl	8001be0 <prvIsQueueEmpty>
 80021b0:	2800      	cmp	r0, #0
 80021b2:	d0ce      	beq.n	8002152 <xQueueReceive+0xd6>
 80021b4:	e796      	b.n	80020e4 <xQueueReceive+0x68>
 80021b6:	bf00      	nop
 80021b8:	e000ed04 	.word	0xe000ed04

080021bc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80021bc:	b530      	push	{r4, r5, lr}

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80021be:	4a07      	ldr	r2, [pc, #28]	; (80021dc <vQueueAddToRegistry+0x20>)
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80021c0:	2300      	movs	r3, #0
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80021c2:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 80021c6:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
 80021ca:	b91d      	cbnz	r5, 80021d4 <vQueueAddToRegistry+0x18>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80021cc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80021d0:	6060      	str	r0, [r4, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80021d2:	bd30      	pop	{r4, r5, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80021d4:	3301      	adds	r3, #1
 80021d6:	2b08      	cmp	r3, #8
 80021d8:	d1f3      	bne.n	80021c2 <vQueueAddToRegistry+0x6>
 80021da:	e7fa      	b.n	80021d2 <vQueueAddToRegistry+0x16>
 80021dc:	20005b68 	.word	0x20005b68

080021e0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80021e0:	b570      	push	{r4, r5, r6, lr}
 80021e2:	4604      	mov	r4, r0
 80021e4:	460d      	mov	r5, r1
 80021e6:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80021e8:	f000 fee4 	bl	8002fb4 <vPortEnterCritical>
 80021ec:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80021f0:	2bff      	cmp	r3, #255	; 0xff
 80021f2:	bf04      	itt	eq
 80021f4:	2300      	moveq	r3, #0
 80021f6:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 80021fa:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80021fe:	2bff      	cmp	r3, #255	; 0xff
 8002200:	bf04      	itt	eq
 8002202:	2300      	moveq	r3, #0
 8002204:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8002208:	f000 fef6 	bl	8002ff8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800220c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800220e:	b92b      	cbnz	r3, 800221c <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002210:	4632      	mov	r2, r6
 8002212:	4629      	mov	r1, r5
 8002214:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002218:	f000 fb92 	bl	8002940 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800221c:	4620      	mov	r0, r4
	}
 800221e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8002222:	f7ff bd30 	b.w	8001c86 <prvUnlockQueue>
	...

08002228 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002228:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800222c:	4606      	mov	r6, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800222e:	f000 fec1 	bl	8002fb4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002232:	4b2e      	ldr	r3, [pc, #184]	; (80022ec <prvAddNewTaskToReadyList+0xc4>)
		if( pxCurrentTCB == NULL )
 8002234:	4c2e      	ldr	r4, [pc, #184]	; (80022f0 <prvAddNewTaskToReadyList+0xc8>)
		uxCurrentNumberOfTasks++;
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	4f2e      	ldr	r7, [pc, #184]	; (80022f4 <prvAddNewTaskToReadyList+0xcc>)
 800223a:	3201      	adds	r2, #1
 800223c:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800223e:	6825      	ldr	r5, [r4, #0]
 8002240:	2d00      	cmp	r5, #0
 8002242:	d148      	bne.n	80022d6 <prvAddNewTaskToReadyList+0xae>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002244:	6026      	str	r6, [r4, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	2b01      	cmp	r3, #1
 800224a:	d11f      	bne.n	800228c <prvAddNewTaskToReadyList+0x64>
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800224c:	f04f 0814 	mov.w	r8, #20
 8002250:	fb08 7005 	mla	r0, r8, r5, r7
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002254:	3501      	adds	r5, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002256:	f7ff fc81 	bl	8001b5c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800225a:	2d38      	cmp	r5, #56	; 0x38
 800225c:	d1f8      	bne.n	8002250 <prvAddNewTaskToReadyList+0x28>
	}

	vListInitialise( &xDelayedTaskList1 );
 800225e:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8002320 <prvAddNewTaskToReadyList+0xf8>
	vListInitialise( &xDelayedTaskList2 );
 8002262:	4d25      	ldr	r5, [pc, #148]	; (80022f8 <prvAddNewTaskToReadyList+0xd0>)
	vListInitialise( &xDelayedTaskList1 );
 8002264:	4640      	mov	r0, r8
 8002266:	f7ff fc79 	bl	8001b5c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800226a:	4628      	mov	r0, r5
 800226c:	f7ff fc76 	bl	8001b5c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002270:	4822      	ldr	r0, [pc, #136]	; (80022fc <prvAddNewTaskToReadyList+0xd4>)
 8002272:	f7ff fc73 	bl	8001b5c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002276:	4822      	ldr	r0, [pc, #136]	; (8002300 <prvAddNewTaskToReadyList+0xd8>)
 8002278:	f7ff fc70 	bl	8001b5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800227c:	4821      	ldr	r0, [pc, #132]	; (8002304 <prvAddNewTaskToReadyList+0xdc>)
 800227e:	f7ff fc6d 	bl	8001b5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002282:	4b21      	ldr	r3, [pc, #132]	; (8002308 <prvAddNewTaskToReadyList+0xe0>)
 8002284:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002288:	4b20      	ldr	r3, [pc, #128]	; (800230c <prvAddNewTaskToReadyList+0xe4>)
 800228a:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 800228c:	4a20      	ldr	r2, [pc, #128]	; (8002310 <prvAddNewTaskToReadyList+0xe8>)
 800228e:	6813      	ldr	r3, [r2, #0]
 8002290:	3301      	adds	r3, #1
 8002292:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8002294:	4a1f      	ldr	r2, [pc, #124]	; (8002314 <prvAddNewTaskToReadyList+0xec>)
 8002296:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8002298:	6811      	ldr	r1, [r2, #0]
 800229a:	2014      	movs	r0, #20
 800229c:	428b      	cmp	r3, r1
 800229e:	fb00 7003 	mla	r0, r0, r3, r7
 80022a2:	f106 0104 	add.w	r1, r6, #4
 80022a6:	bf88      	it	hi
 80022a8:	6013      	strhi	r3, [r2, #0]
 80022aa:	f7ff fc65 	bl	8001b78 <vListInsertEnd>
	taskEXIT_CRITICAL();
 80022ae:	f000 fea3 	bl	8002ff8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80022b2:	4b19      	ldr	r3, [pc, #100]	; (8002318 <prvAddNewTaskToReadyList+0xf0>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	b163      	cbz	r3, 80022d2 <prvAddNewTaskToReadyList+0xaa>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80022b8:	6823      	ldr	r3, [r4, #0]
 80022ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022bc:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 80022be:	429a      	cmp	r2, r3
 80022c0:	d207      	bcs.n	80022d2 <prvAddNewTaskToReadyList+0xaa>
			taskYIELD_IF_USING_PREEMPTION();
 80022c2:	4b16      	ldr	r3, [pc, #88]	; (800231c <prvAddNewTaskToReadyList+0xf4>)
 80022c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80022c8:	601a      	str	r2, [r3, #0]
 80022ca:	f3bf 8f4f 	dsb	sy
 80022ce:	f3bf 8f6f 	isb	sy
}
 80022d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 80022d6:	4b10      	ldr	r3, [pc, #64]	; (8002318 <prvAddNewTaskToReadyList+0xf0>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1d6      	bne.n	800228c <prvAddNewTaskToReadyList+0x64>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80022de:	6823      	ldr	r3, [r4, #0]
 80022e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022e2:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 80022e4:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 80022e6:	bf98      	it	ls
 80022e8:	6026      	strls	r6, [r4, #0]
 80022ea:	e7cf      	b.n	800228c <prvAddNewTaskToReadyList+0x64>
 80022ec:	20001da8 	.word	0x20001da8
 80022f0:	2000193c 	.word	0x2000193c
 80022f4:	20001948 	.word	0x20001948
 80022f8:	20001dd4 	.word	0x20001dd4
 80022fc:	20001df0 	.word	0x20001df0
 8002300:	20001e1c 	.word	0x20001e1c
 8002304:	20001e08 	.word	0x20001e08
 8002308:	20001940 	.word	0x20001940
 800230c:	20001944 	.word	0x20001944
 8002310:	20001db8 	.word	0x20001db8
 8002314:	20001dbc 	.word	0x20001dbc
 8002318:	20001e04 	.word	0x20001e04
 800231c:	e000ed04 	.word	0xe000ed04
 8002320:	20001dc0 	.word	0x20001dc0

08002324 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002324:	b510      	push	{r4, lr}
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002326:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
	{
 800232a:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800232c:	b93b      	cbnz	r3, 800233e <prvDeleteTCB+0x1a>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800232e:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8002330:	f001 f83c 	bl	80033ac <vPortFree>
				vPortFree( pxTCB );
 8002334:	4620      	mov	r0, r4
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002336:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 800233a:	f001 b837 	b.w	80033ac <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800233e:	2b01      	cmp	r3, #1
 8002340:	d0f9      	beq.n	8002336 <prvDeleteTCB+0x12>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002342:	2b02      	cmp	r3, #2
 8002344:	d008      	beq.n	8002358 <prvDeleteTCB+0x34>
 8002346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800234a:	f383 8811 	msr	BASEPRI, r3
 800234e:	f3bf 8f6f 	isb	sy
 8002352:	f3bf 8f4f 	dsb	sy
 8002356:	e7fe      	b.n	8002356 <prvDeleteTCB+0x32>
	}
 8002358:	bd10      	pop	{r4, pc}
	...

0800235c <prvIdleTask>:
{
 800235c:	b580      	push	{r7, lr}
				taskYIELD();
 800235e:	f8df 805c 	ldr.w	r8, [pc, #92]	; 80023bc <prvIdleTask+0x60>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002362:	4f12      	ldr	r7, [pc, #72]	; (80023ac <prvIdleTask+0x50>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002364:	4c12      	ldr	r4, [pc, #72]	; (80023b0 <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 8002366:	4d13      	ldr	r5, [pc, #76]	; (80023b4 <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002368:	6823      	ldr	r3, [r4, #0]
 800236a:	b963      	cbnz	r3, 8002386 <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800236c:	4b12      	ldr	r3, [pc, #72]	; (80023b8 <prvIdleTask+0x5c>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	2b01      	cmp	r3, #1
 8002372:	d9f8      	bls.n	8002366 <prvIdleTask+0xa>
				taskYIELD();
 8002374:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002378:	f8c8 3000 	str.w	r3, [r8]
 800237c:	f3bf 8f4f 	dsb	sy
 8002380:	f3bf 8f6f 	isb	sy
 8002384:	e7ee      	b.n	8002364 <prvIdleTask+0x8>
			taskENTER_CRITICAL();
 8002386:	f000 fe15 	bl	8002fb4 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800238e:	1d30      	adds	r0, r6, #4
 8002390:	f7ff fc15 	bl	8001bbe <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002394:	682b      	ldr	r3, [r5, #0]
 8002396:	3b01      	subs	r3, #1
 8002398:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 800239a:	6823      	ldr	r3, [r4, #0]
 800239c:	3b01      	subs	r3, #1
 800239e:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 80023a0:	f000 fe2a 	bl	8002ff8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 80023a4:	4630      	mov	r0, r6
 80023a6:	f7ff ffbd 	bl	8002324 <prvDeleteTCB>
 80023aa:	e7dd      	b.n	8002368 <prvIdleTask+0xc>
 80023ac:	20001e1c 	.word	0x20001e1c
 80023b0:	20001dac 	.word	0x20001dac
 80023b4:	20001da8 	.word	0x20001da8
 80023b8:	20001948 	.word	0x20001948
 80023bc:	e000ed04 	.word	0xe000ed04

080023c0 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80023c0:	4a06      	ldr	r2, [pc, #24]	; (80023dc <prvResetNextTaskUnblockTime+0x1c>)
 80023c2:	6813      	ldr	r3, [r2, #0]
 80023c4:	6819      	ldr	r1, [r3, #0]
 80023c6:	4b06      	ldr	r3, [pc, #24]	; (80023e0 <prvResetNextTaskUnblockTime+0x20>)
 80023c8:	b919      	cbnz	r1, 80023d2 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80023ca:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80023ce:	601a      	str	r2, [r3, #0]
	}
}
 80023d0:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80023d2:	6812      	ldr	r2, [r2, #0]
 80023d4:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80023d6:	68d2      	ldr	r2, [r2, #12]
 80023d8:	6852      	ldr	r2, [r2, #4]
 80023da:	e7f8      	b.n	80023ce <prvResetNextTaskUnblockTime+0xe>
 80023dc:	20001940 	.word	0x20001940
 80023e0:	20001de8 	.word	0x20001de8

080023e4 <prvInitialiseNewTask.isra.2>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80023e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80023e8:	e9dd 8409 	ldrd	r8, r4, [sp, #36]	; 0x24
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80023ec:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80023f0:	6b26      	ldr	r6, [r4, #48]	; 0x30
 80023f2:	3a01      	subs	r2, #1
 80023f4:	eb06 0682 	add.w	r6, r6, r2, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80023f8:	469a      	mov	sl, r3
 80023fa:	4681      	mov	r9, r0
 80023fc:	1e4b      	subs	r3, r1, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80023fe:	f026 0607 	bic.w	r6, r6, #7
 8002402:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8002406:	310f      	adds	r1, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002408:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 800240c:	f802 0b01 	strb.w	r0, [r2], #1
		if( pcName[ x ] == 0x00 )
 8002410:	7818      	ldrb	r0, [r3, #0]
 8002412:	b108      	cbz	r0, 8002418 <prvInitialiseNewTask.isra.2+0x34>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002414:	428b      	cmp	r3, r1
 8002416:	d1f7      	bne.n	8002408 <prvInitialiseNewTask.isra.2+0x24>
 8002418:	9d08      	ldr	r5, [sp, #32]
 800241a:	2d37      	cmp	r5, #55	; 0x37
 800241c:	bf28      	it	cs
 800241e:	2537      	movcs	r5, #55	; 0x37
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002420:	2700      	movs	r7, #0
	pxNewTCB->uxPriority = uxPriority;
 8002422:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxMutexesHeld = 0;
 8002424:	e9c4 5711 	strd	r5, r7, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002428:	1d20      	adds	r0, r4, #4
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800242a:	f884 7043 	strb.w	r7, [r4, #67]	; 0x43
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800242e:	f7ff fba0 	bl	8001b72 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002432:	f1c5 0538 	rsb	r5, r5, #56	; 0x38
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002436:	f104 0018 	add.w	r0, r4, #24
 800243a:	f7ff fb9a 	bl	8001b72 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 800243e:	64e7      	str	r7, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002440:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002442:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002444:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002446:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800244a:	4652      	mov	r2, sl
 800244c:	4649      	mov	r1, r9
 800244e:	4630      	mov	r0, r6
 8002450:	f000 fd82 	bl	8002f58 <pxPortInitialiseStack>
 8002454:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8002456:	f1b8 0f00 	cmp.w	r8, #0
 800245a:	d001      	beq.n	8002460 <prvInitialiseNewTask.isra.2+0x7c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800245c:	f8c8 4000 	str.w	r4, [r8]
}
 8002460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08002464 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002466:	4b16      	ldr	r3, [pc, #88]	; (80024c0 <prvAddCurrentTaskToDelayedList+0x5c>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002468:	4e16      	ldr	r6, [pc, #88]	; (80024c4 <prvAddCurrentTaskToDelayedList+0x60>)
const TickType_t xConstTickCount = xTickCount;
 800246a:	681c      	ldr	r4, [r3, #0]
{
 800246c:	4605      	mov	r5, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800246e:	6830      	ldr	r0, [r6, #0]
 8002470:	3004      	adds	r0, #4
{
 8002472:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002474:	f7ff fba3 	bl	8001bbe <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002478:	1c6b      	adds	r3, r5, #1
 800247a:	4633      	mov	r3, r6
 800247c:	d107      	bne.n	800248e <prvAddCurrentTaskToDelayedList+0x2a>
 800247e:	b137      	cbz	r7, 800248e <prvAddCurrentTaskToDelayedList+0x2a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002480:	6831      	ldr	r1, [r6, #0]
 8002482:	4811      	ldr	r0, [pc, #68]	; (80024c8 <prvAddCurrentTaskToDelayedList+0x64>)
 8002484:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002486:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800248a:	f7ff bb75 	b.w	8001b78 <vListInsertEnd>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	1964      	adds	r4, r4, r5
 8002492:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8002494:	d307      	bcc.n	80024a6 <prvAddCurrentTaskToDelayedList+0x42>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002496:	4a0d      	ldr	r2, [pc, #52]	; (80024cc <prvAddCurrentTaskToDelayedList+0x68>)
 8002498:	6810      	ldr	r0, [r2, #0]
 800249a:	6819      	ldr	r1, [r3, #0]
}
 800249c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80024a0:	3104      	adds	r1, #4
 80024a2:	f7ff bb75 	b.w	8001b90 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80024a6:	4a0a      	ldr	r2, [pc, #40]	; (80024d0 <prvAddCurrentTaskToDelayedList+0x6c>)
 80024a8:	6810      	ldr	r0, [r2, #0]
 80024aa:	6819      	ldr	r1, [r3, #0]
 80024ac:	3104      	adds	r1, #4
 80024ae:	f7ff fb6f 	bl	8001b90 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80024b2:	4b08      	ldr	r3, [pc, #32]	; (80024d4 <prvAddCurrentTaskToDelayedList+0x70>)
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 80024b8:	bf88      	it	hi
 80024ba:	601c      	strhi	r4, [r3, #0]
}
 80024bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80024be:	bf00      	nop
 80024c0:	20001e30 	.word	0x20001e30
 80024c4:	2000193c 	.word	0x2000193c
 80024c8:	20001e08 	.word	0x20001e08
 80024cc:	20001944 	.word	0x20001944
 80024d0:	20001940 	.word	0x20001940
 80024d4:	20001de8 	.word	0x20001de8

080024d8 <xTaskCreateStatic>:
	{
 80024d8:	b570      	push	{r4, r5, r6, lr}
 80024da:	b086      	sub	sp, #24
 80024dc:	e9dd 540b 	ldrd	r5, r4, [sp, #44]	; 0x2c
		configASSERT( puxStackBuffer != NULL );
 80024e0:	b945      	cbnz	r5, 80024f4 <xTaskCreateStatic+0x1c>
 80024e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024e6:	f383 8811 	msr	BASEPRI, r3
 80024ea:	f3bf 8f6f 	isb	sy
 80024ee:	f3bf 8f4f 	dsb	sy
 80024f2:	e7fe      	b.n	80024f2 <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 80024f4:	b944      	cbnz	r4, 8002508 <xTaskCreateStatic+0x30>
 80024f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024fa:	f383 8811 	msr	BASEPRI, r3
 80024fe:	f3bf 8f6f 	isb	sy
 8002502:	f3bf 8f4f 	dsb	sy
 8002506:	e7fe      	b.n	8002506 <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8002508:	2654      	movs	r6, #84	; 0x54
 800250a:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800250c:	9e04      	ldr	r6, [sp, #16]
 800250e:	2e54      	cmp	r6, #84	; 0x54
 8002510:	d008      	beq.n	8002524 <xTaskCreateStatic+0x4c>
 8002512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002516:	f383 8811 	msr	BASEPRI, r3
 800251a:	f3bf 8f6f 	isb	sy
 800251e:	f3bf 8f4f 	dsb	sy
 8002522:	e7fe      	b.n	8002522 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002524:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002526:	2502      	movs	r5, #2
 8002528:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800252c:	ad05      	add	r5, sp, #20
 800252e:	9501      	str	r5, [sp, #4]
 8002530:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8002532:	9402      	str	r4, [sp, #8]
 8002534:	9500      	str	r5, [sp, #0]
 8002536:	f7ff ff55 	bl	80023e4 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 800253a:	4620      	mov	r0, r4
 800253c:	f7ff fe74 	bl	8002228 <prvAddNewTaskToReadyList>
	}
 8002540:	9805      	ldr	r0, [sp, #20]
 8002542:	b006      	add	sp, #24
 8002544:	bd70      	pop	{r4, r5, r6, pc}

08002546 <xTaskCreate>:
	{
 8002546:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800254a:	4607      	mov	r7, r0
 800254c:	b085      	sub	sp, #20
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800254e:	0090      	lsls	r0, r2, #2
	{
 8002550:	4688      	mov	r8, r1
 8002552:	4616      	mov	r6, r2
 8002554:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002556:	f000 fe9d 	bl	8003294 <pvPortMalloc>
			if( pxStack != NULL )
 800255a:	4605      	mov	r5, r0
 800255c:	b1e8      	cbz	r0, 800259a <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800255e:	2054      	movs	r0, #84	; 0x54
 8002560:	f000 fe98 	bl	8003294 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8002564:	4604      	mov	r4, r0
 8002566:	b1a8      	cbz	r0, 8002594 <xTaskCreate+0x4e>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002568:	2300      	movs	r3, #0
 800256a:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800256e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
					pxNewTCB->pxStack = pxStack;
 8002570:	6305      	str	r5, [r0, #48]	; 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002572:	9301      	str	r3, [sp, #4]
 8002574:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002576:	9002      	str	r0, [sp, #8]
 8002578:	9300      	str	r3, [sp, #0]
 800257a:	4632      	mov	r2, r6
 800257c:	464b      	mov	r3, r9
 800257e:	4641      	mov	r1, r8
 8002580:	4638      	mov	r0, r7
 8002582:	f7ff ff2f 	bl	80023e4 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002586:	4620      	mov	r0, r4
 8002588:	f7ff fe4e 	bl	8002228 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800258c:	2001      	movs	r0, #1
	}
 800258e:	b005      	add	sp, #20
 8002590:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8002594:	4628      	mov	r0, r5
 8002596:	f000 ff09 	bl	80033ac <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800259a:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 800259e:	e7f6      	b.n	800258e <xTaskCreate+0x48>

080025a0 <vTaskStartScheduler>:
{
 80025a0:	b510      	push	{r4, lr}
 80025a2:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80025a4:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80025a6:	aa07      	add	r2, sp, #28
 80025a8:	a906      	add	r1, sp, #24
 80025aa:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80025ac:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80025b0:	f7ff fabc 	bl	8001b2c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80025b4:	9b05      	ldr	r3, [sp, #20]
 80025b6:	9302      	str	r3, [sp, #8]
 80025b8:	9b06      	ldr	r3, [sp, #24]
 80025ba:	9a07      	ldr	r2, [sp, #28]
 80025bc:	4915      	ldr	r1, [pc, #84]	; (8002614 <vTaskStartScheduler+0x74>)
 80025be:	4816      	ldr	r0, [pc, #88]	; (8002618 <vTaskStartScheduler+0x78>)
 80025c0:	e9cd 4300 	strd	r4, r3, [sp]
 80025c4:	4623      	mov	r3, r4
 80025c6:	f7ff ff87 	bl	80024d8 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 80025ca:	b1a8      	cbz	r0, 80025f8 <vTaskStartScheduler+0x58>
			xReturn = xTimerCreateTimerTask();
 80025cc:	f000 fb08 	bl	8002be0 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 80025d0:	2801      	cmp	r0, #1
 80025d2:	d113      	bne.n	80025fc <vTaskStartScheduler+0x5c>
 80025d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025d8:	f383 8811 	msr	BASEPRI, r3
 80025dc:	f3bf 8f6f 	isb	sy
 80025e0:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 80025e4:	4b0d      	ldr	r3, [pc, #52]	; (800261c <vTaskStartScheduler+0x7c>)
 80025e6:	f04f 32ff 	mov.w	r2, #4294967295
 80025ea:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80025ec:	4b0c      	ldr	r3, [pc, #48]	; (8002620 <vTaskStartScheduler+0x80>)
 80025ee:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80025f0:	4b0c      	ldr	r3, [pc, #48]	; (8002624 <vTaskStartScheduler+0x84>)
 80025f2:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 80025f4:	f000 fd76 	bl	80030e4 <xPortStartScheduler>
}
 80025f8:	b008      	add	sp, #32
 80025fa:	bd10      	pop	{r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80025fc:	3001      	adds	r0, #1
 80025fe:	d1fb      	bne.n	80025f8 <vTaskStartScheduler+0x58>
 8002600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002604:	f383 8811 	msr	BASEPRI, r3
 8002608:	f3bf 8f6f 	isb	sy
 800260c:	f3bf 8f4f 	dsb	sy
 8002610:	e7fe      	b.n	8002610 <vTaskStartScheduler+0x70>
 8002612:	bf00      	nop
 8002614:	08004e9d 	.word	0x08004e9d
 8002618:	0800235d 	.word	0x0800235d
 800261c:	20001de8 	.word	0x20001de8
 8002620:	20001e04 	.word	0x20001e04
 8002624:	20001e30 	.word	0x20001e30

08002628 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8002628:	4a02      	ldr	r2, [pc, #8]	; (8002634 <vTaskSuspendAll+0xc>)
 800262a:	6813      	ldr	r3, [r2, #0]
 800262c:	3301      	adds	r3, #1
 800262e:	6013      	str	r3, [r2, #0]
}
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	20001db4 	.word	0x20001db4

08002638 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8002638:	4b01      	ldr	r3, [pc, #4]	; (8002640 <xTaskGetTickCount+0x8>)
 800263a:	6818      	ldr	r0, [r3, #0]
}
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	20001e30 	.word	0x20001e30

08002644 <xTaskIncrementTick>:
{
 8002644:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002648:	4b3b      	ldr	r3, [pc, #236]	; (8002738 <xTaskIncrementTick+0xf4>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d16c      	bne.n	800272a <xTaskIncrementTick+0xe6>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002650:	4b3a      	ldr	r3, [pc, #232]	; (800273c <xTaskIncrementTick+0xf8>)
 8002652:	681c      	ldr	r4, [r3, #0]
 8002654:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8002656:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002658:	b9bc      	cbnz	r4, 800268a <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 800265a:	4b39      	ldr	r3, [pc, #228]	; (8002740 <xTaskIncrementTick+0xfc>)
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	6812      	ldr	r2, [r2, #0]
 8002660:	b142      	cbz	r2, 8002674 <xTaskIncrementTick+0x30>
 8002662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002666:	f383 8811 	msr	BASEPRI, r3
 800266a:	f3bf 8f6f 	isb	sy
 800266e:	f3bf 8f4f 	dsb	sy
 8002672:	e7fe      	b.n	8002672 <xTaskIncrementTick+0x2e>
 8002674:	4a33      	ldr	r2, [pc, #204]	; (8002744 <xTaskIncrementTick+0x100>)
 8002676:	6819      	ldr	r1, [r3, #0]
 8002678:	6810      	ldr	r0, [r2, #0]
 800267a:	6018      	str	r0, [r3, #0]
 800267c:	6011      	str	r1, [r2, #0]
 800267e:	4a32      	ldr	r2, [pc, #200]	; (8002748 <xTaskIncrementTick+0x104>)
 8002680:	6813      	ldr	r3, [r2, #0]
 8002682:	3301      	adds	r3, #1
 8002684:	6013      	str	r3, [r2, #0]
 8002686:	f7ff fe9b 	bl	80023c0 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800268a:	4d30      	ldr	r5, [pc, #192]	; (800274c <xTaskIncrementTick+0x108>)
 800268c:	4f30      	ldr	r7, [pc, #192]	; (8002750 <xTaskIncrementTick+0x10c>)
 800268e:	682b      	ldr	r3, [r5, #0]
 8002690:	42a3      	cmp	r3, r4
BaseType_t xSwitchRequired = pdFALSE;
 8002692:	f04f 0b00 	mov.w	fp, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002696:	d911      	bls.n	80026bc <xTaskIncrementTick+0x78>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002698:	683a      	ldr	r2, [r7, #0]
 800269a:	4b2e      	ldr	r3, [pc, #184]	; (8002754 <xTaskIncrementTick+0x110>)
 800269c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800269e:	2214      	movs	r2, #20
 80026a0:	434a      	muls	r2, r1
 80026a2:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 80026a4:	2a02      	cmp	r2, #2
 80026a6:	bf28      	it	cs
 80026a8:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 80026ac:	4a2a      	ldr	r2, [pc, #168]	; (8002758 <xTaskIncrementTick+0x114>)
 80026ae:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 80026b0:	2a00      	cmp	r2, #0
}
 80026b2:	bf0c      	ite	eq
 80026b4:	4658      	moveq	r0, fp
 80026b6:	2001      	movne	r0, #1
 80026b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80026bc:	f8df 9080 	ldr.w	r9, [pc, #128]	; 8002740 <xTaskIncrementTick+0xfc>
					prvAddTaskToReadyList( pxTCB );
 80026c0:	f8df a09c 	ldr.w	sl, [pc, #156]	; 8002760 <xTaskIncrementTick+0x11c>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80026c4:	f8d9 2000 	ldr.w	r2, [r9]
 80026c8:	6812      	ldr	r2, [r2, #0]
 80026ca:	b91a      	cbnz	r2, 80026d4 <xTaskIncrementTick+0x90>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80026cc:	f04f 32ff 	mov.w	r2, #4294967295
 80026d0:	602a      	str	r2, [r5, #0]
					break;
 80026d2:	e7e1      	b.n	8002698 <xTaskIncrementTick+0x54>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80026d4:	f8d9 2000 	ldr.w	r2, [r9]
 80026d8:	68d2      	ldr	r2, [r2, #12]
 80026da:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80026dc:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 80026de:	428c      	cmp	r4, r1
 80026e0:	d201      	bcs.n	80026e6 <xTaskIncrementTick+0xa2>
						xNextTaskUnblockTime = xItemValue;
 80026e2:	6029      	str	r1, [r5, #0]
						break;
 80026e4:	e7d8      	b.n	8002698 <xTaskIncrementTick+0x54>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80026e6:	f106 0804 	add.w	r8, r6, #4
 80026ea:	4640      	mov	r0, r8
 80026ec:	f7ff fa67 	bl	8001bbe <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80026f0:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 80026f2:	b119      	cbz	r1, 80026fc <xTaskIncrementTick+0xb8>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80026f4:	f106 0018 	add.w	r0, r6, #24
 80026f8:	f7ff fa61 	bl	8001bbe <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80026fc:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 80026fe:	f8da 1000 	ldr.w	r1, [sl]
 8002702:	4b14      	ldr	r3, [pc, #80]	; (8002754 <xTaskIncrementTick+0x110>)
 8002704:	4288      	cmp	r0, r1
 8002706:	f04f 0214 	mov.w	r2, #20
 800270a:	bf88      	it	hi
 800270c:	f8ca 0000 	strhi.w	r0, [sl]
 8002710:	4641      	mov	r1, r8
 8002712:	fb02 3000 	mla	r0, r2, r0, r3
 8002716:	f7ff fa2f 	bl	8001b78 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800271a:	6838      	ldr	r0, [r7, #0]
 800271c:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 800271e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8002720:	4291      	cmp	r1, r2
 8002722:	bf28      	it	cs
 8002724:	f04f 0b01 	movcs.w	fp, #1
 8002728:	e7cc      	b.n	80026c4 <xTaskIncrementTick+0x80>
		++uxPendedTicks;
 800272a:	4a0c      	ldr	r2, [pc, #48]	; (800275c <xTaskIncrementTick+0x118>)
 800272c:	6813      	ldr	r3, [r2, #0]
 800272e:	3301      	adds	r3, #1
 8002730:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8002732:	f04f 0b00 	mov.w	fp, #0
 8002736:	e7b9      	b.n	80026ac <xTaskIncrementTick+0x68>
 8002738:	20001db4 	.word	0x20001db4
 800273c:	20001e30 	.word	0x20001e30
 8002740:	20001940 	.word	0x20001940
 8002744:	20001944 	.word	0x20001944
 8002748:	20001dec 	.word	0x20001dec
 800274c:	20001de8 	.word	0x20001de8
 8002750:	2000193c 	.word	0x2000193c
 8002754:	20001948 	.word	0x20001948
 8002758:	20001e34 	.word	0x20001e34
 800275c:	20001db0 	.word	0x20001db0
 8002760:	20001dbc 	.word	0x20001dbc

08002764 <xTaskResumeAll>:
{
 8002764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	configASSERT( uxSchedulerSuspended );
 8002768:	4c2f      	ldr	r4, [pc, #188]	; (8002828 <xTaskResumeAll+0xc4>)
 800276a:	6823      	ldr	r3, [r4, #0]
 800276c:	b943      	cbnz	r3, 8002780 <xTaskResumeAll+0x1c>
 800276e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002772:	f383 8811 	msr	BASEPRI, r3
 8002776:	f3bf 8f6f 	isb	sy
 800277a:	f3bf 8f4f 	dsb	sy
 800277e:	e7fe      	b.n	800277e <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8002780:	f000 fc18 	bl	8002fb4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8002784:	6823      	ldr	r3, [r4, #0]
 8002786:	3b01      	subs	r3, #1
 8002788:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800278a:	6824      	ldr	r4, [r4, #0]
 800278c:	b12c      	cbz	r4, 800279a <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 800278e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8002790:	f000 fc32 	bl	8002ff8 <vPortExitCritical>
}
 8002794:	4620      	mov	r0, r4
 8002796:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800279a:	4b24      	ldr	r3, [pc, #144]	; (800282c <xTaskResumeAll+0xc8>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d0f5      	beq.n	800278e <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80027a2:	4d23      	ldr	r5, [pc, #140]	; (8002830 <xTaskResumeAll+0xcc>)
					prvAddTaskToReadyList( pxTCB );
 80027a4:	4e23      	ldr	r6, [pc, #140]	; (8002834 <xTaskResumeAll+0xd0>)
 80027a6:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8002848 <xTaskResumeAll+0xe4>
 80027aa:	e01d      	b.n	80027e8 <xTaskResumeAll+0x84>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80027ac:	68eb      	ldr	r3, [r5, #12]
 80027ae:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80027b0:	1d27      	adds	r7, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80027b2:	f104 0018 	add.w	r0, r4, #24
 80027b6:	f7ff fa02 	bl	8001bbe <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80027ba:	4638      	mov	r0, r7
 80027bc:	f7ff f9ff 	bl	8001bbe <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80027c0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80027c2:	6832      	ldr	r2, [r6, #0]
 80027c4:	2014      	movs	r0, #20
 80027c6:	4293      	cmp	r3, r2
 80027c8:	fb00 8003 	mla	r0, r0, r3, r8
 80027cc:	4639      	mov	r1, r7
 80027ce:	bf88      	it	hi
 80027d0:	6033      	strhi	r3, [r6, #0]
 80027d2:	f7ff f9d1 	bl	8001b78 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80027d6:	4b18      	ldr	r3, [pc, #96]	; (8002838 <xTaskResumeAll+0xd4>)
 80027d8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027de:	429a      	cmp	r2, r3
 80027e0:	d302      	bcc.n	80027e8 <xTaskResumeAll+0x84>
						xYieldPending = pdTRUE;
 80027e2:	4b16      	ldr	r3, [pc, #88]	; (800283c <xTaskResumeAll+0xd8>)
 80027e4:	2201      	movs	r2, #1
 80027e6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80027e8:	682b      	ldr	r3, [r5, #0]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d1de      	bne.n	80027ac <xTaskResumeAll+0x48>
				if( pxTCB != NULL )
 80027ee:	b10c      	cbz	r4, 80027f4 <xTaskResumeAll+0x90>
					prvResetNextTaskUnblockTime();
 80027f0:	f7ff fde6 	bl	80023c0 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80027f4:	4d12      	ldr	r5, [pc, #72]	; (8002840 <xTaskResumeAll+0xdc>)
 80027f6:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80027f8:	b144      	cbz	r4, 800280c <xTaskResumeAll+0xa8>
								xYieldPending = pdTRUE;
 80027fa:	4e10      	ldr	r6, [pc, #64]	; (800283c <xTaskResumeAll+0xd8>)
 80027fc:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 80027fe:	f7ff ff21 	bl	8002644 <xTaskIncrementTick>
 8002802:	b100      	cbz	r0, 8002806 <xTaskResumeAll+0xa2>
								xYieldPending = pdTRUE;
 8002804:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002806:	3c01      	subs	r4, #1
 8002808:	d1f9      	bne.n	80027fe <xTaskResumeAll+0x9a>
						uxPendedTicks = 0;
 800280a:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 800280c:	4b0b      	ldr	r3, [pc, #44]	; (800283c <xTaskResumeAll+0xd8>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d0bc      	beq.n	800278e <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8002814:	4b0b      	ldr	r3, [pc, #44]	; (8002844 <xTaskResumeAll+0xe0>)
 8002816:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800281a:	601a      	str	r2, [r3, #0]
 800281c:	f3bf 8f4f 	dsb	sy
 8002820:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8002824:	2401      	movs	r4, #1
 8002826:	e7b3      	b.n	8002790 <xTaskResumeAll+0x2c>
 8002828:	20001db4 	.word	0x20001db4
 800282c:	20001da8 	.word	0x20001da8
 8002830:	20001df0 	.word	0x20001df0
 8002834:	20001dbc 	.word	0x20001dbc
 8002838:	2000193c 	.word	0x2000193c
 800283c:	20001e34 	.word	0x20001e34
 8002840:	20001db0 	.word	0x20001db0
 8002844:	e000ed04 	.word	0xe000ed04
 8002848:	20001948 	.word	0x20001948

0800284c <vTaskDelay>:
	{
 800284c:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800284e:	b940      	cbnz	r0, 8002862 <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 8002850:	4b0e      	ldr	r3, [pc, #56]	; (800288c <vTaskDelay+0x40>)
 8002852:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002856:	601a      	str	r2, [r3, #0]
 8002858:	f3bf 8f4f 	dsb	sy
 800285c:	f3bf 8f6f 	isb	sy
	}
 8002860:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8002862:	4b0b      	ldr	r3, [pc, #44]	; (8002890 <vTaskDelay+0x44>)
 8002864:	6819      	ldr	r1, [r3, #0]
 8002866:	b141      	cbz	r1, 800287a <vTaskDelay+0x2e>
 8002868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800286c:	f383 8811 	msr	BASEPRI, r3
 8002870:	f3bf 8f6f 	isb	sy
 8002874:	f3bf 8f4f 	dsb	sy
 8002878:	e7fe      	b.n	8002878 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800287a:	f7ff fed5 	bl	8002628 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800287e:	f7ff fdf1 	bl	8002464 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8002882:	f7ff ff6f 	bl	8002764 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8002886:	2800      	cmp	r0, #0
 8002888:	d0e2      	beq.n	8002850 <vTaskDelay+0x4>
 800288a:	e7e9      	b.n	8002860 <vTaskDelay+0x14>
 800288c:	e000ed04 	.word	0xe000ed04
 8002890:	20001db4 	.word	0x20001db4

08002894 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002894:	4b18      	ldr	r3, [pc, #96]	; (80028f8 <vTaskSwitchContext+0x64>)
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	4b18      	ldr	r3, [pc, #96]	; (80028fc <vTaskSwitchContext+0x68>)
{
 800289a:	b5f0      	push	{r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800289c:	b112      	cbz	r2, 80028a4 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 800289e:	2201      	movs	r2, #1
 80028a0:	601a      	str	r2, [r3, #0]
}
 80028a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80028a4:	4d16      	ldr	r5, [pc, #88]	; (8002900 <vTaskSwitchContext+0x6c>)
		xYieldPending = pdFALSE;
 80028a6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80028a8:	4a16      	ldr	r2, [pc, #88]	; (8002904 <vTaskSwitchContext+0x70>)
 80028aa:	682b      	ldr	r3, [r5, #0]
 80028ac:	2714      	movs	r7, #20
 80028ae:	4616      	mov	r6, r2
 80028b0:	fb07 f103 	mul.w	r1, r7, r3
 80028b4:	1850      	adds	r0, r2, r1
 80028b6:	5854      	ldr	r4, [r2, r1]
 80028b8:	b18c      	cbz	r4, 80028de <vTaskSwitchContext+0x4a>
 80028ba:	6844      	ldr	r4, [r0, #4]
 80028bc:	3108      	adds	r1, #8
 80028be:	6864      	ldr	r4, [r4, #4]
 80028c0:	6044      	str	r4, [r0, #4]
 80028c2:	440a      	add	r2, r1
 80028c4:	4294      	cmp	r4, r2
 80028c6:	bf04      	itt	eq
 80028c8:	6862      	ldreq	r2, [r4, #4]
 80028ca:	6042      	streq	r2, [r0, #4]
 80028cc:	2214      	movs	r2, #20
 80028ce:	fb02 6203 	mla	r2, r2, r3, r6
 80028d2:	6852      	ldr	r2, [r2, #4]
 80028d4:	68d1      	ldr	r1, [r2, #12]
 80028d6:	4a0c      	ldr	r2, [pc, #48]	; (8002908 <vTaskSwitchContext+0x74>)
 80028d8:	6011      	str	r1, [r2, #0]
 80028da:	602b      	str	r3, [r5, #0]
}
 80028dc:	e7e1      	b.n	80028a2 <vTaskSwitchContext+0xe>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80028de:	b943      	cbnz	r3, 80028f2 <vTaskSwitchContext+0x5e>
 80028e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028e4:	f383 8811 	msr	BASEPRI, r3
 80028e8:	f3bf 8f6f 	isb	sy
 80028ec:	f3bf 8f4f 	dsb	sy
 80028f0:	e7fe      	b.n	80028f0 <vTaskSwitchContext+0x5c>
 80028f2:	3b01      	subs	r3, #1
 80028f4:	e7dc      	b.n	80028b0 <vTaskSwitchContext+0x1c>
 80028f6:	bf00      	nop
 80028f8:	20001db4 	.word	0x20001db4
 80028fc:	20001e34 	.word	0x20001e34
 8002900:	20001dbc 	.word	0x20001dbc
 8002904:	20001948 	.word	0x20001948
 8002908:	2000193c 	.word	0x2000193c

0800290c <vTaskPlaceOnEventList>:
{
 800290c:	b510      	push	{r4, lr}
 800290e:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 8002910:	b940      	cbnz	r0, 8002924 <vTaskPlaceOnEventList+0x18>
 8002912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002916:	f383 8811 	msr	BASEPRI, r3
 800291a:	f3bf 8f6f 	isb	sy
 800291e:	f3bf 8f4f 	dsb	sy
 8002922:	e7fe      	b.n	8002922 <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002924:	4b05      	ldr	r3, [pc, #20]	; (800293c <vTaskPlaceOnEventList+0x30>)
 8002926:	6819      	ldr	r1, [r3, #0]
 8002928:	3118      	adds	r1, #24
 800292a:	f7ff f931 	bl	8001b90 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800292e:	4620      	mov	r0, r4
 8002930:	2101      	movs	r1, #1
}
 8002932:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002936:	f7ff bd95 	b.w	8002464 <prvAddCurrentTaskToDelayedList>
 800293a:	bf00      	nop
 800293c:	2000193c 	.word	0x2000193c

08002940 <vTaskPlaceOnEventListRestricted>:
	{
 8002940:	b538      	push	{r3, r4, r5, lr}
 8002942:	460d      	mov	r5, r1
 8002944:	4614      	mov	r4, r2
		configASSERT( pxEventList );
 8002946:	b940      	cbnz	r0, 800295a <vTaskPlaceOnEventListRestricted+0x1a>
 8002948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800294c:	f383 8811 	msr	BASEPRI, r3
 8002950:	f3bf 8f6f 	isb	sy
 8002954:	f3bf 8f4f 	dsb	sy
 8002958:	e7fe      	b.n	8002958 <vTaskPlaceOnEventListRestricted+0x18>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800295a:	4b07      	ldr	r3, [pc, #28]	; (8002978 <vTaskPlaceOnEventListRestricted+0x38>)
 800295c:	6819      	ldr	r1, [r3, #0]
 800295e:	3118      	adds	r1, #24
 8002960:	f7ff f90a 	bl	8001b78 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8002964:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002966:	4621      	mov	r1, r4
 8002968:	bf0c      	ite	eq
 800296a:	4628      	moveq	r0, r5
 800296c:	f04f 30ff 	movne.w	r0, #4294967295
	}
 8002970:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002974:	f7ff bd76 	b.w	8002464 <prvAddCurrentTaskToDelayedList>
 8002978:	2000193c 	.word	0x2000193c

0800297c <xTaskRemoveFromEventList>:
{
 800297c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800297e:	68c3      	ldr	r3, [r0, #12]
 8002980:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8002982:	b944      	cbnz	r4, 8002996 <xTaskRemoveFromEventList+0x1a>
 8002984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002988:	f383 8811 	msr	BASEPRI, r3
 800298c:	f3bf 8f6f 	isb	sy
 8002990:	f3bf 8f4f 	dsb	sy
 8002994:	e7fe      	b.n	8002994 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002996:	f104 0518 	add.w	r5, r4, #24
 800299a:	4628      	mov	r0, r5
 800299c:	f7ff f90f 	bl	8001bbe <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80029a0:	4b10      	ldr	r3, [pc, #64]	; (80029e4 <xTaskRemoveFromEventList+0x68>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	b9db      	cbnz	r3, 80029de <xTaskRemoveFromEventList+0x62>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80029a6:	1d25      	adds	r5, r4, #4
 80029a8:	4628      	mov	r0, r5
 80029aa:	f7ff f908 	bl	8001bbe <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80029ae:	4a0e      	ldr	r2, [pc, #56]	; (80029e8 <xTaskRemoveFromEventList+0x6c>)
 80029b0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80029b2:	6811      	ldr	r1, [r2, #0]
 80029b4:	428b      	cmp	r3, r1
 80029b6:	bf88      	it	hi
 80029b8:	6013      	strhi	r3, [r2, #0]
 80029ba:	4a0c      	ldr	r2, [pc, #48]	; (80029ec <xTaskRemoveFromEventList+0x70>)
 80029bc:	2014      	movs	r0, #20
 80029be:	4629      	mov	r1, r5
 80029c0:	fb00 2003 	mla	r0, r0, r3, r2
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80029c4:	f7ff f8d8 	bl	8001b78 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80029c8:	4b09      	ldr	r3, [pc, #36]	; (80029f0 <xTaskRemoveFromEventList+0x74>)
 80029ca:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d0:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 80029d2:	bf83      	ittte	hi
 80029d4:	4b07      	ldrhi	r3, [pc, #28]	; (80029f4 <xTaskRemoveFromEventList+0x78>)
 80029d6:	2001      	movhi	r0, #1
 80029d8:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 80029da:	2000      	movls	r0, #0
}
 80029dc:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80029de:	4629      	mov	r1, r5
 80029e0:	4805      	ldr	r0, [pc, #20]	; (80029f8 <xTaskRemoveFromEventList+0x7c>)
 80029e2:	e7ef      	b.n	80029c4 <xTaskRemoveFromEventList+0x48>
 80029e4:	20001db4 	.word	0x20001db4
 80029e8:	20001dbc 	.word	0x20001dbc
 80029ec:	20001948 	.word	0x20001948
 80029f0:	2000193c 	.word	0x2000193c
 80029f4:	20001e34 	.word	0x20001e34
 80029f8:	20001df0 	.word	0x20001df0

080029fc <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80029fc:	4b03      	ldr	r3, [pc, #12]	; (8002a0c <vTaskInternalSetTimeOutState+0x10>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002a02:	4b03      	ldr	r3, [pc, #12]	; (8002a10 <vTaskInternalSetTimeOutState+0x14>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	6043      	str	r3, [r0, #4]
}
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	20001dec 	.word	0x20001dec
 8002a10:	20001e30 	.word	0x20001e30

08002a14 <xTaskCheckForTimeOut>:
{
 8002a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a16:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 8002a18:	4605      	mov	r5, r0
 8002a1a:	b940      	cbnz	r0, 8002a2e <xTaskCheckForTimeOut+0x1a>
 8002a1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a20:	f383 8811 	msr	BASEPRI, r3
 8002a24:	f3bf 8f6f 	isb	sy
 8002a28:	f3bf 8f4f 	dsb	sy
 8002a2c:	e7fe      	b.n	8002a2c <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 8002a2e:	b941      	cbnz	r1, 8002a42 <xTaskCheckForTimeOut+0x2e>
 8002a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a34:	f383 8811 	msr	BASEPRI, r3
 8002a38:	f3bf 8f6f 	isb	sy
 8002a3c:	f3bf 8f4f 	dsb	sy
 8002a40:	e7fe      	b.n	8002a40 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 8002a42:	f000 fab7 	bl	8002fb4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8002a46:	4b0f      	ldr	r3, [pc, #60]	; (8002a84 <xTaskCheckForTimeOut+0x70>)
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002a48:	6868      	ldr	r0, [r5, #4]
		const TickType_t xConstTickCount = xTickCount;
 8002a4a:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8002a4c:	6823      	ldr	r3, [r4, #0]
 8002a4e:	1c5e      	adds	r6, r3, #1
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002a50:	eba1 0200 	sub.w	r2, r1, r0
			if( *pxTicksToWait == portMAX_DELAY )
 8002a54:	d00d      	beq.n	8002a72 <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002a56:	4e0c      	ldr	r6, [pc, #48]	; (8002a88 <xTaskCheckForTimeOut+0x74>)
 8002a58:	682f      	ldr	r7, [r5, #0]
 8002a5a:	6836      	ldr	r6, [r6, #0]
 8002a5c:	42b7      	cmp	r7, r6
 8002a5e:	d001      	beq.n	8002a64 <xTaskCheckForTimeOut+0x50>
 8002a60:	4288      	cmp	r0, r1
 8002a62:	d90d      	bls.n	8002a80 <xTaskCheckForTimeOut+0x6c>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d909      	bls.n	8002a7c <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= xElapsedTime;
 8002a68:	1a9b      	subs	r3, r3, r2
 8002a6a:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002a6c:	4628      	mov	r0, r5
 8002a6e:	f7ff ffc5 	bl	80029fc <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 8002a72:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8002a74:	f000 fac0 	bl	8002ff8 <vPortExitCritical>
}
 8002a78:	4620      	mov	r0, r4
 8002a7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			*pxTicksToWait = 0;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8002a80:	2401      	movs	r4, #1
 8002a82:	e7f7      	b.n	8002a74 <xTaskCheckForTimeOut+0x60>
 8002a84:	20001e30 	.word	0x20001e30
 8002a88:	20001dec 	.word	0x20001dec

08002a8c <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8002a8c:	4b01      	ldr	r3, [pc, #4]	; (8002a94 <vTaskMissedYield+0x8>)
 8002a8e:	2201      	movs	r2, #1
 8002a90:	601a      	str	r2, [r3, #0]
}
 8002a92:	4770      	bx	lr
 8002a94:	20001e34 	.word	0x20001e34

08002a98 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8002a98:	4b05      	ldr	r3, [pc, #20]	; (8002ab0 <xTaskGetSchedulerState+0x18>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	b133      	cbz	r3, 8002aac <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a9e:	4b05      	ldr	r3, [pc, #20]	; (8002ab4 <xTaskGetSchedulerState+0x1c>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8002aa4:	bf0c      	ite	eq
 8002aa6:	2002      	moveq	r0, #2
 8002aa8:	2000      	movne	r0, #0
 8002aaa:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002aac:	2001      	movs	r0, #1
	}
 8002aae:	4770      	bx	lr
 8002ab0:	20001e04 	.word	0x20001e04
 8002ab4:	20001db4 	.word	0x20001db4

08002ab8 <xTaskPriorityDisinherit>:
	{
 8002ab8:	b538      	push	{r3, r4, r5, lr}
		if( pxMutexHolder != NULL )
 8002aba:	b908      	cbnz	r0, 8002ac0 <xTaskPriorityDisinherit+0x8>
	BaseType_t xReturn = pdFALSE;
 8002abc:	2000      	movs	r0, #0
	}
 8002abe:	bd38      	pop	{r3, r4, r5, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8002ac0:	4b1b      	ldr	r3, [pc, #108]	; (8002b30 <xTaskPriorityDisinherit+0x78>)
 8002ac2:	681c      	ldr	r4, [r3, #0]
 8002ac4:	4284      	cmp	r4, r0
 8002ac6:	d008      	beq.n	8002ada <xTaskPriorityDisinherit+0x22>
 8002ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002acc:	f383 8811 	msr	BASEPRI, r3
 8002ad0:	f3bf 8f6f 	isb	sy
 8002ad4:	f3bf 8f4f 	dsb	sy
 8002ad8:	e7fe      	b.n	8002ad8 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 8002ada:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002adc:	b943      	cbnz	r3, 8002af0 <xTaskPriorityDisinherit+0x38>
 8002ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ae2:	f383 8811 	msr	BASEPRI, r3
 8002ae6:	f3bf 8f6f 	isb	sy
 8002aea:	f3bf 8f4f 	dsb	sy
 8002aee:	e7fe      	b.n	8002aee <xTaskPriorityDisinherit+0x36>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002af0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002af2:	6c62      	ldr	r2, [r4, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8002af4:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002af6:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8002af8:	64a3      	str	r3, [r4, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002afa:	d0df      	beq.n	8002abc <xTaskPriorityDisinherit+0x4>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d1dd      	bne.n	8002abc <xTaskPriorityDisinherit+0x4>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002b00:	1d25      	adds	r5, r4, #4
 8002b02:	4628      	mov	r0, r5
 8002b04:	f7ff f85b 	bl	8001bbe <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002b08:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002b0a:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b0c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8002b10:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8002b12:	4a08      	ldr	r2, [pc, #32]	; (8002b34 <xTaskPriorityDisinherit+0x7c>)
 8002b14:	6811      	ldr	r1, [r2, #0]
 8002b16:	428b      	cmp	r3, r1
 8002b18:	bf88      	it	hi
 8002b1a:	6013      	strhi	r3, [r2, #0]
 8002b1c:	4a06      	ldr	r2, [pc, #24]	; (8002b38 <xTaskPriorityDisinherit+0x80>)
 8002b1e:	2014      	movs	r0, #20
 8002b20:	fb00 2003 	mla	r0, r0, r3, r2
 8002b24:	4629      	mov	r1, r5
 8002b26:	f7ff f827 	bl	8001b78 <vListInsertEnd>
					xReturn = pdTRUE;
 8002b2a:	2001      	movs	r0, #1
		return xReturn;
 8002b2c:	e7c7      	b.n	8002abe <xTaskPriorityDisinherit+0x6>
 8002b2e:	bf00      	nop
 8002b30:	2000193c 	.word	0x2000193c
 8002b34:	20001dbc 	.word	0x20001dbc
 8002b38:	20001948 	.word	0x20001948

08002b3c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8002b3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 8002b3e:	4c11      	ldr	r4, [pc, #68]	; (8002b84 <prvCheckForValidListAndQueue+0x48>)
	taskENTER_CRITICAL();
 8002b40:	f000 fa38 	bl	8002fb4 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 8002b44:	6825      	ldr	r5, [r4, #0]
 8002b46:	b9bd      	cbnz	r5, 8002b78 <prvCheckForValidListAndQueue+0x3c>
		{
			vListInitialise( &xActiveTimerList1 );
 8002b48:	4f0f      	ldr	r7, [pc, #60]	; (8002b88 <prvCheckForValidListAndQueue+0x4c>)
			vListInitialise( &xActiveTimerList2 );
 8002b4a:	4e10      	ldr	r6, [pc, #64]	; (8002b8c <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList1 );
 8002b4c:	4638      	mov	r0, r7
 8002b4e:	f7ff f805 	bl	8001b5c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8002b52:	4630      	mov	r0, r6
 8002b54:	f7ff f802 	bl	8001b5c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8002b58:	4b0d      	ldr	r3, [pc, #52]	; (8002b90 <prvCheckForValidListAndQueue+0x54>)
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8002b5a:	4a0e      	ldr	r2, [pc, #56]	; (8002b94 <prvCheckForValidListAndQueue+0x58>)
			pxCurrentTimerList = &xActiveTimerList1;
 8002b5c:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8002b5e:	4b0e      	ldr	r3, [pc, #56]	; (8002b98 <prvCheckForValidListAndQueue+0x5c>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8002b60:	210c      	movs	r1, #12
			pxOverflowTimerList = &xActiveTimerList2;
 8002b62:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8002b64:	200a      	movs	r0, #10
 8002b66:	9500      	str	r5, [sp, #0]
 8002b68:	4b0c      	ldr	r3, [pc, #48]	; (8002b9c <prvCheckForValidListAndQueue+0x60>)
 8002b6a:	f7ff f905 	bl	8001d78 <xQueueGenericCreateStatic>
 8002b6e:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8002b70:	b110      	cbz	r0, 8002b78 <prvCheckForValidListAndQueue+0x3c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002b72:	490b      	ldr	r1, [pc, #44]	; (8002ba0 <prvCheckForValidListAndQueue+0x64>)
 8002b74:	f7ff fb22 	bl	80021bc <vQueueAddToRegistry>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 8002b78:	b003      	add	sp, #12
 8002b7a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 8002b7e:	f000 ba3b 	b.w	8002ff8 <vPortExitCritical>
 8002b82:	bf00      	nop
 8002b84:	20001f2c 	.word	0x20001f2c
 8002b88:	20001eb8 	.word	0x20001eb8
 8002b8c:	20001ecc 	.word	0x20001ecc
 8002b90:	20001e38 	.word	0x20001e38
 8002b94:	20001e40 	.word	0x20001e40
 8002b98:	20001e3c 	.word	0x20001e3c
 8002b9c:	20001ee4 	.word	0x20001ee4
 8002ba0:	08004ea2 	.word	0x08004ea2

08002ba4 <prvInsertTimerInActiveList>:
	if( xNextExpiryTime <= xTimeNow )
 8002ba4:	4291      	cmp	r1, r2
{
 8002ba6:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002ba8:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002baa:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 8002bac:	d80a      	bhi.n	8002bc4 <prvInsertTimerInActiveList+0x20>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002bae:	1ad2      	subs	r2, r2, r3
 8002bb0:	6983      	ldr	r3, [r0, #24]
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d20d      	bcs.n	8002bd2 <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8002bb6:	4b08      	ldr	r3, [pc, #32]	; (8002bd8 <prvInsertTimerInActiveList+0x34>)
 8002bb8:	1d01      	adds	r1, r0, #4
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002bba:	6818      	ldr	r0, [r3, #0]
 8002bbc:	f7fe ffe8 	bl	8001b90 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8002bc0:	2000      	movs	r0, #0
}
 8002bc2:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d201      	bcs.n	8002bcc <prvInsertTimerInActiveList+0x28>
 8002bc8:	4299      	cmp	r1, r3
 8002bca:	d202      	bcs.n	8002bd2 <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002bcc:	1d01      	adds	r1, r0, #4
 8002bce:	4b03      	ldr	r3, [pc, #12]	; (8002bdc <prvInsertTimerInActiveList+0x38>)
 8002bd0:	e7f3      	b.n	8002bba <prvInsertTimerInActiveList+0x16>
			xProcessTimerNow = pdTRUE;
 8002bd2:	2001      	movs	r0, #1
	return xProcessTimerNow;
 8002bd4:	e7f5      	b.n	8002bc2 <prvInsertTimerInActiveList+0x1e>
 8002bd6:	bf00      	nop
 8002bd8:	20001e3c 	.word	0x20001e3c
 8002bdc:	20001e38 	.word	0x20001e38

08002be0 <xTimerCreateTimerTask>:
{
 8002be0:	b510      	push	{r4, lr}
 8002be2:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8002be4:	f7ff ffaa 	bl	8002b3c <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8002be8:	4b12      	ldr	r3, [pc, #72]	; (8002c34 <xTimerCreateTimerTask+0x54>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	b1b3      	cbz	r3, 8002c1c <xTimerCreateTimerTask+0x3c>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8002bee:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8002bf0:	aa07      	add	r2, sp, #28
 8002bf2:	a906      	add	r1, sp, #24
 8002bf4:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8002bf6:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8002bfa:	f7fe ffa3 	bl	8001b44 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8002bfe:	9b05      	ldr	r3, [sp, #20]
 8002c00:	9302      	str	r3, [sp, #8]
 8002c02:	9b06      	ldr	r3, [sp, #24]
 8002c04:	9301      	str	r3, [sp, #4]
 8002c06:	2302      	movs	r3, #2
 8002c08:	9300      	str	r3, [sp, #0]
 8002c0a:	9a07      	ldr	r2, [sp, #28]
 8002c0c:	490a      	ldr	r1, [pc, #40]	; (8002c38 <xTimerCreateTimerTask+0x58>)
 8002c0e:	480b      	ldr	r0, [pc, #44]	; (8002c3c <xTimerCreateTimerTask+0x5c>)
 8002c10:	4623      	mov	r3, r4
 8002c12:	f7ff fc61 	bl	80024d8 <xTaskCreateStatic>
 8002c16:	4b0a      	ldr	r3, [pc, #40]	; (8002c40 <xTimerCreateTimerTask+0x60>)
 8002c18:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8002c1a:	b940      	cbnz	r0, 8002c2e <xTimerCreateTimerTask+0x4e>
 8002c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c20:	f383 8811 	msr	BASEPRI, r3
 8002c24:	f3bf 8f6f 	isb	sy
 8002c28:	f3bf 8f4f 	dsb	sy
 8002c2c:	e7fe      	b.n	8002c2c <xTimerCreateTimerTask+0x4c>
}
 8002c2e:	2001      	movs	r0, #1
 8002c30:	b008      	add	sp, #32
 8002c32:	bd10      	pop	{r4, pc}
 8002c34:	20001f2c 	.word	0x20001f2c
 8002c38:	08004ea7 	.word	0x08004ea7
 8002c3c:	08002d19 	.word	0x08002d19
 8002c40:	20001f30 	.word	0x20001f30

08002c44 <xTimerGenericCommand>:
{
 8002c44:	b530      	push	{r4, r5, lr}
 8002c46:	4615      	mov	r5, r2
 8002c48:	b085      	sub	sp, #20
 8002c4a:	461a      	mov	r2, r3
	configASSERT( xTimer );
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	b940      	cbnz	r0, 8002c62 <xTimerGenericCommand+0x1e>
 8002c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c54:	f383 8811 	msr	BASEPRI, r3
 8002c58:	f3bf 8f6f 	isb	sy
 8002c5c:	f3bf 8f4f 	dsb	sy
 8002c60:	e7fe      	b.n	8002c60 <xTimerGenericCommand+0x1c>
	if( xTimerQueue != NULL )
 8002c62:	4c0d      	ldr	r4, [pc, #52]	; (8002c98 <xTimerGenericCommand+0x54>)
 8002c64:	6820      	ldr	r0, [r4, #0]
 8002c66:	b180      	cbz	r0, 8002c8a <xTimerGenericCommand+0x46>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002c68:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8002c6a:	e9cd 1501 	strd	r1, r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8002c6e:	9303      	str	r3, [sp, #12]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002c70:	dc0d      	bgt.n	8002c8e <xTimerGenericCommand+0x4a>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002c72:	f7ff ff11 	bl	8002a98 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002c76:	2300      	movs	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002c78:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002c7a:	bf08      	it	eq
 8002c7c:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002c7e:	6820      	ldr	r0, [r4, #0]
 8002c80:	bf18      	it	ne
 8002c82:	461a      	movne	r2, r3
 8002c84:	a901      	add	r1, sp, #4
 8002c86:	f7ff f8e5 	bl	8001e54 <xQueueGenericSend>
}
 8002c8a:	b005      	add	sp, #20
 8002c8c:	bd30      	pop	{r4, r5, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002c8e:	2300      	movs	r3, #0
 8002c90:	a901      	add	r1, sp, #4
 8002c92:	f7ff f991 	bl	8001fb8 <xQueueGenericSendFromISR>
 8002c96:	e7f8      	b.n	8002c8a <xTimerGenericCommand+0x46>
 8002c98:	20001f2c 	.word	0x20001f2c

08002c9c <prvSwitchTimerLists>:
{
 8002c9c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002ca0:	4d1b      	ldr	r5, [pc, #108]	; (8002d10 <prvSwitchTimerLists+0x74>)
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002ca2:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002ca6:	682b      	ldr	r3, [r5, #0]
 8002ca8:	681a      	ldr	r2, [r3, #0]
 8002caa:	b932      	cbnz	r2, 8002cba <prvSwitchTimerLists+0x1e>
	pxCurrentTimerList = pxOverflowTimerList;
 8002cac:	4a19      	ldr	r2, [pc, #100]	; (8002d14 <prvSwitchTimerLists+0x78>)
 8002cae:	6811      	ldr	r1, [r2, #0]
 8002cb0:	6029      	str	r1, [r5, #0]
	pxOverflowTimerList = pxTemp;
 8002cb2:	6013      	str	r3, [r2, #0]
}
 8002cb4:	b002      	add	sp, #8
 8002cb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002cba:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002cbc:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002cbe:	681e      	ldr	r6, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002cc0:	1d27      	adds	r7, r4, #4
 8002cc2:	4638      	mov	r0, r7
 8002cc4:	f7fe ff7b 	bl	8001bbe <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002cc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002cca:	4620      	mov	r0, r4
 8002ccc:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002cce:	69e3      	ldr	r3, [r4, #28]
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d1e8      	bne.n	8002ca6 <prvSwitchTimerLists+0xa>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8002cd4:	69a3      	ldr	r3, [r4, #24]
 8002cd6:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 8002cd8:	429e      	cmp	r6, r3
 8002cda:	d206      	bcs.n	8002cea <prvSwitchTimerLists+0x4e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002cdc:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002cde:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002ce0:	4639      	mov	r1, r7
 8002ce2:	6828      	ldr	r0, [r5, #0]
 8002ce4:	f7fe ff54 	bl	8001b90 <vListInsert>
 8002ce8:	e7dd      	b.n	8002ca6 <prvSwitchTimerLists+0xa>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002cea:	2300      	movs	r3, #0
 8002cec:	f8cd 8000 	str.w	r8, [sp]
 8002cf0:	4632      	mov	r2, r6
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	4620      	mov	r0, r4
 8002cf6:	f7ff ffa5 	bl	8002c44 <xTimerGenericCommand>
				configASSERT( xResult );
 8002cfa:	2800      	cmp	r0, #0
 8002cfc:	d1d3      	bne.n	8002ca6 <prvSwitchTimerLists+0xa>
 8002cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d02:	f383 8811 	msr	BASEPRI, r3
 8002d06:	f3bf 8f6f 	isb	sy
 8002d0a:	f3bf 8f4f 	dsb	sy
 8002d0e:	e7fe      	b.n	8002d0e <prvSwitchTimerLists+0x72>
 8002d10:	20001e38 	.word	0x20001e38
 8002d14:	20001e3c 	.word	0x20001e3c

08002d18 <prvTimerTask>:
{
 8002d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002d1c:	4d6a      	ldr	r5, [pc, #424]	; (8002ec8 <prvTimerTask+0x1b0>)
					portYIELD_WITHIN_API();
 8002d1e:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 8002ed8 <prvTimerTask+0x1c0>
{
 8002d22:	b087      	sub	sp, #28
 8002d24:	462f      	mov	r7, r5
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002d26:	682b      	ldr	r3, [r5, #0]
 8002d28:	f8d3 b000 	ldr.w	fp, [r3]
	if( *pxListWasEmpty == pdFALSE )
 8002d2c:	f1bb 0f00 	cmp.w	fp, #0
 8002d30:	d044      	beq.n	8002dbc <prvTimerTask+0xa4>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	f8d3 a000 	ldr.w	sl, [r3]
	if( xTimeNow < xLastTime )
 8002d38:	4c64      	ldr	r4, [pc, #400]	; (8002ecc <prvTimerTask+0x1b4>)
	vTaskSuspendAll();
 8002d3a:	f7ff fc75 	bl	8002628 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8002d3e:	f7ff fc7b 	bl	8002638 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8002d42:	6823      	ldr	r3, [r4, #0]
 8002d44:	4298      	cmp	r0, r3
	xTimeNow = xTaskGetTickCount();
 8002d46:	4681      	mov	r9, r0
 8002d48:	4626      	mov	r6, r4
	if( xTimeNow < xLastTime )
 8002d4a:	d239      	bcs.n	8002dc0 <prvTimerTask+0xa8>
		prvSwitchTimerLists();
 8002d4c:	f7ff ffa6 	bl	8002c9c <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 8002d50:	f8c4 9000 	str.w	r9, [r4]
			( void ) xTaskResumeAll();
 8002d54:	f7ff fd06 	bl	8002764 <xTaskResumeAll>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002d58:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8002ed4 <prvTimerTask+0x1bc>
 8002d5c:	f8d9 0000 	ldr.w	r0, [r9]
 8002d60:	2200      	movs	r2, #0
 8002d62:	a903      	add	r1, sp, #12
 8002d64:	f7ff f98a 	bl	800207c <xQueueReceive>
 8002d68:	2800      	cmp	r0, #0
 8002d6a:	d0dc      	beq.n	8002d26 <prvTimerTask+0xe>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8002d6c:	9b03      	ldr	r3, [sp, #12]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	dbf4      	blt.n	8002d5c <prvTimerTask+0x44>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8002d72:	9c05      	ldr	r4, [sp, #20]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8002d74:	6963      	ldr	r3, [r4, #20]
 8002d76:	b113      	cbz	r3, 8002d7e <prvTimerTask+0x66>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002d78:	1d20      	adds	r0, r4, #4
 8002d7a:	f7fe ff20 	bl	8001bbe <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 8002d7e:	f7ff fc5b 	bl	8002638 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8002d82:	6833      	ldr	r3, [r6, #0]
 8002d84:	4298      	cmp	r0, r3
	xTimeNow = xTaskGetTickCount();
 8002d86:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 8002d88:	d201      	bcs.n	8002d8e <prvTimerTask+0x76>
		prvSwitchTimerLists();
 8002d8a:	f7ff ff87 	bl	8002c9c <prvSwitchTimerLists>
 8002d8e:	9a03      	ldr	r2, [sp, #12]
	xLastTime = xTimeNow;
 8002d90:	f8c6 b000 	str.w	fp, [r6]
 8002d94:	2a09      	cmp	r2, #9
 8002d96:	d8e1      	bhi.n	8002d5c <prvTimerTask+0x44>
 8002d98:	2301      	movs	r3, #1
 8002d9a:	4093      	lsls	r3, r2
 8002d9c:	f413 7a04 	ands.w	sl, r3, #528	; 0x210
 8002da0:	d17e      	bne.n	8002ea0 <prvTimerTask+0x188>
 8002da2:	f013 0fc7 	tst.w	r3, #199	; 0xc7
 8002da6:	d154      	bne.n	8002e52 <prvTimerTask+0x13a>
 8002da8:	069b      	lsls	r3, r3, #26
 8002daa:	d5d7      	bpl.n	8002d5c <prvTimerTask+0x44>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8002dac:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d1d3      	bne.n	8002d5c <prvTimerTask+0x44>
							vPortFree( pxTimer );
 8002db4:	4620      	mov	r0, r4
 8002db6:	f000 faf9 	bl	80033ac <vPortFree>
 8002dba:	e7cf      	b.n	8002d5c <prvTimerTask+0x44>
		xNextExpireTime = ( TickType_t ) 0U;
 8002dbc:	46da      	mov	sl, fp
 8002dbe:	e7bb      	b.n	8002d38 <prvTimerTask+0x20>
	xLastTime = xTimeNow;
 8002dc0:	6020      	str	r0, [r4, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002dc2:	f1bb 0f00 	cmp.w	fp, #0
 8002dc6:	d029      	beq.n	8002e1c <prvTimerTask+0x104>
 8002dc8:	4582      	cmp	sl, r0
 8002dca:	d840      	bhi.n	8002e4e <prvTimerTask+0x136>
				( void ) xTaskResumeAll();
 8002dcc:	f7ff fcca 	bl	8002764 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002dd6:	1d20      	adds	r0, r4, #4
 8002dd8:	f7fe fef1 	bl	8001bbe <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002ddc:	69e3      	ldr	r3, [r4, #28]
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d118      	bne.n	8002e14 <prvTimerTask+0xfc>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8002de2:	69a1      	ldr	r1, [r4, #24]
 8002de4:	4653      	mov	r3, sl
 8002de6:	464a      	mov	r2, r9
 8002de8:	4451      	add	r1, sl
 8002dea:	4620      	mov	r0, r4
 8002dec:	f7ff feda 	bl	8002ba4 <prvInsertTimerInActiveList>
 8002df0:	b180      	cbz	r0, 8002e14 <prvTimerTask+0xfc>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002df2:	2300      	movs	r3, #0
 8002df4:	9300      	str	r3, [sp, #0]
 8002df6:	4652      	mov	r2, sl
 8002df8:	4619      	mov	r1, r3
 8002dfa:	4620      	mov	r0, r4
 8002dfc:	f7ff ff22 	bl	8002c44 <xTimerGenericCommand>
			configASSERT( xResult );
 8002e00:	b940      	cbnz	r0, 8002e14 <prvTimerTask+0xfc>
 8002e02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e06:	f383 8811 	msr	BASEPRI, r3
 8002e0a:	f3bf 8f6f 	isb	sy
 8002e0e:	f3bf 8f4f 	dsb	sy
 8002e12:	e7fe      	b.n	8002e12 <prvTimerTask+0xfa>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002e14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002e16:	4620      	mov	r0, r4
 8002e18:	4798      	blx	r3
 8002e1a:	e79d      	b.n	8002d58 <prvTimerTask+0x40>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8002e1c:	4b2c      	ldr	r3, [pc, #176]	; (8002ed0 <prvTimerTask+0x1b8>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	fab2 f282 	clz	r2, r2
 8002e26:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8002e28:	4b2a      	ldr	r3, [pc, #168]	; (8002ed4 <prvTimerTask+0x1bc>)
 8002e2a:	ebaa 0109 	sub.w	r1, sl, r9
 8002e2e:	6818      	ldr	r0, [r3, #0]
 8002e30:	f7ff f9d6 	bl	80021e0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8002e34:	f7ff fc96 	bl	8002764 <xTaskResumeAll>
 8002e38:	2800      	cmp	r0, #0
 8002e3a:	d18d      	bne.n	8002d58 <prvTimerTask+0x40>
					portYIELD_WITHIN_API();
 8002e3c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002e40:	f8c8 3000 	str.w	r3, [r8]
 8002e44:	f3bf 8f4f 	dsb	sy
 8002e48:	f3bf 8f6f 	isb	sy
 8002e4c:	e784      	b.n	8002d58 <prvTimerTask+0x40>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002e4e:	2200      	movs	r2, #0
 8002e50:	e7ea      	b.n	8002e28 <prvTimerTask+0x110>
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8002e52:	69a1      	ldr	r1, [r4, #24]
 8002e54:	9b04      	ldr	r3, [sp, #16]
 8002e56:	465a      	mov	r2, fp
 8002e58:	4419      	add	r1, r3
 8002e5a:	4620      	mov	r0, r4
 8002e5c:	f7ff fea2 	bl	8002ba4 <prvInsertTimerInActiveList>
 8002e60:	2800      	cmp	r0, #0
 8002e62:	f43f af7b 	beq.w	8002d5c <prvTimerTask+0x44>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002e66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002e68:	4620      	mov	r0, r4
 8002e6a:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002e6c:	69e3      	ldr	r3, [r4, #28]
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	f47f af74 	bne.w	8002d5c <prvTimerTask+0x44>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8002e74:	69a2      	ldr	r2, [r4, #24]
 8002e76:	9904      	ldr	r1, [sp, #16]
 8002e78:	f8cd a000 	str.w	sl, [sp]
 8002e7c:	440a      	add	r2, r1
 8002e7e:	4653      	mov	r3, sl
 8002e80:	4651      	mov	r1, sl
 8002e82:	4620      	mov	r0, r4
 8002e84:	f7ff fede 	bl	8002c44 <xTimerGenericCommand>
							configASSERT( xResult );
 8002e88:	2800      	cmp	r0, #0
 8002e8a:	f47f af67 	bne.w	8002d5c <prvTimerTask+0x44>
 8002e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e92:	f383 8811 	msr	BASEPRI, r3
 8002e96:	f3bf 8f6f 	isb	sy
 8002e9a:	f3bf 8f4f 	dsb	sy
 8002e9e:	e7fe      	b.n	8002e9e <prvTimerTask+0x186>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8002ea0:	9904      	ldr	r1, [sp, #16]
 8002ea2:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8002ea4:	b941      	cbnz	r1, 8002eb8 <prvTimerTask+0x1a0>
 8002ea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eaa:	f383 8811 	msr	BASEPRI, r3
 8002eae:	f3bf 8f6f 	isb	sy
 8002eb2:	f3bf 8f4f 	dsb	sy
 8002eb6:	e7fe      	b.n	8002eb6 <prvTimerTask+0x19e>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8002eb8:	465b      	mov	r3, fp
 8002eba:	465a      	mov	r2, fp
 8002ebc:	4459      	add	r1, fp
 8002ebe:	4620      	mov	r0, r4
 8002ec0:	f7ff fe70 	bl	8002ba4 <prvInsertTimerInActiveList>
 8002ec4:	e74a      	b.n	8002d5c <prvTimerTask+0x44>
 8002ec6:	bf00      	nop
 8002ec8:	20001e38 	.word	0x20001e38
 8002ecc:	20001ee0 	.word	0x20001ee0
 8002ed0:	20001e3c 	.word	0x20001e3c
 8002ed4:	20001f2c 	.word	0x20001f2c
 8002ed8:	e000ed04 	.word	0xe000ed04

08002edc <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002edc:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002ee2:	4b0d      	ldr	r3, [pc, #52]	; (8002f18 <prvTaskExitError+0x3c>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	d008      	beq.n	8002efc <prvTaskExitError+0x20>
 8002eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eee:	f383 8811 	msr	BASEPRI, r3
 8002ef2:	f3bf 8f6f 	isb	sy
 8002ef6:	f3bf 8f4f 	dsb	sy
 8002efa:	e7fe      	b.n	8002efa <prvTaskExitError+0x1e>
 8002efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f00:	f383 8811 	msr	BASEPRI, r3
 8002f04:	f3bf 8f6f 	isb	sy
 8002f08:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002f0c:	9b01      	ldr	r3, [sp, #4]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d0fc      	beq.n	8002f0c <prvTaskExitError+0x30>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002f12:	b002      	add	sp, #8
 8002f14:	4770      	bx	lr
 8002f16:	bf00      	nop
 8002f18:	20000004 	.word	0x20000004

08002f1c <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8002f1c:	4808      	ldr	r0, [pc, #32]	; (8002f40 <prvPortStartFirstTask+0x24>)
 8002f1e:	6800      	ldr	r0, [r0, #0]
 8002f20:	6800      	ldr	r0, [r0, #0]
 8002f22:	f380 8808 	msr	MSP, r0
 8002f26:	f04f 0000 	mov.w	r0, #0
 8002f2a:	f380 8814 	msr	CONTROL, r0
 8002f2e:	b662      	cpsie	i
 8002f30:	b661      	cpsie	f
 8002f32:	f3bf 8f4f 	dsb	sy
 8002f36:	f3bf 8f6f 	isb	sy
 8002f3a:	df00      	svc	0
 8002f3c:	bf00      	nop
 8002f3e:	0000      	.short	0x0000
 8002f40:	e000ed08 	.word	0xe000ed08

08002f44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8002f44:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8002f54 <vPortEnableVFP+0x10>
 8002f48:	6801      	ldr	r1, [r0, #0]
 8002f4a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8002f4e:	6001      	str	r1, [r0, #0]
 8002f50:	4770      	bx	lr
 8002f52:	0000      	.short	0x0000
 8002f54:	e000ed88 	.word	0xe000ed88

08002f58 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002f58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f5c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002f60:	4b07      	ldr	r3, [pc, #28]	; (8002f80 <pxPortInitialiseStack+0x28>)
 8002f62:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002f66:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002f6a:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002f6e:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002f72:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002f76:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8002f7a:	3844      	subs	r0, #68	; 0x44
 8002f7c:	4770      	bx	lr
 8002f7e:	bf00      	nop
 8002f80:	08002edd 	.word	0x08002edd
	...

08002f90 <SVC_Handler>:
	__asm volatile (
 8002f90:	4b07      	ldr	r3, [pc, #28]	; (8002fb0 <pxCurrentTCBConst2>)
 8002f92:	6819      	ldr	r1, [r3, #0]
 8002f94:	6808      	ldr	r0, [r1, #0]
 8002f96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f9a:	f380 8809 	msr	PSP, r0
 8002f9e:	f3bf 8f6f 	isb	sy
 8002fa2:	f04f 0000 	mov.w	r0, #0
 8002fa6:	f380 8811 	msr	BASEPRI, r0
 8002faa:	4770      	bx	lr
 8002fac:	f3af 8000 	nop.w

08002fb0 <pxCurrentTCBConst2>:
 8002fb0:	2000193c 	.word	0x2000193c

08002fb4 <vPortEnterCritical>:
 8002fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fb8:	f383 8811 	msr	BASEPRI, r3
 8002fbc:	f3bf 8f6f 	isb	sy
 8002fc0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8002fc4:	4a0a      	ldr	r2, [pc, #40]	; (8002ff0 <vPortEnterCritical+0x3c>)
 8002fc6:	6813      	ldr	r3, [r2, #0]
 8002fc8:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8002fca:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8002fcc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8002fce:	d10d      	bne.n	8002fec <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002fd0:	4b08      	ldr	r3, [pc, #32]	; (8002ff4 <vPortEnterCritical+0x40>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8002fd8:	d008      	beq.n	8002fec <vPortEnterCritical+0x38>
 8002fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fde:	f383 8811 	msr	BASEPRI, r3
 8002fe2:	f3bf 8f6f 	isb	sy
 8002fe6:	f3bf 8f4f 	dsb	sy
 8002fea:	e7fe      	b.n	8002fea <vPortEnterCritical+0x36>
}
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	20000004 	.word	0x20000004
 8002ff4:	e000ed04 	.word	0xe000ed04

08002ff8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8002ff8:	4a08      	ldr	r2, [pc, #32]	; (800301c <vPortExitCritical+0x24>)
 8002ffa:	6813      	ldr	r3, [r2, #0]
 8002ffc:	b943      	cbnz	r3, 8003010 <vPortExitCritical+0x18>
 8002ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003002:	f383 8811 	msr	BASEPRI, r3
 8003006:	f3bf 8f6f 	isb	sy
 800300a:	f3bf 8f4f 	dsb	sy
 800300e:	e7fe      	b.n	800300e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8003010:	3b01      	subs	r3, #1
 8003012:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003014:	b90b      	cbnz	r3, 800301a <vPortExitCritical+0x22>
	__asm volatile
 8003016:	f383 8811 	msr	BASEPRI, r3
}
 800301a:	4770      	bx	lr
 800301c:	20000004 	.word	0x20000004

08003020 <PendSV_Handler>:
	__asm volatile
 8003020:	f3ef 8009 	mrs	r0, PSP
 8003024:	f3bf 8f6f 	isb	sy
 8003028:	4b15      	ldr	r3, [pc, #84]	; (8003080 <pxCurrentTCBConst>)
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	f01e 0f10 	tst.w	lr, #16
 8003030:	bf08      	it	eq
 8003032:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003036:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800303a:	6010      	str	r0, [r2, #0]
 800303c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003040:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003044:	f380 8811 	msr	BASEPRI, r0
 8003048:	f3bf 8f4f 	dsb	sy
 800304c:	f3bf 8f6f 	isb	sy
 8003050:	f7ff fc20 	bl	8002894 <vTaskSwitchContext>
 8003054:	f04f 0000 	mov.w	r0, #0
 8003058:	f380 8811 	msr	BASEPRI, r0
 800305c:	bc09      	pop	{r0, r3}
 800305e:	6819      	ldr	r1, [r3, #0]
 8003060:	6808      	ldr	r0, [r1, #0]
 8003062:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003066:	f01e 0f10 	tst.w	lr, #16
 800306a:	bf08      	it	eq
 800306c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003070:	f380 8809 	msr	PSP, r0
 8003074:	f3bf 8f6f 	isb	sy
 8003078:	4770      	bx	lr
 800307a:	bf00      	nop
 800307c:	f3af 8000 	nop.w

08003080 <pxCurrentTCBConst>:
 8003080:	2000193c 	.word	0x2000193c

08003084 <SysTick_Handler>:
{
 8003084:	b508      	push	{r3, lr}
	__asm volatile
 8003086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800308a:	f383 8811 	msr	BASEPRI, r3
 800308e:	f3bf 8f6f 	isb	sy
 8003092:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8003096:	f7ff fad5 	bl	8002644 <xTaskIncrementTick>
 800309a:	b118      	cbz	r0, 80030a4 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800309c:	4b03      	ldr	r3, [pc, #12]	; (80030ac <SysTick_Handler+0x28>)
 800309e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030a2:	601a      	str	r2, [r3, #0]
	__asm volatile
 80030a4:	2300      	movs	r3, #0
 80030a6:	f383 8811 	msr	BASEPRI, r3
}
 80030aa:	bd08      	pop	{r3, pc}
 80030ac:	e000ed04 	.word	0xe000ed04

080030b0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80030b0:	4a08      	ldr	r2, [pc, #32]	; (80030d4 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80030b2:	4909      	ldr	r1, [pc, #36]	; (80030d8 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80030b4:	2300      	movs	r3, #0
 80030b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80030b8:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80030ba:	4b08      	ldr	r3, [pc, #32]	; (80030dc <vPortSetupTimerInterrupt+0x2c>)
 80030bc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80030c6:	4906      	ldr	r1, [pc, #24]	; (80030e0 <vPortSetupTimerInterrupt+0x30>)
 80030c8:	3b01      	subs	r3, #1
 80030ca:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80030cc:	2307      	movs	r3, #7
 80030ce:	6013      	str	r3, [r2, #0]
}
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop
 80030d4:	e000e010 	.word	0xe000e010
 80030d8:	e000e018 	.word	0xe000e018
 80030dc:	2000000c 	.word	0x2000000c
 80030e0:	e000e014 	.word	0xe000e014

080030e4 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80030e4:	4b39      	ldr	r3, [pc, #228]	; (80031cc <xPortStartScheduler+0xe8>)
 80030e6:	4a3a      	ldr	r2, [pc, #232]	; (80031d0 <xPortStartScheduler+0xec>)
{
 80030e8:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80030ea:	6819      	ldr	r1, [r3, #0]
 80030ec:	4291      	cmp	r1, r2
 80030ee:	d108      	bne.n	8003102 <xPortStartScheduler+0x1e>
	__asm volatile
 80030f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030f4:	f383 8811 	msr	BASEPRI, r3
 80030f8:	f3bf 8f6f 	isb	sy
 80030fc:	f3bf 8f4f 	dsb	sy
 8003100:	e7fe      	b.n	8003100 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	4b33      	ldr	r3, [pc, #204]	; (80031d4 <xPortStartScheduler+0xf0>)
 8003106:	429a      	cmp	r2, r3
 8003108:	d108      	bne.n	800311c <xPortStartScheduler+0x38>
 800310a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800310e:	f383 8811 	msr	BASEPRI, r3
 8003112:	f3bf 8f6f 	isb	sy
 8003116:	f3bf 8f4f 	dsb	sy
 800311a:	e7fe      	b.n	800311a <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800311c:	4b2e      	ldr	r3, [pc, #184]	; (80031d8 <xPortStartScheduler+0xf4>)
 800311e:	781a      	ldrb	r2, [r3, #0]
 8003120:	b2d2      	uxtb	r2, r2
 8003122:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003124:	22ff      	movs	r2, #255	; 0xff
 8003126:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003128:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800312a:	4a2c      	ldr	r2, [pc, #176]	; (80031dc <xPortStartScheduler+0xf8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800312c:	b2db      	uxtb	r3, r3
 800312e:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003132:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8003136:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800313a:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800313c:	4b28      	ldr	r3, [pc, #160]	; (80031e0 <xPortStartScheduler+0xfc>)
 800313e:	2207      	movs	r2, #7
 8003140:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003142:	2100      	movs	r1, #0
 8003144:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8003148:	0600      	lsls	r0, r0, #24
 800314a:	f102 34ff 	add.w	r4, r2, #4294967295
 800314e:	d40d      	bmi.n	800316c <xPortStartScheduler+0x88>
 8003150:	b101      	cbz	r1, 8003154 <xPortStartScheduler+0x70>
 8003152:	601a      	str	r2, [r3, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	2a03      	cmp	r2, #3
 8003158:	d011      	beq.n	800317e <xPortStartScheduler+0x9a>
 800315a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800315e:	f383 8811 	msr	BASEPRI, r3
 8003162:	f3bf 8f6f 	isb	sy
 8003166:	f3bf 8f4f 	dsb	sy
 800316a:	e7fe      	b.n	800316a <xPortStartScheduler+0x86>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800316c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8003170:	0052      	lsls	r2, r2, #1
 8003172:	b2d2      	uxtb	r2, r2
 8003174:	f88d 2003 	strb.w	r2, [sp, #3]
 8003178:	2101      	movs	r1, #1
 800317a:	4622      	mov	r2, r4
 800317c:	e7e2      	b.n	8003144 <xPortStartScheduler+0x60>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800317e:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003180:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8003184:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003186:	9b01      	ldr	r3, [sp, #4]
 8003188:	4a13      	ldr	r2, [pc, #76]	; (80031d8 <xPortStartScheduler+0xf4>)
 800318a:	b2db      	uxtb	r3, r3
 800318c:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800318e:	4b15      	ldr	r3, [pc, #84]	; (80031e4 <xPortStartScheduler+0x100>)
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8003196:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800319e:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 80031a0:	f7ff ff86 	bl	80030b0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80031a4:	4b10      	ldr	r3, [pc, #64]	; (80031e8 <xPortStartScheduler+0x104>)
 80031a6:	2400      	movs	r4, #0
 80031a8:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 80031aa:	f7ff fecb 	bl	8002f44 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80031ae:	4a0f      	ldr	r2, [pc, #60]	; (80031ec <xPortStartScheduler+0x108>)
 80031b0:	6813      	ldr	r3, [r2, #0]
 80031b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80031b6:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 80031b8:	f7ff feb0 	bl	8002f1c <prvPortStartFirstTask>
	vTaskSwitchContext();
 80031bc:	f7ff fb6a 	bl	8002894 <vTaskSwitchContext>
	prvTaskExitError();
 80031c0:	f7ff fe8c 	bl	8002edc <prvTaskExitError>
}
 80031c4:	4620      	mov	r0, r4
 80031c6:	b002      	add	sp, #8
 80031c8:	bd10      	pop	{r4, pc}
 80031ca:	bf00      	nop
 80031cc:	e000ed00 	.word	0xe000ed00
 80031d0:	410fc271 	.word	0x410fc271
 80031d4:	410fc270 	.word	0x410fc270
 80031d8:	e000e400 	.word	0xe000e400
 80031dc:	20001f34 	.word	0x20001f34
 80031e0:	20001f38 	.word	0x20001f38
 80031e4:	e000ed20 	.word	0xe000ed20
 80031e8:	20000004 	.word	0x20000004
 80031ec:	e000ef34 	.word	0xe000ef34

080031f0 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80031f0:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80031f4:	2b0f      	cmp	r3, #15
 80031f6:	d90e      	bls.n	8003216 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80031f8:	4a10      	ldr	r2, [pc, #64]	; (800323c <vPortValidateInterruptPriority+0x4c>)
 80031fa:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80031fc:	4a10      	ldr	r2, [pc, #64]	; (8003240 <vPortValidateInterruptPriority+0x50>)
 80031fe:	7812      	ldrb	r2, [r2, #0]
 8003200:	429a      	cmp	r2, r3
 8003202:	d908      	bls.n	8003216 <vPortValidateInterruptPriority+0x26>
 8003204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003208:	f383 8811 	msr	BASEPRI, r3
 800320c:	f3bf 8f6f 	isb	sy
 8003210:	f3bf 8f4f 	dsb	sy
 8003214:	e7fe      	b.n	8003214 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003216:	4b0b      	ldr	r3, [pc, #44]	; (8003244 <vPortValidateInterruptPriority+0x54>)
 8003218:	4a0b      	ldr	r2, [pc, #44]	; (8003248 <vPortValidateInterruptPriority+0x58>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	6812      	ldr	r2, [r2, #0]
 800321e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003222:	4293      	cmp	r3, r2
 8003224:	d908      	bls.n	8003238 <vPortValidateInterruptPriority+0x48>
 8003226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800322a:	f383 8811 	msr	BASEPRI, r3
 800322e:	f3bf 8f6f 	isb	sy
 8003232:	f3bf 8f4f 	dsb	sy
 8003236:	e7fe      	b.n	8003236 <vPortValidateInterruptPriority+0x46>
	}
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	e000e3f0 	.word	0xe000e3f0
 8003240:	20001f34 	.word	0x20001f34
 8003244:	e000ed0c 	.word	0xe000ed0c
 8003248:	20001f38 	.word	0x20001f38

0800324c <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800324c:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800324e:	4b0f      	ldr	r3, [pc, #60]	; (800328c <prvInsertBlockIntoFreeList+0x40>)
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	4282      	cmp	r2, r0
 8003254:	d318      	bcc.n	8003288 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003256:	685c      	ldr	r4, [r3, #4]
 8003258:	1919      	adds	r1, r3, r4
 800325a:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800325c:	bf01      	itttt	eq
 800325e:	6841      	ldreq	r1, [r0, #4]
 8003260:	4618      	moveq	r0, r3
 8003262:	1909      	addeq	r1, r1, r4
 8003264:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003266:	6844      	ldr	r4, [r0, #4]
 8003268:	1901      	adds	r1, r0, r4
 800326a:	428a      	cmp	r2, r1
 800326c:	d107      	bne.n	800327e <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800326e:	4908      	ldr	r1, [pc, #32]	; (8003290 <prvInsertBlockIntoFreeList+0x44>)
 8003270:	6809      	ldr	r1, [r1, #0]
 8003272:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003274:	bf1f      	itttt	ne
 8003276:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003278:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800327a:	1909      	addne	r1, r1, r4
 800327c:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800327e:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003280:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003282:	bf18      	it	ne
 8003284:	6018      	strne	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003286:	bd10      	pop	{r4, pc}
 8003288:	4613      	mov	r3, r2
 800328a:	e7e1      	b.n	8003250 <prvInsertBlockIntoFreeList+0x4>
 800328c:	20005b4c 	.word	0x20005b4c
 8003290:	20001f3c 	.word	0x20001f3c

08003294 <pvPortMalloc>:
{
 8003294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003298:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800329a:	f7ff f9c5 	bl	8002628 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800329e:	493d      	ldr	r1, [pc, #244]	; (8003394 <pvPortMalloc+0x100>)
 80032a0:	4d3d      	ldr	r5, [pc, #244]	; (8003398 <pvPortMalloc+0x104>)
 80032a2:	680b      	ldr	r3, [r1, #0]
 80032a4:	b9fb      	cbnz	r3, 80032e6 <pvPortMalloc+0x52>
	uxAddress = ( size_t ) ucHeap;
 80032a6:	4a3d      	ldr	r2, [pc, #244]	; (800339c <pvPortMalloc+0x108>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80032a8:	0756      	lsls	r6, r2, #29
 80032aa:	f502 5370 	add.w	r3, r2, #15360	; 0x3c00
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80032ae:	bf1d      	ittte	ne
 80032b0:	3207      	addne	r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80032b2:	f022 0207 	bicne.w	r2, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80032b6:	1a9b      	subne	r3, r3, r2
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80032b8:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80032bc:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80032be:	4e38      	ldr	r6, [pc, #224]	; (80033a0 <pvPortMalloc+0x10c>)
	uxAddress -= xHeapStructSize;
 80032c0:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80032c2:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 80032c6:	2000      	movs	r0, #0
 80032c8:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80032ca:	6032      	str	r2, [r6, #0]
	pxEnd->pxNextFreeBlock = NULL;
 80032cc:	e9c3 0000 	strd	r0, r0, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80032d0:	1a98      	subs	r0, r3, r2
	pxEnd = ( void * ) uxAddress;
 80032d2:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80032d4:	e9c2 3000 	strd	r3, r0, [r2]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80032d8:	4b32      	ldr	r3, [pc, #200]	; (80033a4 <pvPortMalloc+0x110>)
 80032da:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80032dc:	4b32      	ldr	r3, [pc, #200]	; (80033a8 <pvPortMalloc+0x114>)
 80032de:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80032e0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80032e4:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80032e6:	682f      	ldr	r7, [r5, #0]
 80032e8:	4227      	tst	r7, r4
 80032ea:	d14e      	bne.n	800338a <pvPortMalloc+0xf6>
			if( xWantedSize > 0 )
 80032ec:	2c00      	cmp	r4, #0
 80032ee:	d03f      	beq.n	8003370 <pvPortMalloc+0xdc>
				xWantedSize += xHeapStructSize;
 80032f0:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80032f4:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80032f6:	bf1c      	itt	ne
 80032f8:	f023 0307 	bicne.w	r3, r3, #7
 80032fc:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d043      	beq.n	800338a <pvPortMalloc+0xf6>
 8003302:	4a29      	ldr	r2, [pc, #164]	; (80033a8 <pvPortMalloc+0x114>)
 8003304:	6816      	ldr	r6, [r2, #0]
 8003306:	429e      	cmp	r6, r3
 8003308:	4690      	mov	r8, r2
 800330a:	d33e      	bcc.n	800338a <pvPortMalloc+0xf6>
				pxBlock = xStart.pxNextFreeBlock;
 800330c:	4a24      	ldr	r2, [pc, #144]	; (80033a0 <pvPortMalloc+0x10c>)
 800330e:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003310:	6868      	ldr	r0, [r5, #4]
 8003312:	4298      	cmp	r0, r3
 8003314:	d201      	bcs.n	800331a <pvPortMalloc+0x86>
 8003316:	682c      	ldr	r4, [r5, #0]
 8003318:	b9a4      	cbnz	r4, 8003344 <pvPortMalloc+0xb0>
				if( pxBlock != pxEnd )
 800331a:	6809      	ldr	r1, [r1, #0]
 800331c:	42a9      	cmp	r1, r5
 800331e:	d034      	beq.n	800338a <pvPortMalloc+0xf6>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003320:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003322:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003324:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003326:	1ac2      	subs	r2, r0, r3
 8003328:	2a10      	cmp	r2, #16
 800332a:	d912      	bls.n	8003352 <pvPortMalloc+0xbe>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800332c:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800332e:	0741      	lsls	r1, r0, #29
 8003330:	d00b      	beq.n	800334a <pvPortMalloc+0xb6>
 8003332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003336:	f383 8811 	msr	BASEPRI, r3
 800333a:	f3bf 8f6f 	isb	sy
 800333e:	f3bf 8f4f 	dsb	sy
 8003342:	e7fe      	b.n	8003342 <pvPortMalloc+0xae>
 8003344:	462a      	mov	r2, r5
 8003346:	4625      	mov	r5, r4
 8003348:	e7e2      	b.n	8003310 <pvPortMalloc+0x7c>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800334a:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800334c:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800334e:	f7ff ff7d 	bl	800324c <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003352:	4914      	ldr	r1, [pc, #80]	; (80033a4 <pvPortMalloc+0x110>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003354:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003356:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003358:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800335a:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800335c:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 800335e:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003362:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003366:	bf38      	it	cc
 8003368:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800336a:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800336c:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800336e:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8003370:	f7ff f9f8 	bl	8002764 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003374:	0763      	lsls	r3, r4, #29
 8003376:	d00a      	beq.n	800338e <pvPortMalloc+0xfa>
 8003378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800337c:	f383 8811 	msr	BASEPRI, r3
 8003380:	f3bf 8f6f 	isb	sy
 8003384:	f3bf 8f4f 	dsb	sy
 8003388:	e7fe      	b.n	8003388 <pvPortMalloc+0xf4>
void *pvReturn = NULL;
 800338a:	2400      	movs	r4, #0
 800338c:	e7f0      	b.n	8003370 <pvPortMalloc+0xdc>
}
 800338e:	4620      	mov	r0, r4
 8003390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003394:	20001f3c 	.word	0x20001f3c
 8003398:	20005b40 	.word	0x20005b40
 800339c:	20001f40 	.word	0x20001f40
 80033a0:	20005b4c 	.word	0x20005b4c
 80033a4:	20005b48 	.word	0x20005b48
 80033a8:	20005b44 	.word	0x20005b44

080033ac <vPortFree>:
{
 80033ac:	b510      	push	{r4, lr}
	if( pv != NULL )
 80033ae:	4604      	mov	r4, r0
 80033b0:	b370      	cbz	r0, 8003410 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80033b2:	4a18      	ldr	r2, [pc, #96]	; (8003414 <vPortFree+0x68>)
 80033b4:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80033b8:	6812      	ldr	r2, [r2, #0]
 80033ba:	4213      	tst	r3, r2
 80033bc:	d108      	bne.n	80033d0 <vPortFree+0x24>
 80033be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033c2:	f383 8811 	msr	BASEPRI, r3
 80033c6:	f3bf 8f6f 	isb	sy
 80033ca:	f3bf 8f4f 	dsb	sy
 80033ce:	e7fe      	b.n	80033ce <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80033d0:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80033d4:	b141      	cbz	r1, 80033e8 <vPortFree+0x3c>
 80033d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033da:	f383 8811 	msr	BASEPRI, r3
 80033de:	f3bf 8f6f 	isb	sy
 80033e2:	f3bf 8f4f 	dsb	sy
 80033e6:	e7fe      	b.n	80033e6 <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80033e8:	ea23 0302 	bic.w	r3, r3, r2
 80033ec:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 80033f0:	f7ff f91a 	bl	8002628 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80033f4:	4a08      	ldr	r2, [pc, #32]	; (8003418 <vPortFree+0x6c>)
 80033f6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80033fa:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80033fc:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003400:	440b      	add	r3, r1
 8003402:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003404:	f7ff ff22 	bl	800324c <prvInsertBlockIntoFreeList>
}
 8003408:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 800340c:	f7ff b9aa 	b.w	8002764 <xTaskResumeAll>
}
 8003410:	bd10      	pop	{r4, pc}
 8003412:	bf00      	nop
 8003414:	20005b40 	.word	0x20005b40
 8003418:	20005b44 	.word	0x20005b44

0800341c <MasterGetFromQueue>:
		uint8_t *tx,
		uint16_t toTransfer,
		uint8_t *rx,
		TickType_t xMaxExpectedBlockTime,
		uint8_t checkEcho)
{
 800341c:	b510      	push	{r4, lr}
	uint8_t transferRes=1;
	uint8_t rxCount=0;

	//printf("<- ");

	if( pdRes=xQueueReceive(rxQueue , rx , xMaxExpectedBlockTime ) == pdTRUE) //portMAX_DELAY
 800341e:	4619      	mov	r1, r3
{
 8003420:	4614      	mov	r4, r2
	if( pdRes=xQueueReceive(rxQueue , rx , xMaxExpectedBlockTime ) == pdTRUE) //portMAX_DELAY
 8003422:	9a02      	ldr	r2, [sp, #8]
 8003424:	f7fe fe2a 	bl	800207c <xQueueReceive>
 8003428:	2801      	cmp	r0, #1
 800342a:	d104      	bne.n	8003436 <MasterGetFromQueue+0x1a>
		//printf("uxQueueMessagesWaiting=%d\n",uxQueueMessagesWaiting(rxUart));
		//rx[rxCount++] = rr;

		rxCount++;

		if(toTransfer == 0) //    
 800342c:	2c01      	cmp	r4, #1
 800342e:	d903      	bls.n	8003438 <MasterGetFromQueue+0x1c>

	}

	if(pdRes != errQUEUE_EMPTY)
	{
		printf(" !=  errQUEUE_EMPTY\n");
 8003430:	4802      	ldr	r0, [pc, #8]	; (800343c <MasterGetFromQueue+0x20>)
 8003432:	f000 fd8f 	bl	8003f54 <puts>

	//printf("rx1 rxCount=%d\n",rxCount);

	//printf("\n");

	return 0;
 8003436:	2000      	movs	r0, #0

}
 8003438:	bd10      	pop	{r4, pc}
 800343a:	bf00      	nop
 800343c:	08004eaf 	.word	0x08004eaf

08003440 <MastertoUart>:

HAL_StatusTypeDef MastertoUart(
		UART_HandleTypeDef *phuart,
		uint8_t *tx,
		uint16_t toTransfer)
{
 8003440:	b508      	push	{r3, lr}
	HAL_StatusTypeDef res;

	if (res=HAL_UART_Transmit_IT(phuart, (uint8_t *)tx, toTransfer) == HAL_OK)
 8003442:	f7fe f9af 	bl	80017a4 <HAL_UART_Transmit_IT>
 8003446:	b110      	cbz	r0, 800344e <MastertoUart+0xe>
		;//printf("Master > HAL_OK\n");
	else if(res = HAL_ERROR)
	{
		printf("Master > HAL_ERROR\n");
 8003448:	4802      	ldr	r0, [pc, #8]	; (8003454 <MastertoUart+0x14>)
 800344a:	f000 fd83 	bl	8003f54 <puts>
	{
		printf("Master > HAL_BUSY\n");
		return res;
	}
	return res;
}
 800344e:	2001      	movs	r0, #1
 8003450:	bd08      	pop	{r3, pc}
 8003452:	bf00      	nop
 8003454:	08004ed3 	.word	0x08004ed3

08003458 <MasterSendATCommand>:
{
 8003458:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800345c:	4607      	mov	r7, r0
	printf("Master ->");
 800345e:	480e      	ldr	r0, [pc, #56]	; (8003498 <MasterSendATCommand+0x40>)
		printf("%.2X ",tx[ii]);
 8003460:	f8df 8038 	ldr.w	r8, [pc, #56]	; 800349c <MasterSendATCommand+0x44>
{
 8003464:	460c      	mov	r4, r1
 8003466:	4616      	mov	r6, r2
	printf("Master ->");
 8003468:	f000 fcec 	bl	8003e44 <iprintf>
	for(int ii=0; ii< toTransfer
 800346c:	4625      	mov	r5, r4
 800346e:	1b2b      	subs	r3, r5, r4
 8003470:	429e      	cmp	r6, r3
 8003472:	dc0a      	bgt.n	800348a <MasterSendATCommand+0x32>
	printf("\n");
 8003474:	200a      	movs	r0, #10
 8003476:	f000 fcfd 	bl	8003e74 <putchar>
	if (MastertoUart(huart, (uint8_t *)tx, toTransfer)!= HAL_OK)
 800347a:	4632      	mov	r2, r6
 800347c:	4621      	mov	r1, r4
 800347e:	4638      	mov	r0, r7
 8003480:	f7ff ffde 	bl	8003440 <MastertoUart>
}
 8003484:	2000      	movs	r0, #0
 8003486:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		printf("%.2X ",tx[ii]);
 800348a:	f815 1b01 	ldrb.w	r1, [r5], #1
 800348e:	4640      	mov	r0, r8
 8003490:	f000 fcd8 	bl	8003e44 <iprintf>
 8003494:	e7eb      	b.n	800346e <MasterSendATCommand+0x16>
 8003496:	bf00      	nop
 8003498:	08004ec3 	.word	0x08004ec3
 800349c:	08004ecd 	.word	0x08004ecd

080034a0 <SlaveGetFromQueue>:

uint8_t SlaveGetFromQueue(
		xQueueHandle *rxQueue,
		uint8_t *rx,
		TickType_t xMaxExpectedBlockTime)
{
 80034a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	BaseType_t pdRes;
	uint8_t rr=0;
 80034a4:	ad02      	add	r5, sp, #8
 80034a6:	2400      	movs	r4, #0
 80034a8:	f805 4d01 	strb.w	r4, [r5, #-1]!
{
 80034ac:	4607      	mov	r7, r0
 80034ae:	4689      	mov	r9, r1
 80034b0:	4690      	mov	r8, r2
	uint8_t transferRes=1;
	uint8_t rxCount=0;
	//printf("Slave xQueueReceive\n");
	while( pdRes=xQueueReceive(rxQueue , &rr , xMaxExpectedBlockTime ) == pdTRUE) //portMAX_DELAY
 80034b2:	4642      	mov	r2, r8
 80034b4:	4629      	mov	r1, r5
 80034b6:	4638      	mov	r0, r7
 80034b8:	f7fe fde0 	bl	800207c <xQueueReceive>
 80034bc:	2801      	cmp	r0, #1
 80034be:	b2e6      	uxtb	r6, r4
 80034c0:	f104 0401 	add.w	r4, r4, #1
 80034c4:	d003      	beq.n	80034ce <SlaveGetFromQueue+0x2e>
	}

	//printf("Slave rxCount %d\n",rxCount);
	return rxCount;

}
 80034c6:	4630      	mov	r0, r6
 80034c8:	b003      	add	sp, #12
 80034ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		rx[rxCount++] = rr;
 80034ce:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80034d2:	f809 3006 	strb.w	r3, [r9, r6]
 80034d6:	e7ec      	b.n	80034b2 <SlaveGetFromQueue+0x12>

080034d8 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80034d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	HAL_StatusTypeDef res;
	uint8_t jj=0;

	rxQueueMaster = xQueueCreate( 50, sizeof( uint8_t ) );
 80034dc:	2200      	movs	r2, #0
{
 80034de:	b087      	sub	sp, #28
	rxQueueMaster = xQueueCreate( 50, sizeof( uint8_t ) );
 80034e0:	2101      	movs	r1, #1
 80034e2:	2032      	movs	r0, #50	; 0x32
 80034e4:	f7fe fc91 	bl	8001e0a <xQueueGenericCreate>
 80034e8:	4f3e      	ldr	r7, [pc, #248]	; (80035e4 <StartDefaultTask+0x10c>)
 80034ea:	6038      	str	r0, [r7, #0]
	if( rxQueueMaster == NULL )
 80034ec:	b910      	cbnz	r0, 80034f4 <StartDefaultTask+0x1c>
		printf("Queue was not created and must not be used.\n");
 80034ee:	483e      	ldr	r0, [pc, #248]	; (80035e8 <StartDefaultTask+0x110>)
 80034f0:	f000 fd30 	bl	8003f54 <puts>

	printf("StartDefaultTask\n");
 80034f4:	483d      	ldr	r0, [pc, #244]	; (80035ec <StartDefaultTask+0x114>)
 80034f6:	f000 fd2d 	bl	8003f54 <puts>

	for(int ii=0; ii< sizeof(txMaster); ii++)
		txMaster[ii]=ii;
 80034fa:	4a3d      	ldr	r2, [pc, #244]	; (80035f0 <StartDefaultTask+0x118>)
	for(int ii=0; ii< sizeof(txMaster); ii++)
 80034fc:	2300      	movs	r3, #0
 80034fe:	4693      	mov	fp, r2
		txMaster[ii]=ii;
 8003500:	b2d9      	uxtb	r1, r3
 8003502:	54d1      	strb	r1, [r2, r3]
	for(int ii=0; ii< sizeof(txMaster); ii++)
 8003504:	3301      	adds	r3, #1
 8003506:	2bc8      	cmp	r3, #200	; 0xc8
 8003508:	d1fa      	bne.n	8003500 <StartDefaultTask+0x28>

	MasterToTransfer=0;

	// ??   !
	if(res=HAL_UART_Receive_IT(phuartMaster, (uint8_t *)rxMasterISR, 1) == HAL_OK)
 800350a:	4d3a      	ldr	r5, [pc, #232]	; (80035f4 <StartDefaultTask+0x11c>)
	MasterToTransfer=0;
 800350c:	4c3a      	ldr	r4, [pc, #232]	; (80035f8 <StartDefaultTask+0x120>)
	if(res=HAL_UART_Receive_IT(phuartMaster, (uint8_t *)rxMasterISR, 1) == HAL_OK)
 800350e:	493b      	ldr	r1, [pc, #236]	; (80035fc <StartDefaultTask+0x124>)
 8003510:	6828      	ldr	r0, [r5, #0]
	MasterToTransfer=0;
 8003512:	2300      	movs	r3, #0
	if(res=HAL_UART_Receive_IT(phuartMaster, (uint8_t *)rxMasterISR, 1) == HAL_OK)
 8003514:	2201      	movs	r2, #1
	MasterToTransfer=0;
 8003516:	7023      	strb	r3, [r4, #0]
	if(res=HAL_UART_Receive_IT(phuartMaster, (uint8_t *)rxMasterISR, 1) == HAL_OK)
 8003518:	f7fe f963 	bl	80017e2 <HAL_UART_Receive_IT>
 800351c:	9504      	str	r5, [sp, #16]
 800351e:	b110      	cbz	r0, 8003526 <StartDefaultTask+0x4e>
		; //printf("HAL_OK\n");
	else if(res = HAL_ERROR)
		printf("Master < HAL_ERROR\n");
 8003520:	4837      	ldr	r0, [pc, #220]	; (8003600 <StartDefaultTask+0x128>)
 8003522:	f000 fd17 	bl	8003f54 <puts>
				vTaskDelay(250);

			printf("\n ---- %d -----\n",jj);
			printf("Master send bytes\n");

			wasReaddenMaster=0;
 8003526:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8003620 <StartDefaultTask+0x148>
	for(int ii=0; ii< sizeof(txMaster); ii++)
 800352a:	2500      	movs	r5, #0
		if(HAL_GPIO_ReadPin(KEY2_GPIO_Port, KEY2_Pin) == GPIO_PIN_SET)
 800352c:	2101      	movs	r1, #1
 800352e:	4835      	ldr	r0, [pc, #212]	; (8003604 <StartDefaultTask+0x12c>)
 8003530:	f7fd fa18 	bl	8000964 <HAL_GPIO_ReadPin>
 8003534:	2801      	cmp	r0, #1
 8003536:	d130      	bne.n	800359a <StartDefaultTask+0xc2>
				vTaskDelay(250);
 8003538:	20fa      	movs	r0, #250	; 0xfa
 800353a:	f7ff f987 	bl	800284c <vTaskDelay>
			printf("\n ---- %d -----\n",jj);
 800353e:	4629      	mov	r1, r5
 8003540:	4831      	ldr	r0, [pc, #196]	; (8003608 <StartDefaultTask+0x130>)
 8003542:	f000 fc7f 	bl	8003e44 <iprintf>
			printf("Master send bytes\n");
 8003546:	4831      	ldr	r0, [pc, #196]	; (800360c <StartDefaultTask+0x134>)
 8003548:	f000 fd04 	bl	8003f54 <puts>
			wasReaddenMaster=0;
 800354c:	2300      	movs	r3, #0
 800354e:	f8a9 3000 	strh.w	r3, [r9]
			MasterToTransfer=11;
 8003552:	230b      	movs	r3, #11
 8003554:	7023      	strb	r3, [r4, #0]

			if(jj*(MasterToTransfer+1) >= sizeof(txMaster) )
 8003556:	7823      	ldrb	r3, [r4, #0]
 8003558:	fb03 5305 	mla	r3, r3, r5, r5
 800355c:	2bc7      	cmp	r3, #199	; 0xc7
 800355e:	dd05      	ble.n	800356c <StartDefaultTask+0x94>
			{
				MasterToTransfer=jj*(MasterToTransfer+1) -  sizeof(txMaster); ///  
 8003560:	7823      	ldrb	r3, [r4, #0]
 8003562:	fb03 5305 	mla	r3, r3, r5, r5
 8003566:	3338      	adds	r3, #56	; 0x38
 8003568:	b2db      	uxtb	r3, r3
 800356a:	7023      	strb	r3, [r4, #0]
			}

			if( MasterSendATCommand (phuartMaster, (uint8_t *)(txMaster+jj*MasterToTransfer), MasterToTransfer,(uint8_t *)rx1Master, &wasReaddenMaster,rxQueueMaster, xMaxExpectedBlockTime, echoON) != 1)
 800356c:	4b28      	ldr	r3, [pc, #160]	; (8003610 <StartDefaultTask+0x138>)
 800356e:	7821      	ldrb	r1, [r4, #0]
 8003570:	7822      	ldrb	r2, [r4, #0]
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	9303      	str	r3, [sp, #12]
 8003576:	2332      	movs	r3, #50	; 0x32
 8003578:	9302      	str	r3, [sp, #8]
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	9804      	ldr	r0, [sp, #16]
 800357e:	e9cd 9300 	strd	r9, r3, [sp]
 8003582:	fb05 b101 	mla	r1, r5, r1, fp
 8003586:	4b23      	ldr	r3, [pc, #140]	; (8003614 <StartDefaultTask+0x13c>)
 8003588:	6800      	ldr	r0, [r0, #0]
 800358a:	f7ff ff65 	bl	8003458 <MasterSendATCommand>
				;//printf("result error\n");

			jj++;
 800358e:	3501      	adds	r5, #1
 8003590:	b2ed      	uxtb	r5, r5

				printf("\n");
			}
		}

		vTaskDelay(10);
 8003592:	200a      	movs	r0, #10
 8003594:	f7ff f95a 	bl	800284c <vTaskDelay>
		if(HAL_GPIO_ReadPin(KEY2_GPIO_Port, KEY2_Pin) == GPIO_PIN_SET)
 8003598:	e7c8      	b.n	800352c <StartDefaultTask+0x54>
			MasterToTransfer=0;
 800359a:	2600      	movs	r6, #0
			received = MasterGetFromQueue(rxQueueMaster, (uint8_t*)txMaster, MasterToTransfer,
 800359c:	2332      	movs	r3, #50	; 0x32
 800359e:	9300      	str	r3, [sp, #0]
			MasterToTransfer=0;
 80035a0:	7026      	strb	r6, [r4, #0]
			received = MasterGetFromQueue(rxQueueMaster, (uint8_t*)txMaster, MasterToTransfer,
 80035a2:	9601      	str	r6, [sp, #4]
 80035a4:	7822      	ldrb	r2, [r4, #0]
 80035a6:	4b1b      	ldr	r3, [pc, #108]	; (8003614 <StartDefaultTask+0x13c>)
 80035a8:	4911      	ldr	r1, [pc, #68]	; (80035f0 <StartDefaultTask+0x118>)
 80035aa:	6838      	ldr	r0, [r7, #0]
 80035ac:	f7ff ff36 	bl	800341c <MasterGetFromQueue>
			if(received > 0)
 80035b0:	4680      	mov	r8, r0
 80035b2:	2800      	cmp	r0, #0
 80035b4:	d0ed      	beq.n	8003592 <StartDefaultTask+0xba>
				printf("Master (%d) <- ",received);
 80035b6:	4601      	mov	r1, r0
 80035b8:	4817      	ldr	r0, [pc, #92]	; (8003618 <StartDefaultTask+0x140>)
					printf("%0.2X (%c)",rx1Master[ii],rx1Master[ii]);
 80035ba:	f8df a058 	ldr.w	sl, [pc, #88]	; 8003614 <StartDefaultTask+0x13c>
				printf("Master (%d) <- ",received);
 80035be:	f000 fc41 	bl	8003e44 <iprintf>
					printf("%0.2X (%c)",rx1Master[ii],rx1Master[ii]);
 80035c2:	4b16      	ldr	r3, [pc, #88]	; (800361c <StartDefaultTask+0x144>)
 80035c4:	f81a 1006 	ldrb.w	r1, [sl, r6]
 80035c8:	f81a 2006 	ldrb.w	r2, [sl, r6]
 80035cc:	9305      	str	r3, [sp, #20]
 80035ce:	4618      	mov	r0, r3
				for(int ii=0; ii< received ; ii++)
 80035d0:	3601      	adds	r6, #1
					printf("%0.2X (%c)",rx1Master[ii],rx1Master[ii]);
 80035d2:	f000 fc37 	bl	8003e44 <iprintf>
				for(int ii=0; ii< received ; ii++)
 80035d6:	45b0      	cmp	r8, r6
 80035d8:	9b05      	ldr	r3, [sp, #20]
 80035da:	dcf3      	bgt.n	80035c4 <StartDefaultTask+0xec>
				printf("\n");
 80035dc:	200a      	movs	r0, #10
 80035de:	f000 fc49 	bl	8003e74 <putchar>
 80035e2:	e7d6      	b.n	8003592 <StartDefaultTask+0xba>
 80035e4:	20005ba8 	.word	0x20005ba8
 80035e8:	0800501a 	.word	0x0800501a
 80035ec:	08004fab 	.word	0x08004fab
 80035f0:	20005f20 	.word	0x20005f20
 80035f4:	20005f18 	.word	0x20005f18
 80035f8:	20005b54 	.word	0x20005b54
 80035fc:	20005bb4 	.word	0x20005bb4
 8003600:	08004fbc 	.word	0x08004fbc
 8003604:	40020000 	.word	0x40020000
 8003608:	08004fcf 	.word	0x08004fcf
 800360c:	08004fe0 	.word	0x08004fe0
 8003610:	20000008 	.word	0x20000008
 8003614:	20005cbc 	.word	0x20005cbc
 8003618:	08004ff2 	.word	0x08004ff2
 800361c:	08005002 	.word	0x08005002
 8003620:	20005b56 	.word	0x20005b56

08003624 <StartTask02>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8003624:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  /* USER CODE BEGIN StartTask02 */
	/* Infinite loop */

	HAL_StatusTypeDef res;

	rxQueueSlave = xQueueCreate( 50, sizeof( uint8_t ) );
 8003628:	2200      	movs	r2, #0
 800362a:	2101      	movs	r1, #1
 800362c:	2032      	movs	r0, #50	; 0x32
 800362e:	f7fe fbec 	bl	8001e0a <xQueueGenericCreate>
 8003632:	4d20      	ldr	r5, [pc, #128]	; (80036b4 <StartTask02+0x90>)
 8003634:	6028      	str	r0, [r5, #0]
	if( rxQueueSlave == NULL )
 8003636:	b910      	cbnz	r0, 800363e <StartTask02+0x1a>
		printf("rxQueueSlave Queue was not created and must not be used.\n");
 8003638:	481f      	ldr	r0, [pc, #124]	; (80036b8 <StartTask02+0x94>)
 800363a:	f000 fc8b 	bl	8003f54 <puts>

	printf("StartTask02 Slave\n");

	// ??   
	if(res=HAL_UART_Receive_IT(phuartSlave, (uint8_t *)rxSlaveISR, 1) == HAL_OK)
 800363e:	4e1f      	ldr	r6, [pc, #124]	; (80036bc <StartTask02+0x98>)
	printf("StartTask02 Slave\n");
 8003640:	481f      	ldr	r0, [pc, #124]	; (80036c0 <StartTask02+0x9c>)
 8003642:	f000 fc87 	bl	8003f54 <puts>
	if(res=HAL_UART_Receive_IT(phuartSlave, (uint8_t *)rxSlaveISR, 1) == HAL_OK)
 8003646:	2201      	movs	r2, #1
 8003648:	491e      	ldr	r1, [pc, #120]	; (80036c4 <StartTask02+0xa0>)
 800364a:	6830      	ldr	r0, [r6, #0]
 800364c:	f7fe f8c9 	bl	80017e2 <HAL_UART_Receive_IT>
 8003650:	b110      	cbz	r0, 8003658 <StartTask02+0x34>
		; //printf("HAL_OK\n");
	else if(res = HAL_ERROR)
		printf("Slave HAL_ERROR\n");
 8003652:	481d      	ldr	r0, [pc, #116]	; (80036c8 <StartTask02+0xa4>)
 8003654:	f000 fc7e 	bl	8003f54 <puts>
	const TickType_t xMaxExpectedBlockTime = pdMS_TO_TICKS( 250 );

	for(;;)
	{
		uint8_t received=0;
		received = SlaveGetFromQueue(rxQueueSlave, (uint8_t*)rx1Slave,  xMaxExpectedBlockTime);
 8003658:	f8df 8074 	ldr.w	r8, [pc, #116]	; 80036d0 <StartTask02+0xac>
		if(received > 0)
		{
			printf("Slave %d -> ",received);
 800365c:	f8df 9074 	ldr.w	r9, [pc, #116]	; 80036d4 <StartTask02+0xb0>

			for(int ii=0; ii< received ; ii++)
			{
				printf("%0.2X ",rx1Slave[ii]);
 8003660:	f8df a074 	ldr.w	sl, [pc, #116]	; 80036d8 <StartTask02+0xb4>
		received = SlaveGetFromQueue(rxQueueSlave, (uint8_t*)rx1Slave,  xMaxExpectedBlockTime);
 8003664:	6828      	ldr	r0, [r5, #0]
 8003666:	22fa      	movs	r2, #250	; 0xfa
 8003668:	4641      	mov	r1, r8
 800366a:	f7ff ff19 	bl	80034a0 <SlaveGetFromQueue>
		if(received > 0)
 800366e:	4607      	mov	r7, r0
 8003670:	b1d8      	cbz	r0, 80036aa <StartTask02+0x86>
			printf("Slave %d -> ",received);
 8003672:	4601      	mov	r1, r0
 8003674:	4648      	mov	r0, r9
 8003676:	f000 fbe5 	bl	8003e44 <iprintf>
				txSlave[ii]=rx1Slave[ii];
 800367a:	f8df b050 	ldr.w	fp, [pc, #80]	; 80036cc <StartTask02+0xa8>
			for(int ii=0; ii< received ; ii++)
 800367e:	2400      	movs	r4, #0
				printf("%0.2X ",rx1Slave[ii]);
 8003680:	f818 1004 	ldrb.w	r1, [r8, r4]
 8003684:	4650      	mov	r0, sl
 8003686:	f000 fbdd 	bl	8003e44 <iprintf>
				txSlave[ii]=rx1Slave[ii];
 800368a:	f818 3004 	ldrb.w	r3, [r8, r4]
 800368e:	b2db      	uxtb	r3, r3
 8003690:	f80b 3004 	strb.w	r3, [fp, r4]
			for(int ii=0; ii< received ; ii++)
 8003694:	3401      	adds	r4, #1
 8003696:	42a7      	cmp	r7, r4
 8003698:	dcf2      	bgt.n	8003680 <StartTask02+0x5c>
			}

			printf("\n");
 800369a:	200a      	movs	r0, #10
 800369c:	f000 fbea 	bl	8003e74 <putchar>

			if (MastertoUart(phuartSlave, (uint8_t *)txSlave,received ) != HAL_OK)
 80036a0:	b2ba      	uxth	r2, r7
 80036a2:	490a      	ldr	r1, [pc, #40]	; (80036cc <StartTask02+0xa8>)
 80036a4:	6830      	ldr	r0, [r6, #0]
 80036a6:	f7ff fecb 	bl	8003440 <MastertoUart>
				;

		}

		vTaskDelay(1);
 80036aa:	2001      	movs	r0, #1
 80036ac:	f7ff f8ce 	bl	800284c <vTaskDelay>
	{
 80036b0:	e7d8      	b.n	8003664 <StartTask02+0x40>
 80036b2:	bf00      	nop
 80036b4:	20005f1c 	.word	0x20005f1c
 80036b8:	0800500d 	.word	0x0800500d
 80036bc:	20005bb0 	.word	0x20005bb0
 80036c0:	08005046 	.word	0x08005046
 80036c4:	20005e50 	.word	0x20005e50
 80036c8:	08005058 	.word	0x08005058
 80036cc:	20005fe8 	.word	0x20005fe8
 80036d0:	20005d84 	.word	0x20005d84
 80036d4:	08005068 	.word	0x08005068
 80036d8:	08005075 	.word	0x08005075

080036dc <SystemClock_Config>:
{
 80036dc:	b530      	push	{r4, r5, lr}
 80036de:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80036e0:	2210      	movs	r2, #16
 80036e2:	2100      	movs	r1, #0
 80036e4:	a80a      	add	r0, sp, #40	; 0x28
 80036e6:	f000 fba4 	bl	8003e32 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80036ea:	2100      	movs	r1, #0
 80036ec:	2214      	movs	r2, #20
 80036ee:	a803      	add	r0, sp, #12
 80036f0:	f000 fb9f 	bl	8003e32 <memset>
  __HAL_RCC_PWR_CLK_ENABLE();
 80036f4:	2400      	movs	r4, #0
 80036f6:	4b1c      	ldr	r3, [pc, #112]	; (8003768 <SystemClock_Config+0x8c>)
 80036f8:	9401      	str	r4, [sp, #4]
 80036fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036fc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003700:	641a      	str	r2, [r3, #64]	; 0x40
 8003702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003704:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003708:	9301      	str	r3, [sp, #4]
 800370a:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800370c:	4b17      	ldr	r3, [pc, #92]	; (800376c <SystemClock_Config+0x90>)
 800370e:	9402      	str	r4, [sp, #8]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003716:	601a      	str	r2, [r3, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800371e:	9302      	str	r3, [sp, #8]
 8003720:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003722:	2201      	movs	r2, #1
 8003724:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003728:	e9cd 2308 	strd	r2, r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800372c:	2502      	movs	r5, #2
 800372e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003732:	22a8      	movs	r2, #168	; 0xa8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003734:	e9cd 530e 	strd	r5, r3, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003738:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLN = 168;
 800373a:	2304      	movs	r3, #4
 800373c:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003740:	e9cd 5312 	strd	r5, r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003744:	f7fd f920 	bl	8000988 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003748:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800374a:	e9cd 3503 	strd	r3, r5, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800374e:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 8003752:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003756:	e9cd 1306 	strd	r1, r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800375a:	a803      	add	r0, sp, #12
 800375c:	2105      	movs	r1, #5
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800375e:	9405      	str	r4, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003760:	f7fd fb38 	bl	8000dd4 <HAL_RCC_ClockConfig>
}
 8003764:	b015      	add	sp, #84	; 0x54
 8003766:	bd30      	pop	{r4, r5, pc}
 8003768:	40023800 	.word	0x40023800
 800376c:	40007000 	.word	0x40007000

08003770 <main>:
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b096      	sub	sp, #88	; 0x58
  HAL_Init();
 8003774:	f7fc fefc 	bl	8000570 <HAL_Init>
  SystemClock_Config();
 8003778:	f7ff ffb0 	bl	80036dc <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800377c:	2210      	movs	r2, #16
 800377e:	2100      	movs	r1, #0
 8003780:	a80e      	add	r0, sp, #56	; 0x38
 8003782:	f000 fb56 	bl	8003e32 <memset>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003786:	2400      	movs	r4, #0
 8003788:	4b43      	ldr	r3, [pc, #268]	; (8003898 <main+0x128>)
 800378a:	9400      	str	r4, [sp, #0]
 800378c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  HAL_GPIO_Init(KEY0_GPIO_Port, &GPIO_InitStruct);
 800378e:	4843      	ldr	r0, [pc, #268]	; (800389c <main+0x12c>)
  huart2.Instance = USART2;
 8003790:	4e43      	ldr	r6, [pc, #268]	; (80038a0 <main+0x130>)
  huart3.Instance = USART3;
 8003792:	4d44      	ldr	r5, [pc, #272]	; (80038a4 <main+0x134>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003794:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003798:	631a      	str	r2, [r3, #48]	; 0x30
 800379a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800379c:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80037a0:	9200      	str	r2, [sp, #0]
 80037a2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80037a4:	9401      	str	r4, [sp, #4]
 80037a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037a8:	f042 0204 	orr.w	r2, r2, #4
 80037ac:	631a      	str	r2, [r3, #48]	; 0x30
 80037ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037b0:	f002 0204 	and.w	r2, r2, #4
 80037b4:	9201      	str	r2, [sp, #4]
 80037b6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80037b8:	9402      	str	r4, [sp, #8]
 80037ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037bc:	f042 0201 	orr.w	r2, r2, #1
 80037c0:	631a      	str	r2, [r3, #48]	; 0x30
 80037c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037c4:	f002 0201 	and.w	r2, r2, #1
 80037c8:	9202      	str	r2, [sp, #8]
 80037ca:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80037cc:	9403      	str	r4, [sp, #12]
 80037ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037d0:	f042 0202 	orr.w	r2, r2, #2
 80037d4:	631a      	str	r2, [r3, #48]	; 0x30
 80037d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037d8:	f003 0302 	and.w	r3, r3, #2
 80037dc:	9303      	str	r3, [sp, #12]
 80037de:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_Init(KEY0_GPIO_Port, &GPIO_InitStruct);
 80037e0:	a90d      	add	r1, sp, #52	; 0x34
  GPIO_InitStruct.Pin = KEY0_Pin;
 80037e2:	2302      	movs	r3, #2
 80037e4:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80037e6:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(KEY0_GPIO_Port, &GPIO_InitStruct);
 80037e8:	f7fc ff76 	bl	80006d8 <HAL_GPIO_Init>
  HAL_GPIO_Init(KEY2_GPIO_Port, &GPIO_InitStruct);
 80037ec:	a90d      	add	r1, sp, #52	; 0x34
  GPIO_InitStruct.Pin = KEY2_Pin;
 80037ee:	2301      	movs	r3, #1
  HAL_GPIO_Init(KEY2_GPIO_Port, &GPIO_InitStruct);
 80037f0:	482d      	ldr	r0, [pc, #180]	; (80038a8 <main+0x138>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037f2:	940f      	str	r4, [sp, #60]	; 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80037f4:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(KEY2_GPIO_Port, &GPIO_InitStruct);
 80037f8:	f7fc ff6e 	bl	80006d8 <HAL_GPIO_Init>
  huart2.Init.BaudRate = 115200;
 80037fc:	4b2b      	ldr	r3, [pc, #172]	; (80038ac <main+0x13c>)
  huart2.Init.Parity = UART_PARITY_NONE;
 80037fe:	6134      	str	r4, [r6, #16]
  huart2.Init.BaudRate = 115200;
 8003800:	f44f 38e1 	mov.w	r8, #115200	; 0x1c200
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003804:	270c      	movs	r7, #12
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003806:	4630      	mov	r0, r6
  huart2.Init.BaudRate = 115200;
 8003808:	e9c6 3800 	strd	r3, r8, [r6]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800380c:	e9c6 4402 	strd	r4, r4, [r6, #8]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003810:	e9c6 7405 	strd	r7, r4, [r6, #20]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003814:	61f4      	str	r4, [r6, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003816:	f7fd ff43 	bl	80016a0 <HAL_UART_Init>
  huart3.Instance = USART3;
 800381a:	4b25      	ldr	r3, [pc, #148]	; (80038b0 <main+0x140>)
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800381c:	4628      	mov	r0, r5
  huart3.Init.BaudRate = 115200;
 800381e:	e9c5 3800 	strd	r3, r8, [r5]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003822:	e9c5 4402 	strd	r4, r4, [r5, #8]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003826:	e9c5 4704 	strd	r4, r7, [r5, #16]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800382a:	e9c5 4406 	strd	r4, r4, [r5, #24]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800382e:	f7fd ff37 	bl	80016a0 <HAL_UART_Init>
	phuartMaster=(UART_HandleTypeDef *)&huart2;
 8003832:	4b20      	ldr	r3, [pc, #128]	; (80038b4 <main+0x144>)
	printf(" start\n");
 8003834:	4820      	ldr	r0, [pc, #128]	; (80038b8 <main+0x148>)
	phuartMaster=(UART_HandleTypeDef *)&huart2;
 8003836:	601e      	str	r6, [r3, #0]
	phuartSlave=(UART_HandleTypeDef *)&huart3;
 8003838:	4b20      	ldr	r3, [pc, #128]	; (80038bc <main+0x14c>)
 800383a:	601d      	str	r5, [r3, #0]
	printf(" start\n");
 800383c:	f000 fb8a 	bl	8003f54 <puts>
  osKernelInitialize(); // Initialize CMSIS-RTOS
 8003840:	f7fe f8da 	bl	80019f8 <osKernelInitialize>
	printf("xSemaphoreCreateBinary \n");
 8003844:	481e      	ldr	r0, [pc, #120]	; (80038c0 <main+0x150>)
 8003846:	f000 fb85 	bl	8003f54 <puts>
  const osThreadAttr_t defaultTask_attributes = {
 800384a:	2220      	movs	r2, #32
 800384c:	4621      	mov	r1, r4
 800384e:	a805      	add	r0, sp, #20
 8003850:	f000 faef 	bl	8003e32 <memset>
 8003854:	4b1b      	ldr	r3, [pc, #108]	; (80038c4 <main+0x154>)
 8003856:	9304      	str	r3, [sp, #16]
 8003858:	f44f 7500 	mov.w	r5, #512	; 0x200
 800385c:	2318      	movs	r3, #24
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800385e:	aa04      	add	r2, sp, #16
 8003860:	4621      	mov	r1, r4
 8003862:	4819      	ldr	r0, [pc, #100]	; (80038c8 <main+0x158>)
  const osThreadAttr_t defaultTask_attributes = {
 8003864:	e9cd 5309 	strd	r5, r3, [sp, #36]	; 0x24
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8003868:	f7fe f902 	bl	8001a70 <osThreadNew>
 800386c:	4b17      	ldr	r3, [pc, #92]	; (80038cc <main+0x15c>)
  const osThreadAttr_t myTask02_attributes = {
 800386e:	2220      	movs	r2, #32
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8003870:	6018      	str	r0, [r3, #0]
  const osThreadAttr_t myTask02_attributes = {
 8003872:	4621      	mov	r1, r4
 8003874:	a80e      	add	r0, sp, #56	; 0x38
 8003876:	f000 fadc 	bl	8003e32 <memset>
 800387a:	4b15      	ldr	r3, [pc, #84]	; (80038d0 <main+0x160>)
 800387c:	930d      	str	r3, [sp, #52]	; 0x34
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 800387e:	aa0d      	add	r2, sp, #52	; 0x34
  const osThreadAttr_t myTask02_attributes = {
 8003880:	2319      	movs	r3, #25
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 8003882:	4621      	mov	r1, r4
 8003884:	4813      	ldr	r0, [pc, #76]	; (80038d4 <main+0x164>)
  const osThreadAttr_t myTask02_attributes = {
 8003886:	9313      	str	r3, [sp, #76]	; 0x4c
 8003888:	9512      	str	r5, [sp, #72]	; 0x48
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 800388a:	f7fe f8f1 	bl	8001a70 <osThreadNew>
 800388e:	4b12      	ldr	r3, [pc, #72]	; (80038d8 <main+0x168>)
 8003890:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8003892:	f7fe f8cd 	bl	8001a30 <osKernelStart>
 8003896:	e7fe      	b.n	8003896 <main+0x126>
 8003898:	40023800 	.word	0x40023800
 800389c:	40020800 	.word	0x40020800
 80038a0:	200060b0 	.word	0x200060b0
 80038a4:	20005c7c 	.word	0x20005c7c
 80038a8:	40020000 	.word	0x40020000
 80038ac:	40004400 	.word	0x40004400
 80038b0:	40004800 	.word	0x40004800
 80038b4:	20005f18 	.word	0x20005f18
 80038b8:	0800507c 	.word	0x0800507c
 80038bc:	20005bb0 	.word	0x20005bb0
 80038c0:	08005083 	.word	0x08005083
 80038c4:	0800509b 	.word	0x0800509b
 80038c8:	080034d9 	.word	0x080034d9
 80038cc:	20005bac 	.word	0x20005bac
 80038d0:	080050a7 	.word	0x080050a7
 80038d4:	08003625 	.word	0x08003625
 80038d8:	20005e4c 	.word	0x20005e4c

080038dc <HAL_UART_TxCpltCallback>:
{
 80038dc:	b410      	push	{r4}
	if (huart-> Instance == USART2)
 80038de:	6803      	ldr	r3, [r0, #0]
 80038e0:	4c12      	ldr	r4, [pc, #72]	; (800392c <HAL_UART_TxCpltCallback+0x50>)
	uint16_t TxXferCount=huart->TxXferCount;
 80038e2:	8cc2      	ldrh	r2, [r0, #38]	; 0x26
	uint16_t TxXferSize=huart->TxXferSize;
 80038e4:	8c81      	ldrh	r1, [r0, #36]	; 0x24
	if (huart-> Instance == USART2)
 80038e6:	42a3      	cmp	r3, r4
	uint16_t TxXferCount=huart->TxXferCount;
 80038e8:	b292      	uxth	r2, r2
	if (huart-> Instance == USART2)
 80038ea:	d10e      	bne.n	800390a <HAL_UART_TxCpltCallback+0x2e>
		if(TxXferSize == 0 ) // ?- 
 80038ec:	b931      	cbnz	r1, 80038fc <HAL_UART_TxCpltCallback+0x20>
			HAL_UART_Transmit_IT(huart, (uint8_t *)(txMaster),MasterToTransfer);
 80038ee:	4b10      	ldr	r3, [pc, #64]	; (8003930 <HAL_UART_TxCpltCallback+0x54>)
 80038f0:	4910      	ldr	r1, [pc, #64]	; (8003934 <HAL_UART_TxCpltCallback+0x58>)
 80038f2:	781a      	ldrb	r2, [r3, #0]
}
 80038f4:	f85d 4b04 	ldr.w	r4, [sp], #4
				HAL_UART_Transmit_IT(huart, (uint8_t *)(txSlave+TxXferSize-TxXferCount),TxXferCount);
 80038f8:	f7fd bf54 	b.w	80017a4 <HAL_UART_Transmit_IT>
		else if (TxXferSize > 0 & TxXferCount < TxXferSize)
 80038fc:	428a      	cmp	r2, r1
 80038fe:	d212      	bcs.n	8003926 <HAL_UART_TxCpltCallback+0x4a>
			if(TxXferCount>0)
 8003900:	b18a      	cbz	r2, 8003926 <HAL_UART_TxCpltCallback+0x4a>
				HAL_UART_Transmit_IT(huart, (uint8_t *)(txMaster+TxXferSize-TxXferCount),TxXferCount);
 8003902:	4b0c      	ldr	r3, [pc, #48]	; (8003934 <HAL_UART_TxCpltCallback+0x58>)
 8003904:	1a89      	subs	r1, r1, r2
				HAL_UART_Transmit_IT(huart, (uint8_t *)(txSlave+TxXferSize-TxXferCount),TxXferCount);
 8003906:	4419      	add	r1, r3
 8003908:	e7f4      	b.n	80038f4 <HAL_UART_TxCpltCallback+0x18>
	else if (huart-> Instance == USART3) // SLAVE
 800390a:	4c0b      	ldr	r4, [pc, #44]	; (8003938 <HAL_UART_TxCpltCallback+0x5c>)
 800390c:	42a3      	cmp	r3, r4
 800390e:	d10a      	bne.n	8003926 <HAL_UART_TxCpltCallback+0x4a>
		if(TxXferSize == 0 ) // ?- 
 8003910:	b919      	cbnz	r1, 800391a <HAL_UART_TxCpltCallback+0x3e>
			HAL_UART_Transmit_IT(huart, (uint8_t *)(txSlave),SlaveToTransfer);
 8003912:	4b0a      	ldr	r3, [pc, #40]	; (800393c <HAL_UART_TxCpltCallback+0x60>)
 8003914:	490a      	ldr	r1, [pc, #40]	; (8003940 <HAL_UART_TxCpltCallback+0x64>)
 8003916:	781a      	ldrb	r2, [r3, #0]
 8003918:	e7ec      	b.n	80038f4 <HAL_UART_TxCpltCallback+0x18>
		else if (TxXferSize > 0 & TxXferCount < TxXferSize)
 800391a:	428a      	cmp	r2, r1
 800391c:	d203      	bcs.n	8003926 <HAL_UART_TxCpltCallback+0x4a>
			if(TxXferCount>0)
 800391e:	b112      	cbz	r2, 8003926 <HAL_UART_TxCpltCallback+0x4a>
				HAL_UART_Transmit_IT(huart, (uint8_t *)(txSlave+TxXferSize-TxXferCount),TxXferCount);
 8003920:	1a89      	subs	r1, r1, r2
 8003922:	4b07      	ldr	r3, [pc, #28]	; (8003940 <HAL_UART_TxCpltCallback+0x64>)
 8003924:	e7ef      	b.n	8003906 <HAL_UART_TxCpltCallback+0x2a>
}
 8003926:	f85d 4b04 	ldr.w	r4, [sp], #4
 800392a:	4770      	bx	lr
 800392c:	40004400 	.word	0x40004400
 8003930:	20005b54 	.word	0x20005b54
 8003934:	20005f20 	.word	0x20005f20
 8003938:	40004800 	.word	0x40004800
 800393c:	20005b55 	.word	0x20005b55
 8003940:	20005fe8 	.word	0x20005fe8

08003944 <HAL_UART_RxCpltCallback>:
	if (huart-> Instance == USART2)
 8003944:	6803      	ldr	r3, [r0, #0]
 8003946:	4a30      	ldr	r2, [pc, #192]	; (8003a08 <HAL_UART_RxCpltCallback+0xc4>)
 8003948:	4293      	cmp	r3, r2
{
 800394a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800394e:	4604      	mov	r4, r0
	if (huart-> Instance == USART2)
 8003950:	d12d      	bne.n	80039ae <HAL_UART_RxCpltCallback+0x6a>
		uint16_t RxXferCount=huart->RxXferCount;
 8003952:	8dc6      	ldrh	r6, [r0, #46]	; 0x2e
		uint16_t RxXferSize=huart->RxXferSize;
 8003954:	8d83      	ldrh	r3, [r0, #44]	; 0x2c
		uint16_t RxXferCount=huart->RxXferCount;
 8003956:	b2b6      	uxth	r6, r6
		if(RxXferSize == 0) //   
 8003958:	b953      	cbnz	r3, 8003970 <HAL_UART_RxCpltCallback+0x2c>
			printf("HAL_UART_RxCpltCallback Master????");
 800395a:	482c      	ldr	r0, [pc, #176]	; (8003a0c <HAL_UART_RxCpltCallback+0xc8>)
 800395c:	f000 fa72 	bl	8003e44 <iprintf>
		HAL_UART_Receive_IT(huart, (uint8_t *)(rxMasterISR),1);
 8003960:	492b      	ldr	r1, [pc, #172]	; (8003a10 <HAL_UART_RxCpltCallback+0xcc>)
 8003962:	2201      	movs	r2, #1
		HAL_UART_Receive_IT(huart, (uint8_t *)(rxSlaveISR),1);
 8003964:	4620      	mov	r0, r4
 8003966:	f7fd ff3c 	bl	80017e2 <HAL_UART_Receive_IT>
}
 800396a:	b002      	add	sp, #8
 800396c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		else if(RxXferSize > 0 && RxXferCount < RxXferSize)
 8003970:	429e      	cmp	r6, r3
 8003972:	d2f5      	bcs.n	8003960 <HAL_UART_RxCpltCallback+0x1c>
			xHigherPriorityTaskWoken = pdFALSE; // We have not woken a task at the start of the ISR.
 8003974:	2500      	movs	r5, #0
				xQueueSendToBackFromISR(rxQueueMaster, &rxMasterISR[ii], &xHigherPriorityTaskWoken );
 8003976:	4f26      	ldr	r7, [pc, #152]	; (8003a10 <HAL_UART_RxCpltCallback+0xcc>)
 8003978:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8003a24 <HAL_UART_RxCpltCallback+0xe0>
			xHigherPriorityTaskWoken = pdFALSE; // We have not woken a task at the start of the ISR.
 800397c:	9501      	str	r5, [sp, #4]
			for(int ii=0; ii<  (RxXferSize-RxXferCount); ii++)
 800397e:	1b9e      	subs	r6, r3, r6
 8003980:	42ae      	cmp	r6, r5
 8003982:	dc0b      	bgt.n	800399c <HAL_UART_RxCpltCallback+0x58>
			if( xHigherPriorityTaskWoken )
 8003984:	9b01      	ldr	r3, [sp, #4]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d0ea      	beq.n	8003960 <HAL_UART_RxCpltCallback+0x1c>
				portYIELD_FROM_ISR(xHigherPriorityTaskWoken); //? ARM7
 800398a:	4b22      	ldr	r3, [pc, #136]	; (8003a14 <HAL_UART_RxCpltCallback+0xd0>)
 800398c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003990:	601a      	str	r2, [r3, #0]
 8003992:	f3bf 8f4f 	dsb	sy
 8003996:	f3bf 8f6f 	isb	sy
 800399a:	e7e1      	b.n	8003960 <HAL_UART_RxCpltCallback+0x1c>
				xQueueSendToBackFromISR(rxQueueMaster, &rxMasterISR[ii], &xHigherPriorityTaskWoken );
 800399c:	1979      	adds	r1, r7, r5
 800399e:	2300      	movs	r3, #0
 80039a0:	aa01      	add	r2, sp, #4
 80039a2:	f8d8 0000 	ldr.w	r0, [r8]
 80039a6:	f7fe fb07 	bl	8001fb8 <xQueueGenericSendFromISR>
			for(int ii=0; ii<  (RxXferSize-RxXferCount); ii++)
 80039aa:	3501      	adds	r5, #1
 80039ac:	e7e8      	b.n	8003980 <HAL_UART_RxCpltCallback+0x3c>
	else if (huart-> Instance == USART3)
 80039ae:	4a1a      	ldr	r2, [pc, #104]	; (8003a18 <HAL_UART_RxCpltCallback+0xd4>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d1da      	bne.n	800396a <HAL_UART_RxCpltCallback+0x26>
		uint16_t RxXferCount=huart->RxXferCount;
 80039b4:	8dc6      	ldrh	r6, [r0, #46]	; 0x2e
		uint16_t RxXferSize=huart->RxXferSize;
 80039b6:	8d83      	ldrh	r3, [r0, #44]	; 0x2c
		uint16_t RxXferCount=huart->RxXferCount;
 80039b8:	b2b6      	uxth	r6, r6
		if(RxXferSize == 0) //   
 80039ba:	b92b      	cbnz	r3, 80039c8 <HAL_UART_RxCpltCallback+0x84>
			printf("HAL_UART_RxCpltCallback Slave????");
 80039bc:	4817      	ldr	r0, [pc, #92]	; (8003a1c <HAL_UART_RxCpltCallback+0xd8>)
 80039be:	f000 fa41 	bl	8003e44 <iprintf>
		HAL_UART_Receive_IT(huart, (uint8_t *)(rxSlaveISR),1);
 80039c2:	2201      	movs	r2, #1
 80039c4:	4916      	ldr	r1, [pc, #88]	; (8003a20 <HAL_UART_RxCpltCallback+0xdc>)
 80039c6:	e7cd      	b.n	8003964 <HAL_UART_RxCpltCallback+0x20>
		else if(RxXferSize > 0 && RxXferCount < RxXferSize)
 80039c8:	429e      	cmp	r6, r3
 80039ca:	d2fa      	bcs.n	80039c2 <HAL_UART_RxCpltCallback+0x7e>
			xHigherPriorityTaskWoken = pdFALSE; // We have not woken a task at the start of the ISR.
 80039cc:	2500      	movs	r5, #0
				xQueueSendToBackFromISR(rxQueueSlave, &rxSlaveISR[ii], &xHigherPriorityTaskWoken );
 80039ce:	4f14      	ldr	r7, [pc, #80]	; (8003a20 <HAL_UART_RxCpltCallback+0xdc>)
 80039d0:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8003a28 <HAL_UART_RxCpltCallback+0xe4>
			xHigherPriorityTaskWoken = pdFALSE; // We have not woken a task at the start of the ISR.
 80039d4:	9501      	str	r5, [sp, #4]
			for(int ii=0; ii<  (RxXferSize-RxXferCount); ii++)
 80039d6:	1b9e      	subs	r6, r3, r6
 80039d8:	42ae      	cmp	r6, r5
 80039da:	dc0b      	bgt.n	80039f4 <HAL_UART_RxCpltCallback+0xb0>
			if( xHigherPriorityTaskWoken )
 80039dc:	9b01      	ldr	r3, [sp, #4]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d0ef      	beq.n	80039c2 <HAL_UART_RxCpltCallback+0x7e>
				portYIELD_FROM_ISR(xHigherPriorityTaskWoken); //? ARM7
 80039e2:	4b0c      	ldr	r3, [pc, #48]	; (8003a14 <HAL_UART_RxCpltCallback+0xd0>)
 80039e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039e8:	601a      	str	r2, [r3, #0]
 80039ea:	f3bf 8f4f 	dsb	sy
 80039ee:	f3bf 8f6f 	isb	sy
 80039f2:	e7e6      	b.n	80039c2 <HAL_UART_RxCpltCallback+0x7e>
				xQueueSendToBackFromISR(rxQueueSlave, &rxSlaveISR[ii], &xHigherPriorityTaskWoken );
 80039f4:	1979      	adds	r1, r7, r5
 80039f6:	2300      	movs	r3, #0
 80039f8:	aa01      	add	r2, sp, #4
 80039fa:	f8d8 0000 	ldr.w	r0, [r8]
 80039fe:	f7fe fadb 	bl	8001fb8 <xQueueGenericSendFromISR>
			for(int ii=0; ii<  (RxXferSize-RxXferCount); ii++)
 8003a02:	3501      	adds	r5, #1
 8003a04:	e7e8      	b.n	80039d8 <HAL_UART_RxCpltCallback+0x94>
 8003a06:	bf00      	nop
 8003a08:	40004400 	.word	0x40004400
 8003a0c:	08004f66 	.word	0x08004f66
 8003a10:	20005bb4 	.word	0x20005bb4
 8003a14:	e000ed04 	.word	0xe000ed04
 8003a18:	40004800 	.word	0x40004800
 8003a1c:	08004f89 	.word	0x08004f89
 8003a20:	20005e50 	.word	0x20005e50
 8003a24:	20005ba8 	.word	0x20005ba8
 8003a28:	20005f1c 	.word	0x20005f1c

08003a2c <HAL_UART_ErrorCallback>:
{
 8003a2c:	b538      	push	{r3, r4, r5, lr}
	if (huart-> Instance == USART2)
 8003a2e:	4a14      	ldr	r2, [pc, #80]	; (8003a80 <HAL_UART_ErrorCallback+0x54>)
 8003a30:	6803      	ldr	r3, [r0, #0]
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d10c      	bne.n	8003a50 <HAL_UART_ErrorCallback+0x24>
		uint16_t TxXferCount=huart->TxXferCount;
 8003a36:	8cc4      	ldrh	r4, [r0, #38]	; 0x26
		uint16_t TxXferSize=huart->TxXferSize;
 8003a38:	8c85      	ldrh	r5, [r0, #36]	; 0x24
		printf("> HAL_UART_ErrorCallback USART2\n");
 8003a3a:	4812      	ldr	r0, [pc, #72]	; (8003a84 <HAL_UART_ErrorCallback+0x58>)
		uint16_t TxXferCount=huart->TxXferCount;
 8003a3c:	b2a4      	uxth	r4, r4
		printf("> HAL_UART_ErrorCallback USART2\n");
 8003a3e:	f000 fa89 	bl	8003f54 <puts>
		printf("> TxXferCount=%d TxXferSize=%d\n",TxXferCount,TxXferSize);
 8003a42:	462a      	mov	r2, r5
 8003a44:	4621      	mov	r1, r4
 8003a46:	4810      	ldr	r0, [pc, #64]	; (8003a88 <HAL_UART_ErrorCallback+0x5c>)
}
 8003a48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		printf("> TxXferCount=%d TxXferSize=%d\n",TxXferCount,TxXferSize);
 8003a4c:	f000 b9fa 	b.w	8003e44 <iprintf>
	else if (huart-> Instance == USART3)
 8003a50:	4a0e      	ldr	r2, [pc, #56]	; (8003a8c <HAL_UART_ErrorCallback+0x60>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d112      	bne.n	8003a7c <HAL_UART_ErrorCallback+0x50>
		uint16_t RxXferCount=huart->RxXferCount;
 8003a56:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
		uint16_t RxXferSize=huart->RxXferSize;
 8003a58:	8d85      	ldrh	r5, [r0, #44]	; 0x2c
		printf("< HAL_UART_ErrorCallback USART3\n");
 8003a5a:	480d      	ldr	r0, [pc, #52]	; (8003a90 <HAL_UART_ErrorCallback+0x64>)
		uint16_t RxXferCount=huart->RxXferCount;
 8003a5c:	b2a4      	uxth	r4, r4
		printf("< HAL_UART_ErrorCallback USART3\n");
 8003a5e:	f000 fa79 	bl	8003f54 <puts>
		printf("< RxXferCount=%d RxXferSize=%d\n",RxXferCount,RxXferSize);
 8003a62:	462a      	mov	r2, r5
 8003a64:	4621      	mov	r1, r4
 8003a66:	480b      	ldr	r0, [pc, #44]	; (8003a94 <HAL_UART_ErrorCallback+0x68>)
 8003a68:	f000 f9ec 	bl	8003e44 <iprintf>
		HAL_UART_Receive_IT(phuartSlave, (uint8_t *)(rxSlaveISR),1);
 8003a6c:	4b0a      	ldr	r3, [pc, #40]	; (8003a98 <HAL_UART_ErrorCallback+0x6c>)
 8003a6e:	490b      	ldr	r1, [pc, #44]	; (8003a9c <HAL_UART_ErrorCallback+0x70>)
 8003a70:	6818      	ldr	r0, [r3, #0]
 8003a72:	2201      	movs	r2, #1
}
 8003a74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_UART_Receive_IT(phuartSlave, (uint8_t *)(rxSlaveISR),1);
 8003a78:	f7fd beb3 	b.w	80017e2 <HAL_UART_Receive_IT>
}
 8003a7c:	bd38      	pop	{r3, r4, r5, pc}
 8003a7e:	bf00      	nop
 8003a80:	40004400 	.word	0x40004400
 8003a84:	08004ee6 	.word	0x08004ee6
 8003a88:	08004f06 	.word	0x08004f06
 8003a8c:	40004800 	.word	0x40004800
 8003a90:	08004f26 	.word	0x08004f26
 8003a94:	08004f46 	.word	0x08004f46
 8003a98:	20005bb0 	.word	0x20005bb0
 8003a9c:	20005e50 	.word	0x20005e50

08003aa0 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8003aa0:	6802      	ldr	r2, [r0, #0]
 8003aa2:	4b03      	ldr	r3, [pc, #12]	; (8003ab0 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d101      	bne.n	8003aac <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8003aa8:	f7fc bd7c 	b.w	80005a4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003aac:	4770      	bx	lr
 8003aae:	bf00      	nop
 8003ab0:	40002000 	.word	0x40002000

08003ab4 <assert_failed>:
{ 
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8003ab4:	4770      	bx	lr
	...

08003ab8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ab8:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003aba:	4b0e      	ldr	r3, [pc, #56]	; (8003af4 <HAL_MspInit+0x3c>)
 8003abc:	2200      	movs	r2, #0
 8003abe:	9200      	str	r2, [sp, #0]
 8003ac0:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003ac2:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8003ac6:	6459      	str	r1, [r3, #68]	; 0x44
 8003ac8:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003aca:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8003ace:	9100      	str	r1, [sp, #0]
 8003ad0:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003ad2:	9201      	str	r2, [sp, #4]
 8003ad4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003ad6:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8003ada:	6419      	str	r1, [r3, #64]	; 0x40
 8003adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ade:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ae2:	9301      	str	r3, [sp, #4]
 8003ae4:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003ae6:	210f      	movs	r1, #15
 8003ae8:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003aec:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003aee:	f7fc bd89 	b.w	8000604 <HAL_NVIC_SetPriority>
 8003af2:	bf00      	nop
 8003af4:	40023800 	.word	0x40023800

08003af8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003af8:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003afa:	2214      	movs	r2, #20
{
 8003afc:	b08a      	sub	sp, #40	; 0x28
 8003afe:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b00:	2100      	movs	r1, #0
 8003b02:	eb0d 0002 	add.w	r0, sp, r2
 8003b06:	f000 f994 	bl	8003e32 <memset>
  if(huart->Instance==USART2)
 8003b0a:	6823      	ldr	r3, [r4, #0]
 8003b0c:	4a30      	ldr	r2, [pc, #192]	; (8003bd0 <HAL_UART_MspInit+0xd8>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d12e      	bne.n	8003b70 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b12:	4b30      	ldr	r3, [pc, #192]	; (8003bd4 <HAL_UART_MspInit+0xdc>)
 8003b14:	2400      	movs	r4, #0
 8003b16:	9401      	str	r4, [sp, #4]
 8003b18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b1a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003b1e:	641a      	str	r2, [r3, #64]	; 0x40
 8003b20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b22:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003b26:	9201      	str	r2, [sp, #4]
 8003b28:	9a01      	ldr	r2, [sp, #4]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b2a:	9402      	str	r4, [sp, #8]
 8003b2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b2e:	f042 0201 	orr.w	r2, r2, #1
 8003b32:	631a      	str	r2, [r3, #48]	; 0x30
 8003b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	9302      	str	r3, [sp, #8]
 8003b3c:	9b02      	ldr	r3, [sp, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b3e:	200c      	movs	r0, #12
 8003b40:	2302      	movs	r3, #2
 8003b42:	e9cd 0305 	strd	r0, r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b46:	f04f 0c01 	mov.w	ip, #1
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e9cd c307 	strd	ip, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b50:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003b52:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b54:	4820      	ldr	r0, [pc, #128]	; (8003bd8 <HAL_UART_MspInit+0xe0>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003b56:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b58:	f7fc fdbe 	bl	80006d8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003b5c:	2026      	movs	r0, #38	; 0x26
 8003b5e:	4622      	mov	r2, r4
 8003b60:	2105      	movs	r1, #5
 8003b62:	f7fc fd4f 	bl	8000604 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003b66:	2026      	movs	r0, #38	; 0x26
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003b68:	f7fc fd90 	bl	800068c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003b6c:	b00a      	add	sp, #40	; 0x28
 8003b6e:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART3)
 8003b70:	4a1a      	ldr	r2, [pc, #104]	; (8003bdc <HAL_UART_MspInit+0xe4>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d1fa      	bne.n	8003b6c <HAL_UART_MspInit+0x74>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003b76:	4b17      	ldr	r3, [pc, #92]	; (8003bd4 <HAL_UART_MspInit+0xdc>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b78:	4819      	ldr	r0, [pc, #100]	; (8003be0 <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8003b7a:	2400      	movs	r4, #0
 8003b7c:	9403      	str	r4, [sp, #12]
 8003b7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b80:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003b84:	641a      	str	r2, [r3, #64]	; 0x40
 8003b86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b88:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8003b8c:	9203      	str	r2, [sp, #12]
 8003b8e:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b90:	9404      	str	r4, [sp, #16]
 8003b92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b94:	f042 0202 	orr.w	r2, r2, #2
 8003b98:	631a      	str	r2, [r3, #48]	; 0x30
 8003b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ba2:	f44f 6240 	mov.w	r2, #3072	; 0xc00
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ba6:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ba8:	2302      	movs	r3, #2
 8003baa:	e9cd 2305 	strd	r2, r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bae:	2101      	movs	r1, #1
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	e9cd 1307 	strd	r1, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003bb6:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bb8:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003bba:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bbc:	f7fc fd8c 	bl	80006d8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003bc0:	2027      	movs	r0, #39	; 0x27
 8003bc2:	4622      	mov	r2, r4
 8003bc4:	2105      	movs	r1, #5
 8003bc6:	f7fc fd1d 	bl	8000604 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003bca:	2027      	movs	r0, #39	; 0x27
 8003bcc:	e7cc      	b.n	8003b68 <HAL_UART_MspInit+0x70>
 8003bce:	bf00      	nop
 8003bd0:	40004400 	.word	0x40004400
 8003bd4:	40023800 	.word	0x40023800
 8003bd8:	40020000 	.word	0x40020000
 8003bdc:	40004800 	.word	0x40004800
 8003be0:	40020400 	.word	0x40020400

08003be4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003be4:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM14 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority ,0); 
 8003be6:	4601      	mov	r1, r0
{
 8003be8:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority ,0); 
 8003bea:	2200      	movs	r2, #0
 8003bec:	202d      	movs	r0, #45	; 0x2d
 8003bee:	f7fc fd09 	bl	8000604 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM14 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn); 
 8003bf2:	202d      	movs	r0, #45	; 0x2d
 8003bf4:	f7fc fd4a 	bl	800068c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8003bf8:	2500      	movs	r5, #0
 8003bfa:	4b15      	ldr	r3, [pc, #84]	; (8003c50 <HAL_InitTick+0x6c>)
 8003bfc:	9502      	str	r5, [sp, #8]
 8003bfe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   
  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8003c00:	4c14      	ldr	r4, [pc, #80]	; (8003c54 <HAL_InitTick+0x70>)
  __HAL_RCC_TIM14_CLK_ENABLE();
 8003c02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c06:	641a      	str	r2, [r3, #64]	; 0x40
 8003c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c0e:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003c10:	a901      	add	r1, sp, #4
 8003c12:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM14_CLK_ENABLE();
 8003c14:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003c16:	f7fd f9ef 	bl	8000ff8 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003c1a:	f7fd f9cd 	bl	8000fb8 <HAL_RCC_GetPCLK1Freq>
  htim14.Instance = TIM14;
 8003c1e:	4b0e      	ldr	r3, [pc, #56]	; (8003c58 <HAL_InitTick+0x74>)
 8003c20:	6023      	str	r3, [r4, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000 / 1000) - 1;
 8003c22:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003c26:	60e3      	str	r3, [r4, #12]
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003c28:	0040      	lsls	r0, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003c2a:	4b0c      	ldr	r3, [pc, #48]	; (8003c5c <HAL_InitTick+0x78>)
 8003c2c:	fbb0 f0f3 	udiv	r0, r0, r3
 8003c30:	3801      	subs	r0, #1
  htim14.Init.Prescaler = uwPrescalerValue;
 8003c32:	6060      	str	r0, [r4, #4]
  htim14.Init.ClockDivision = 0;
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 8003c34:	4620      	mov	r0, r4
  htim14.Init.ClockDivision = 0;
 8003c36:	6125      	str	r5, [r4, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c38:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 8003c3a:	f7fd fb5b 	bl	80012f4 <HAL_TIM_Base_Init>
 8003c3e:	b920      	cbnz	r0, 8003c4a <HAL_InitTick+0x66>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim14);
 8003c40:	4620      	mov	r0, r4
 8003c42:	f7fd f9f9 	bl	8001038 <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 8003c46:	b009      	add	sp, #36	; 0x24
 8003c48:	bd30      	pop	{r4, r5, pc}
  return HAL_ERROR;
 8003c4a:	2001      	movs	r0, #1
 8003c4c:	e7fb      	b.n	8003c46 <HAL_InitTick+0x62>
 8003c4e:	bf00      	nop
 8003c50:	40023800 	.word	0x40023800
 8003c54:	200060f0 	.word	0x200060f0
 8003c58:	40002000 	.word	0x40002000
 8003c5c:	000f4240 	.word	0x000f4240

08003c60 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003c60:	4770      	bx	lr

08003c62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c62:	e7fe      	b.n	8003c62 <HardFault_Handler>

08003c64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003c64:	e7fe      	b.n	8003c64 <MemManage_Handler>

08003c66 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003c66:	e7fe      	b.n	8003c66 <BusFault_Handler>

08003c68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003c68:	e7fe      	b.n	8003c68 <UsageFault_Handler>

08003c6a <DebugMon_Handler>:
 8003c6a:	4770      	bx	lr

08003c6c <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003c6c:	4801      	ldr	r0, [pc, #4]	; (8003c74 <USART2_IRQHandler+0x8>)
 8003c6e:	f7fd be1b 	b.w	80018a8 <HAL_UART_IRQHandler>
 8003c72:	bf00      	nop
 8003c74:	200060b0 	.word	0x200060b0

08003c78 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003c78:	4801      	ldr	r0, [pc, #4]	; (8003c80 <USART3_IRQHandler+0x8>)
 8003c7a:	f7fd be15 	b.w	80018a8 <HAL_UART_IRQHandler>
 8003c7e:	bf00      	nop
 8003c80:	20005c7c 	.word	0x20005c7c

08003c84 <TIM8_TRG_COM_TIM14_IRQHandler>:
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8003c84:	4801      	ldr	r0, [pc, #4]	; (8003c8c <TIM8_TRG_COM_TIM14_IRQHandler+0x8>)
 8003c86:	f7fd ba2d 	b.w	80010e4 <HAL_TIM_IRQHandler>
 8003c8a:	bf00      	nop
 8003c8c:	200060f0 	.word	0x200060f0

08003c90 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003c90:	b570      	push	{r4, r5, r6, lr}
 8003c92:	460e      	mov	r6, r1
 8003c94:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c96:	460c      	mov	r4, r1
 8003c98:	1ba3      	subs	r3, r4, r6
 8003c9a:	429d      	cmp	r5, r3
 8003c9c:	dc01      	bgt.n	8003ca2 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8003c9e:	4628      	mov	r0, r5
 8003ca0:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8003ca2:	f3af 8000 	nop.w
 8003ca6:	f804 0b01 	strb.w	r0, [r4], #1
 8003caa:	e7f5      	b.n	8003c98 <_read+0x8>

08003cac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003cac:	b530      	push	{r4, r5, lr}

	//  > configMAX_SYSCALL_INTERRUPT_PRIORITY

	/*taskENTER_CRITICAL();
	{*/
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cae:	2300      	movs	r3, #0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003cb0:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	db01      	blt.n	8003cbc <_write+0x10>
	/*}
	taskEXIT_CRITICAL();*/

	/* USER CODE END Init */
	return len;
}
 8003cb8:	4610      	mov	r0, r2
 8003cba:	bd30      	pop	{r4, r5, pc}
 8003cbc:	f8d4 0e80 	ldr.w	r0, [r4, #3712]	; 0xe80
 8003cc0:	07c5      	lsls	r5, r0, #31
 8003cc2:	d507      	bpl.n	8003cd4 <_write+0x28>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8003cc4:	f8d4 0e00 	ldr.w	r0, [r4, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003cc8:	07c0      	lsls	r0, r0, #31
 8003cca:	d503      	bpl.n	8003cd4 <_write+0x28>
				ITM_SendChar(*ptr++);
 8003ccc:	5cc8      	ldrb	r0, [r1, r3]
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8003cce:	6825      	ldr	r5, [r4, #0]
 8003cd0:	b115      	cbz	r5, 8003cd8 <_write+0x2c>
    {
      __NOP();
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8003cd2:	7020      	strb	r0, [r4, #0]
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	e7ed      	b.n	8003cb4 <_write+0x8>
      __NOP();
 8003cd8:	bf00      	nop
 8003cda:	e7f8      	b.n	8003cce <_write+0x22>

08003cdc <_sbrk>:

caddr_t _sbrk(int incr)
{
 8003cdc:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003cde:	4b0a      	ldr	r3, [pc, #40]	; (8003d08 <_sbrk+0x2c>)
 8003ce0:	6819      	ldr	r1, [r3, #0]
{
 8003ce2:	4602      	mov	r2, r0
	if (heap_end == 0)
 8003ce4:	b909      	cbnz	r1, 8003cea <_sbrk+0xe>
		heap_end = &end;
 8003ce6:	4909      	ldr	r1, [pc, #36]	; (8003d0c <_sbrk+0x30>)
 8003ce8:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8003cea:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8003cec:	4669      	mov	r1, sp
 8003cee:	4402      	add	r2, r0
 8003cf0:	428a      	cmp	r2, r1
 8003cf2:	d906      	bls.n	8003d02 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8003cf4:	f000 f868 	bl	8003dc8 <__errno>
 8003cf8:	230c      	movs	r3, #12
 8003cfa:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8003cfc:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 8003d00:	bd08      	pop	{r3, pc}
	heap_end += incr;
 8003d02:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 8003d04:	e7fc      	b.n	8003d00 <_sbrk+0x24>
 8003d06:	bf00      	nop
 8003d08:	20005b58 	.word	0x20005b58
 8003d0c:	20006134 	.word	0x20006134

08003d10 <_close>:

int _close(int file)
{
	return -1;
}
 8003d10:	f04f 30ff 	mov.w	r0, #4294967295
 8003d14:	4770      	bx	lr

08003d16 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003d16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003d1a:	604b      	str	r3, [r1, #4]
	return 0;
}
 8003d1c:	2000      	movs	r0, #0
 8003d1e:	4770      	bx	lr

08003d20 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8003d20:	2001      	movs	r0, #1
 8003d22:	4770      	bx	lr

08003d24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003d24:	2000      	movs	r0, #0
 8003d26:	4770      	bx	lr

08003d28 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003d28:	490f      	ldr	r1, [pc, #60]	; (8003d68 <SystemInit+0x40>)
 8003d2a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003d2e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003d32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003d36:	4b0d      	ldr	r3, [pc, #52]	; (8003d6c <SystemInit+0x44>)
 8003d38:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003d3a:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8003d3c:	f042 0201 	orr.w	r2, r2, #1
 8003d40:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8003d42:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003d4a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003d4e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003d50:	4a07      	ldr	r2, [pc, #28]	; (8003d70 <SystemInit+0x48>)
 8003d52:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003d5a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003d5c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003d5e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003d62:	608b      	str	r3, [r1, #8]
#endif
}
 8003d64:	4770      	bx	lr
 8003d66:	bf00      	nop
 8003d68:	e000ed00 	.word	0xe000ed00
 8003d6c:	40023800 	.word	0x40023800
 8003d70:	24003010 	.word	0x24003010

08003d74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003d74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003dac <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003d78:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003d7a:	e003      	b.n	8003d84 <LoopCopyDataInit>

08003d7c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003d7c:	4b0c      	ldr	r3, [pc, #48]	; (8003db0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003d7e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003d80:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003d82:	3104      	adds	r1, #4

08003d84 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003d84:	480b      	ldr	r0, [pc, #44]	; (8003db4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003d86:	4b0c      	ldr	r3, [pc, #48]	; (8003db8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003d88:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003d8a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003d8c:	d3f6      	bcc.n	8003d7c <CopyDataInit>
  ldr  r2, =_sbss
 8003d8e:	4a0b      	ldr	r2, [pc, #44]	; (8003dbc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003d90:	e002      	b.n	8003d98 <LoopFillZerobss>

08003d92 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003d92:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003d94:	f842 3b04 	str.w	r3, [r2], #4

08003d98 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003d98:	4b09      	ldr	r3, [pc, #36]	; (8003dc0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003d9a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003d9c:	d3f9      	bcc.n	8003d92 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003d9e:	f7ff ffc3 	bl	8003d28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003da2:	f000 f817 	bl	8003dd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003da6:	f7ff fce3 	bl	8003770 <main>
  bx  lr    
 8003daa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003dac:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003db0:	08005170 	.word	0x08005170
  ldr  r0, =_sdata
 8003db4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003db8:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8003dbc:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8003dc0:	20006134 	.word	0x20006134

08003dc4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003dc4:	e7fe      	b.n	8003dc4 <ADC_IRQHandler>
	...

08003dc8 <__errno>:
 8003dc8:	4b01      	ldr	r3, [pc, #4]	; (8003dd0 <__errno+0x8>)
 8003dca:	6818      	ldr	r0, [r3, #0]
 8003dcc:	4770      	bx	lr
 8003dce:	bf00      	nop
 8003dd0:	20000010 	.word	0x20000010

08003dd4 <__libc_init_array>:
 8003dd4:	b570      	push	{r4, r5, r6, lr}
 8003dd6:	4e0d      	ldr	r6, [pc, #52]	; (8003e0c <__libc_init_array+0x38>)
 8003dd8:	4c0d      	ldr	r4, [pc, #52]	; (8003e10 <__libc_init_array+0x3c>)
 8003dda:	1ba4      	subs	r4, r4, r6
 8003ddc:	10a4      	asrs	r4, r4, #2
 8003dde:	2500      	movs	r5, #0
 8003de0:	42a5      	cmp	r5, r4
 8003de2:	d109      	bne.n	8003df8 <__libc_init_array+0x24>
 8003de4:	4e0b      	ldr	r6, [pc, #44]	; (8003e14 <__libc_init_array+0x40>)
 8003de6:	4c0c      	ldr	r4, [pc, #48]	; (8003e18 <__libc_init_array+0x44>)
 8003de8:	f000 ffbe 	bl	8004d68 <_init>
 8003dec:	1ba4      	subs	r4, r4, r6
 8003dee:	10a4      	asrs	r4, r4, #2
 8003df0:	2500      	movs	r5, #0
 8003df2:	42a5      	cmp	r5, r4
 8003df4:	d105      	bne.n	8003e02 <__libc_init_array+0x2e>
 8003df6:	bd70      	pop	{r4, r5, r6, pc}
 8003df8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003dfc:	4798      	blx	r3
 8003dfe:	3501      	adds	r5, #1
 8003e00:	e7ee      	b.n	8003de0 <__libc_init_array+0xc>
 8003e02:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003e06:	4798      	blx	r3
 8003e08:	3501      	adds	r5, #1
 8003e0a:	e7f2      	b.n	8003df2 <__libc_init_array+0x1e>
 8003e0c:	08005168 	.word	0x08005168
 8003e10:	08005168 	.word	0x08005168
 8003e14:	08005168 	.word	0x08005168
 8003e18:	0800516c 	.word	0x0800516c

08003e1c <memcpy>:
 8003e1c:	b510      	push	{r4, lr}
 8003e1e:	1e43      	subs	r3, r0, #1
 8003e20:	440a      	add	r2, r1
 8003e22:	4291      	cmp	r1, r2
 8003e24:	d100      	bne.n	8003e28 <memcpy+0xc>
 8003e26:	bd10      	pop	{r4, pc}
 8003e28:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003e2c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003e30:	e7f7      	b.n	8003e22 <memcpy+0x6>

08003e32 <memset>:
 8003e32:	4402      	add	r2, r0
 8003e34:	4603      	mov	r3, r0
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d100      	bne.n	8003e3c <memset+0xa>
 8003e3a:	4770      	bx	lr
 8003e3c:	f803 1b01 	strb.w	r1, [r3], #1
 8003e40:	e7f9      	b.n	8003e36 <memset+0x4>
	...

08003e44 <iprintf>:
 8003e44:	b40f      	push	{r0, r1, r2, r3}
 8003e46:	4b0a      	ldr	r3, [pc, #40]	; (8003e70 <iprintf+0x2c>)
 8003e48:	b513      	push	{r0, r1, r4, lr}
 8003e4a:	681c      	ldr	r4, [r3, #0]
 8003e4c:	b124      	cbz	r4, 8003e58 <iprintf+0x14>
 8003e4e:	69a3      	ldr	r3, [r4, #24]
 8003e50:	b913      	cbnz	r3, 8003e58 <iprintf+0x14>
 8003e52:	4620      	mov	r0, r4
 8003e54:	f000 fa36 	bl	80042c4 <__sinit>
 8003e58:	ab05      	add	r3, sp, #20
 8003e5a:	9a04      	ldr	r2, [sp, #16]
 8003e5c:	68a1      	ldr	r1, [r4, #8]
 8003e5e:	9301      	str	r3, [sp, #4]
 8003e60:	4620      	mov	r0, r4
 8003e62:	f000 fbef 	bl	8004644 <_vfiprintf_r>
 8003e66:	b002      	add	sp, #8
 8003e68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e6c:	b004      	add	sp, #16
 8003e6e:	4770      	bx	lr
 8003e70:	20000010 	.word	0x20000010

08003e74 <putchar>:
 8003e74:	b538      	push	{r3, r4, r5, lr}
 8003e76:	4b08      	ldr	r3, [pc, #32]	; (8003e98 <putchar+0x24>)
 8003e78:	681c      	ldr	r4, [r3, #0]
 8003e7a:	4605      	mov	r5, r0
 8003e7c:	b124      	cbz	r4, 8003e88 <putchar+0x14>
 8003e7e:	69a3      	ldr	r3, [r4, #24]
 8003e80:	b913      	cbnz	r3, 8003e88 <putchar+0x14>
 8003e82:	4620      	mov	r0, r4
 8003e84:	f000 fa1e 	bl	80042c4 <__sinit>
 8003e88:	68a2      	ldr	r2, [r4, #8]
 8003e8a:	4629      	mov	r1, r5
 8003e8c:	4620      	mov	r0, r4
 8003e8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e92:	f000 be75 	b.w	8004b80 <_putc_r>
 8003e96:	bf00      	nop
 8003e98:	20000010 	.word	0x20000010

08003e9c <_puts_r>:
 8003e9c:	b570      	push	{r4, r5, r6, lr}
 8003e9e:	460e      	mov	r6, r1
 8003ea0:	4605      	mov	r5, r0
 8003ea2:	b118      	cbz	r0, 8003eac <_puts_r+0x10>
 8003ea4:	6983      	ldr	r3, [r0, #24]
 8003ea6:	b90b      	cbnz	r3, 8003eac <_puts_r+0x10>
 8003ea8:	f000 fa0c 	bl	80042c4 <__sinit>
 8003eac:	69ab      	ldr	r3, [r5, #24]
 8003eae:	68ac      	ldr	r4, [r5, #8]
 8003eb0:	b913      	cbnz	r3, 8003eb8 <_puts_r+0x1c>
 8003eb2:	4628      	mov	r0, r5
 8003eb4:	f000 fa06 	bl	80042c4 <__sinit>
 8003eb8:	4b23      	ldr	r3, [pc, #140]	; (8003f48 <_puts_r+0xac>)
 8003eba:	429c      	cmp	r4, r3
 8003ebc:	d117      	bne.n	8003eee <_puts_r+0x52>
 8003ebe:	686c      	ldr	r4, [r5, #4]
 8003ec0:	89a3      	ldrh	r3, [r4, #12]
 8003ec2:	071b      	lsls	r3, r3, #28
 8003ec4:	d51d      	bpl.n	8003f02 <_puts_r+0x66>
 8003ec6:	6923      	ldr	r3, [r4, #16]
 8003ec8:	b1db      	cbz	r3, 8003f02 <_puts_r+0x66>
 8003eca:	3e01      	subs	r6, #1
 8003ecc:	68a3      	ldr	r3, [r4, #8]
 8003ece:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003ed2:	3b01      	subs	r3, #1
 8003ed4:	60a3      	str	r3, [r4, #8]
 8003ed6:	b9e9      	cbnz	r1, 8003f14 <_puts_r+0x78>
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	da2e      	bge.n	8003f3a <_puts_r+0x9e>
 8003edc:	4622      	mov	r2, r4
 8003ede:	210a      	movs	r1, #10
 8003ee0:	4628      	mov	r0, r5
 8003ee2:	f000 f83f 	bl	8003f64 <__swbuf_r>
 8003ee6:	3001      	adds	r0, #1
 8003ee8:	d011      	beq.n	8003f0e <_puts_r+0x72>
 8003eea:	200a      	movs	r0, #10
 8003eec:	e011      	b.n	8003f12 <_puts_r+0x76>
 8003eee:	4b17      	ldr	r3, [pc, #92]	; (8003f4c <_puts_r+0xb0>)
 8003ef0:	429c      	cmp	r4, r3
 8003ef2:	d101      	bne.n	8003ef8 <_puts_r+0x5c>
 8003ef4:	68ac      	ldr	r4, [r5, #8]
 8003ef6:	e7e3      	b.n	8003ec0 <_puts_r+0x24>
 8003ef8:	4b15      	ldr	r3, [pc, #84]	; (8003f50 <_puts_r+0xb4>)
 8003efa:	429c      	cmp	r4, r3
 8003efc:	bf08      	it	eq
 8003efe:	68ec      	ldreq	r4, [r5, #12]
 8003f00:	e7de      	b.n	8003ec0 <_puts_r+0x24>
 8003f02:	4621      	mov	r1, r4
 8003f04:	4628      	mov	r0, r5
 8003f06:	f000 f87f 	bl	8004008 <__swsetup_r>
 8003f0a:	2800      	cmp	r0, #0
 8003f0c:	d0dd      	beq.n	8003eca <_puts_r+0x2e>
 8003f0e:	f04f 30ff 	mov.w	r0, #4294967295
 8003f12:	bd70      	pop	{r4, r5, r6, pc}
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	da04      	bge.n	8003f22 <_puts_r+0x86>
 8003f18:	69a2      	ldr	r2, [r4, #24]
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	dc06      	bgt.n	8003f2c <_puts_r+0x90>
 8003f1e:	290a      	cmp	r1, #10
 8003f20:	d004      	beq.n	8003f2c <_puts_r+0x90>
 8003f22:	6823      	ldr	r3, [r4, #0]
 8003f24:	1c5a      	adds	r2, r3, #1
 8003f26:	6022      	str	r2, [r4, #0]
 8003f28:	7019      	strb	r1, [r3, #0]
 8003f2a:	e7cf      	b.n	8003ecc <_puts_r+0x30>
 8003f2c:	4622      	mov	r2, r4
 8003f2e:	4628      	mov	r0, r5
 8003f30:	f000 f818 	bl	8003f64 <__swbuf_r>
 8003f34:	3001      	adds	r0, #1
 8003f36:	d1c9      	bne.n	8003ecc <_puts_r+0x30>
 8003f38:	e7e9      	b.n	8003f0e <_puts_r+0x72>
 8003f3a:	6823      	ldr	r3, [r4, #0]
 8003f3c:	200a      	movs	r0, #10
 8003f3e:	1c5a      	adds	r2, r3, #1
 8003f40:	6022      	str	r2, [r4, #0]
 8003f42:	7018      	strb	r0, [r3, #0]
 8003f44:	e7e5      	b.n	8003f12 <_puts_r+0x76>
 8003f46:	bf00      	nop
 8003f48:	080050ec 	.word	0x080050ec
 8003f4c:	0800510c 	.word	0x0800510c
 8003f50:	080050cc 	.word	0x080050cc

08003f54 <puts>:
 8003f54:	4b02      	ldr	r3, [pc, #8]	; (8003f60 <puts+0xc>)
 8003f56:	4601      	mov	r1, r0
 8003f58:	6818      	ldr	r0, [r3, #0]
 8003f5a:	f7ff bf9f 	b.w	8003e9c <_puts_r>
 8003f5e:	bf00      	nop
 8003f60:	20000010 	.word	0x20000010

08003f64 <__swbuf_r>:
 8003f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f66:	460e      	mov	r6, r1
 8003f68:	4614      	mov	r4, r2
 8003f6a:	4605      	mov	r5, r0
 8003f6c:	b118      	cbz	r0, 8003f76 <__swbuf_r+0x12>
 8003f6e:	6983      	ldr	r3, [r0, #24]
 8003f70:	b90b      	cbnz	r3, 8003f76 <__swbuf_r+0x12>
 8003f72:	f000 f9a7 	bl	80042c4 <__sinit>
 8003f76:	4b21      	ldr	r3, [pc, #132]	; (8003ffc <__swbuf_r+0x98>)
 8003f78:	429c      	cmp	r4, r3
 8003f7a:	d12a      	bne.n	8003fd2 <__swbuf_r+0x6e>
 8003f7c:	686c      	ldr	r4, [r5, #4]
 8003f7e:	69a3      	ldr	r3, [r4, #24]
 8003f80:	60a3      	str	r3, [r4, #8]
 8003f82:	89a3      	ldrh	r3, [r4, #12]
 8003f84:	071a      	lsls	r2, r3, #28
 8003f86:	d52e      	bpl.n	8003fe6 <__swbuf_r+0x82>
 8003f88:	6923      	ldr	r3, [r4, #16]
 8003f8a:	b363      	cbz	r3, 8003fe6 <__swbuf_r+0x82>
 8003f8c:	6923      	ldr	r3, [r4, #16]
 8003f8e:	6820      	ldr	r0, [r4, #0]
 8003f90:	1ac0      	subs	r0, r0, r3
 8003f92:	6963      	ldr	r3, [r4, #20]
 8003f94:	b2f6      	uxtb	r6, r6
 8003f96:	4283      	cmp	r3, r0
 8003f98:	4637      	mov	r7, r6
 8003f9a:	dc04      	bgt.n	8003fa6 <__swbuf_r+0x42>
 8003f9c:	4621      	mov	r1, r4
 8003f9e:	4628      	mov	r0, r5
 8003fa0:	f000 f926 	bl	80041f0 <_fflush_r>
 8003fa4:	bb28      	cbnz	r0, 8003ff2 <__swbuf_r+0x8e>
 8003fa6:	68a3      	ldr	r3, [r4, #8]
 8003fa8:	3b01      	subs	r3, #1
 8003faa:	60a3      	str	r3, [r4, #8]
 8003fac:	6823      	ldr	r3, [r4, #0]
 8003fae:	1c5a      	adds	r2, r3, #1
 8003fb0:	6022      	str	r2, [r4, #0]
 8003fb2:	701e      	strb	r6, [r3, #0]
 8003fb4:	6963      	ldr	r3, [r4, #20]
 8003fb6:	3001      	adds	r0, #1
 8003fb8:	4283      	cmp	r3, r0
 8003fba:	d004      	beq.n	8003fc6 <__swbuf_r+0x62>
 8003fbc:	89a3      	ldrh	r3, [r4, #12]
 8003fbe:	07db      	lsls	r3, r3, #31
 8003fc0:	d519      	bpl.n	8003ff6 <__swbuf_r+0x92>
 8003fc2:	2e0a      	cmp	r6, #10
 8003fc4:	d117      	bne.n	8003ff6 <__swbuf_r+0x92>
 8003fc6:	4621      	mov	r1, r4
 8003fc8:	4628      	mov	r0, r5
 8003fca:	f000 f911 	bl	80041f0 <_fflush_r>
 8003fce:	b190      	cbz	r0, 8003ff6 <__swbuf_r+0x92>
 8003fd0:	e00f      	b.n	8003ff2 <__swbuf_r+0x8e>
 8003fd2:	4b0b      	ldr	r3, [pc, #44]	; (8004000 <__swbuf_r+0x9c>)
 8003fd4:	429c      	cmp	r4, r3
 8003fd6:	d101      	bne.n	8003fdc <__swbuf_r+0x78>
 8003fd8:	68ac      	ldr	r4, [r5, #8]
 8003fda:	e7d0      	b.n	8003f7e <__swbuf_r+0x1a>
 8003fdc:	4b09      	ldr	r3, [pc, #36]	; (8004004 <__swbuf_r+0xa0>)
 8003fde:	429c      	cmp	r4, r3
 8003fe0:	bf08      	it	eq
 8003fe2:	68ec      	ldreq	r4, [r5, #12]
 8003fe4:	e7cb      	b.n	8003f7e <__swbuf_r+0x1a>
 8003fe6:	4621      	mov	r1, r4
 8003fe8:	4628      	mov	r0, r5
 8003fea:	f000 f80d 	bl	8004008 <__swsetup_r>
 8003fee:	2800      	cmp	r0, #0
 8003ff0:	d0cc      	beq.n	8003f8c <__swbuf_r+0x28>
 8003ff2:	f04f 37ff 	mov.w	r7, #4294967295
 8003ff6:	4638      	mov	r0, r7
 8003ff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	080050ec 	.word	0x080050ec
 8004000:	0800510c 	.word	0x0800510c
 8004004:	080050cc 	.word	0x080050cc

08004008 <__swsetup_r>:
 8004008:	4b32      	ldr	r3, [pc, #200]	; (80040d4 <__swsetup_r+0xcc>)
 800400a:	b570      	push	{r4, r5, r6, lr}
 800400c:	681d      	ldr	r5, [r3, #0]
 800400e:	4606      	mov	r6, r0
 8004010:	460c      	mov	r4, r1
 8004012:	b125      	cbz	r5, 800401e <__swsetup_r+0x16>
 8004014:	69ab      	ldr	r3, [r5, #24]
 8004016:	b913      	cbnz	r3, 800401e <__swsetup_r+0x16>
 8004018:	4628      	mov	r0, r5
 800401a:	f000 f953 	bl	80042c4 <__sinit>
 800401e:	4b2e      	ldr	r3, [pc, #184]	; (80040d8 <__swsetup_r+0xd0>)
 8004020:	429c      	cmp	r4, r3
 8004022:	d10f      	bne.n	8004044 <__swsetup_r+0x3c>
 8004024:	686c      	ldr	r4, [r5, #4]
 8004026:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800402a:	b29a      	uxth	r2, r3
 800402c:	0715      	lsls	r5, r2, #28
 800402e:	d42c      	bmi.n	800408a <__swsetup_r+0x82>
 8004030:	06d0      	lsls	r0, r2, #27
 8004032:	d411      	bmi.n	8004058 <__swsetup_r+0x50>
 8004034:	2209      	movs	r2, #9
 8004036:	6032      	str	r2, [r6, #0]
 8004038:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800403c:	81a3      	strh	r3, [r4, #12]
 800403e:	f04f 30ff 	mov.w	r0, #4294967295
 8004042:	e03e      	b.n	80040c2 <__swsetup_r+0xba>
 8004044:	4b25      	ldr	r3, [pc, #148]	; (80040dc <__swsetup_r+0xd4>)
 8004046:	429c      	cmp	r4, r3
 8004048:	d101      	bne.n	800404e <__swsetup_r+0x46>
 800404a:	68ac      	ldr	r4, [r5, #8]
 800404c:	e7eb      	b.n	8004026 <__swsetup_r+0x1e>
 800404e:	4b24      	ldr	r3, [pc, #144]	; (80040e0 <__swsetup_r+0xd8>)
 8004050:	429c      	cmp	r4, r3
 8004052:	bf08      	it	eq
 8004054:	68ec      	ldreq	r4, [r5, #12]
 8004056:	e7e6      	b.n	8004026 <__swsetup_r+0x1e>
 8004058:	0751      	lsls	r1, r2, #29
 800405a:	d512      	bpl.n	8004082 <__swsetup_r+0x7a>
 800405c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800405e:	b141      	cbz	r1, 8004072 <__swsetup_r+0x6a>
 8004060:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004064:	4299      	cmp	r1, r3
 8004066:	d002      	beq.n	800406e <__swsetup_r+0x66>
 8004068:	4630      	mov	r0, r6
 800406a:	f000 fa19 	bl	80044a0 <_free_r>
 800406e:	2300      	movs	r3, #0
 8004070:	6363      	str	r3, [r4, #52]	; 0x34
 8004072:	89a3      	ldrh	r3, [r4, #12]
 8004074:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004078:	81a3      	strh	r3, [r4, #12]
 800407a:	2300      	movs	r3, #0
 800407c:	6063      	str	r3, [r4, #4]
 800407e:	6923      	ldr	r3, [r4, #16]
 8004080:	6023      	str	r3, [r4, #0]
 8004082:	89a3      	ldrh	r3, [r4, #12]
 8004084:	f043 0308 	orr.w	r3, r3, #8
 8004088:	81a3      	strh	r3, [r4, #12]
 800408a:	6923      	ldr	r3, [r4, #16]
 800408c:	b94b      	cbnz	r3, 80040a2 <__swsetup_r+0x9a>
 800408e:	89a3      	ldrh	r3, [r4, #12]
 8004090:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004094:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004098:	d003      	beq.n	80040a2 <__swsetup_r+0x9a>
 800409a:	4621      	mov	r1, r4
 800409c:	4630      	mov	r0, r6
 800409e:	f000 f9bf 	bl	8004420 <__smakebuf_r>
 80040a2:	89a2      	ldrh	r2, [r4, #12]
 80040a4:	f012 0301 	ands.w	r3, r2, #1
 80040a8:	d00c      	beq.n	80040c4 <__swsetup_r+0xbc>
 80040aa:	2300      	movs	r3, #0
 80040ac:	60a3      	str	r3, [r4, #8]
 80040ae:	6963      	ldr	r3, [r4, #20]
 80040b0:	425b      	negs	r3, r3
 80040b2:	61a3      	str	r3, [r4, #24]
 80040b4:	6923      	ldr	r3, [r4, #16]
 80040b6:	b953      	cbnz	r3, 80040ce <__swsetup_r+0xc6>
 80040b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040bc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80040c0:	d1ba      	bne.n	8004038 <__swsetup_r+0x30>
 80040c2:	bd70      	pop	{r4, r5, r6, pc}
 80040c4:	0792      	lsls	r2, r2, #30
 80040c6:	bf58      	it	pl
 80040c8:	6963      	ldrpl	r3, [r4, #20]
 80040ca:	60a3      	str	r3, [r4, #8]
 80040cc:	e7f2      	b.n	80040b4 <__swsetup_r+0xac>
 80040ce:	2000      	movs	r0, #0
 80040d0:	e7f7      	b.n	80040c2 <__swsetup_r+0xba>
 80040d2:	bf00      	nop
 80040d4:	20000010 	.word	0x20000010
 80040d8:	080050ec 	.word	0x080050ec
 80040dc:	0800510c 	.word	0x0800510c
 80040e0:	080050cc 	.word	0x080050cc

080040e4 <__sflush_r>:
 80040e4:	898a      	ldrh	r2, [r1, #12]
 80040e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040ea:	4605      	mov	r5, r0
 80040ec:	0710      	lsls	r0, r2, #28
 80040ee:	460c      	mov	r4, r1
 80040f0:	d458      	bmi.n	80041a4 <__sflush_r+0xc0>
 80040f2:	684b      	ldr	r3, [r1, #4]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	dc05      	bgt.n	8004104 <__sflush_r+0x20>
 80040f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	dc02      	bgt.n	8004104 <__sflush_r+0x20>
 80040fe:	2000      	movs	r0, #0
 8004100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004104:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004106:	2e00      	cmp	r6, #0
 8004108:	d0f9      	beq.n	80040fe <__sflush_r+0x1a>
 800410a:	2300      	movs	r3, #0
 800410c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004110:	682f      	ldr	r7, [r5, #0]
 8004112:	6a21      	ldr	r1, [r4, #32]
 8004114:	602b      	str	r3, [r5, #0]
 8004116:	d032      	beq.n	800417e <__sflush_r+0x9a>
 8004118:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800411a:	89a3      	ldrh	r3, [r4, #12]
 800411c:	075a      	lsls	r2, r3, #29
 800411e:	d505      	bpl.n	800412c <__sflush_r+0x48>
 8004120:	6863      	ldr	r3, [r4, #4]
 8004122:	1ac0      	subs	r0, r0, r3
 8004124:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004126:	b10b      	cbz	r3, 800412c <__sflush_r+0x48>
 8004128:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800412a:	1ac0      	subs	r0, r0, r3
 800412c:	2300      	movs	r3, #0
 800412e:	4602      	mov	r2, r0
 8004130:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004132:	6a21      	ldr	r1, [r4, #32]
 8004134:	4628      	mov	r0, r5
 8004136:	47b0      	blx	r6
 8004138:	1c43      	adds	r3, r0, #1
 800413a:	89a3      	ldrh	r3, [r4, #12]
 800413c:	d106      	bne.n	800414c <__sflush_r+0x68>
 800413e:	6829      	ldr	r1, [r5, #0]
 8004140:	291d      	cmp	r1, #29
 8004142:	d848      	bhi.n	80041d6 <__sflush_r+0xf2>
 8004144:	4a29      	ldr	r2, [pc, #164]	; (80041ec <__sflush_r+0x108>)
 8004146:	40ca      	lsrs	r2, r1
 8004148:	07d6      	lsls	r6, r2, #31
 800414a:	d544      	bpl.n	80041d6 <__sflush_r+0xf2>
 800414c:	2200      	movs	r2, #0
 800414e:	6062      	str	r2, [r4, #4]
 8004150:	04d9      	lsls	r1, r3, #19
 8004152:	6922      	ldr	r2, [r4, #16]
 8004154:	6022      	str	r2, [r4, #0]
 8004156:	d504      	bpl.n	8004162 <__sflush_r+0x7e>
 8004158:	1c42      	adds	r2, r0, #1
 800415a:	d101      	bne.n	8004160 <__sflush_r+0x7c>
 800415c:	682b      	ldr	r3, [r5, #0]
 800415e:	b903      	cbnz	r3, 8004162 <__sflush_r+0x7e>
 8004160:	6560      	str	r0, [r4, #84]	; 0x54
 8004162:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004164:	602f      	str	r7, [r5, #0]
 8004166:	2900      	cmp	r1, #0
 8004168:	d0c9      	beq.n	80040fe <__sflush_r+0x1a>
 800416a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800416e:	4299      	cmp	r1, r3
 8004170:	d002      	beq.n	8004178 <__sflush_r+0x94>
 8004172:	4628      	mov	r0, r5
 8004174:	f000 f994 	bl	80044a0 <_free_r>
 8004178:	2000      	movs	r0, #0
 800417a:	6360      	str	r0, [r4, #52]	; 0x34
 800417c:	e7c0      	b.n	8004100 <__sflush_r+0x1c>
 800417e:	2301      	movs	r3, #1
 8004180:	4628      	mov	r0, r5
 8004182:	47b0      	blx	r6
 8004184:	1c41      	adds	r1, r0, #1
 8004186:	d1c8      	bne.n	800411a <__sflush_r+0x36>
 8004188:	682b      	ldr	r3, [r5, #0]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d0c5      	beq.n	800411a <__sflush_r+0x36>
 800418e:	2b1d      	cmp	r3, #29
 8004190:	d001      	beq.n	8004196 <__sflush_r+0xb2>
 8004192:	2b16      	cmp	r3, #22
 8004194:	d101      	bne.n	800419a <__sflush_r+0xb6>
 8004196:	602f      	str	r7, [r5, #0]
 8004198:	e7b1      	b.n	80040fe <__sflush_r+0x1a>
 800419a:	89a3      	ldrh	r3, [r4, #12]
 800419c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041a0:	81a3      	strh	r3, [r4, #12]
 80041a2:	e7ad      	b.n	8004100 <__sflush_r+0x1c>
 80041a4:	690f      	ldr	r7, [r1, #16]
 80041a6:	2f00      	cmp	r7, #0
 80041a8:	d0a9      	beq.n	80040fe <__sflush_r+0x1a>
 80041aa:	0793      	lsls	r3, r2, #30
 80041ac:	680e      	ldr	r6, [r1, #0]
 80041ae:	bf08      	it	eq
 80041b0:	694b      	ldreq	r3, [r1, #20]
 80041b2:	600f      	str	r7, [r1, #0]
 80041b4:	bf18      	it	ne
 80041b6:	2300      	movne	r3, #0
 80041b8:	eba6 0807 	sub.w	r8, r6, r7
 80041bc:	608b      	str	r3, [r1, #8]
 80041be:	f1b8 0f00 	cmp.w	r8, #0
 80041c2:	dd9c      	ble.n	80040fe <__sflush_r+0x1a>
 80041c4:	4643      	mov	r3, r8
 80041c6:	463a      	mov	r2, r7
 80041c8:	6a21      	ldr	r1, [r4, #32]
 80041ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80041cc:	4628      	mov	r0, r5
 80041ce:	47b0      	blx	r6
 80041d0:	2800      	cmp	r0, #0
 80041d2:	dc06      	bgt.n	80041e2 <__sflush_r+0xfe>
 80041d4:	89a3      	ldrh	r3, [r4, #12]
 80041d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041da:	81a3      	strh	r3, [r4, #12]
 80041dc:	f04f 30ff 	mov.w	r0, #4294967295
 80041e0:	e78e      	b.n	8004100 <__sflush_r+0x1c>
 80041e2:	4407      	add	r7, r0
 80041e4:	eba8 0800 	sub.w	r8, r8, r0
 80041e8:	e7e9      	b.n	80041be <__sflush_r+0xda>
 80041ea:	bf00      	nop
 80041ec:	20400001 	.word	0x20400001

080041f0 <_fflush_r>:
 80041f0:	b538      	push	{r3, r4, r5, lr}
 80041f2:	690b      	ldr	r3, [r1, #16]
 80041f4:	4605      	mov	r5, r0
 80041f6:	460c      	mov	r4, r1
 80041f8:	b1db      	cbz	r3, 8004232 <_fflush_r+0x42>
 80041fa:	b118      	cbz	r0, 8004204 <_fflush_r+0x14>
 80041fc:	6983      	ldr	r3, [r0, #24]
 80041fe:	b90b      	cbnz	r3, 8004204 <_fflush_r+0x14>
 8004200:	f000 f860 	bl	80042c4 <__sinit>
 8004204:	4b0c      	ldr	r3, [pc, #48]	; (8004238 <_fflush_r+0x48>)
 8004206:	429c      	cmp	r4, r3
 8004208:	d109      	bne.n	800421e <_fflush_r+0x2e>
 800420a:	686c      	ldr	r4, [r5, #4]
 800420c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004210:	b17b      	cbz	r3, 8004232 <_fflush_r+0x42>
 8004212:	4621      	mov	r1, r4
 8004214:	4628      	mov	r0, r5
 8004216:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800421a:	f7ff bf63 	b.w	80040e4 <__sflush_r>
 800421e:	4b07      	ldr	r3, [pc, #28]	; (800423c <_fflush_r+0x4c>)
 8004220:	429c      	cmp	r4, r3
 8004222:	d101      	bne.n	8004228 <_fflush_r+0x38>
 8004224:	68ac      	ldr	r4, [r5, #8]
 8004226:	e7f1      	b.n	800420c <_fflush_r+0x1c>
 8004228:	4b05      	ldr	r3, [pc, #20]	; (8004240 <_fflush_r+0x50>)
 800422a:	429c      	cmp	r4, r3
 800422c:	bf08      	it	eq
 800422e:	68ec      	ldreq	r4, [r5, #12]
 8004230:	e7ec      	b.n	800420c <_fflush_r+0x1c>
 8004232:	2000      	movs	r0, #0
 8004234:	bd38      	pop	{r3, r4, r5, pc}
 8004236:	bf00      	nop
 8004238:	080050ec 	.word	0x080050ec
 800423c:	0800510c 	.word	0x0800510c
 8004240:	080050cc 	.word	0x080050cc

08004244 <std>:
 8004244:	2300      	movs	r3, #0
 8004246:	b510      	push	{r4, lr}
 8004248:	4604      	mov	r4, r0
 800424a:	e9c0 3300 	strd	r3, r3, [r0]
 800424e:	6083      	str	r3, [r0, #8]
 8004250:	8181      	strh	r1, [r0, #12]
 8004252:	6643      	str	r3, [r0, #100]	; 0x64
 8004254:	81c2      	strh	r2, [r0, #14]
 8004256:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800425a:	6183      	str	r3, [r0, #24]
 800425c:	4619      	mov	r1, r3
 800425e:	2208      	movs	r2, #8
 8004260:	305c      	adds	r0, #92	; 0x5c
 8004262:	f7ff fde6 	bl	8003e32 <memset>
 8004266:	4b05      	ldr	r3, [pc, #20]	; (800427c <std+0x38>)
 8004268:	6263      	str	r3, [r4, #36]	; 0x24
 800426a:	4b05      	ldr	r3, [pc, #20]	; (8004280 <std+0x3c>)
 800426c:	62a3      	str	r3, [r4, #40]	; 0x28
 800426e:	4b05      	ldr	r3, [pc, #20]	; (8004284 <std+0x40>)
 8004270:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004272:	4b05      	ldr	r3, [pc, #20]	; (8004288 <std+0x44>)
 8004274:	6224      	str	r4, [r4, #32]
 8004276:	6323      	str	r3, [r4, #48]	; 0x30
 8004278:	bd10      	pop	{r4, pc}
 800427a:	bf00      	nop
 800427c:	08004c0d 	.word	0x08004c0d
 8004280:	08004c2f 	.word	0x08004c2f
 8004284:	08004c67 	.word	0x08004c67
 8004288:	08004c8b 	.word	0x08004c8b

0800428c <_cleanup_r>:
 800428c:	4901      	ldr	r1, [pc, #4]	; (8004294 <_cleanup_r+0x8>)
 800428e:	f000 b885 	b.w	800439c <_fwalk_reent>
 8004292:	bf00      	nop
 8004294:	080041f1 	.word	0x080041f1

08004298 <__sfmoreglue>:
 8004298:	b570      	push	{r4, r5, r6, lr}
 800429a:	1e4a      	subs	r2, r1, #1
 800429c:	2568      	movs	r5, #104	; 0x68
 800429e:	4355      	muls	r5, r2
 80042a0:	460e      	mov	r6, r1
 80042a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80042a6:	f000 f949 	bl	800453c <_malloc_r>
 80042aa:	4604      	mov	r4, r0
 80042ac:	b140      	cbz	r0, 80042c0 <__sfmoreglue+0x28>
 80042ae:	2100      	movs	r1, #0
 80042b0:	e9c0 1600 	strd	r1, r6, [r0]
 80042b4:	300c      	adds	r0, #12
 80042b6:	60a0      	str	r0, [r4, #8]
 80042b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80042bc:	f7ff fdb9 	bl	8003e32 <memset>
 80042c0:	4620      	mov	r0, r4
 80042c2:	bd70      	pop	{r4, r5, r6, pc}

080042c4 <__sinit>:
 80042c4:	6983      	ldr	r3, [r0, #24]
 80042c6:	b510      	push	{r4, lr}
 80042c8:	4604      	mov	r4, r0
 80042ca:	bb33      	cbnz	r3, 800431a <__sinit+0x56>
 80042cc:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80042d0:	6503      	str	r3, [r0, #80]	; 0x50
 80042d2:	4b12      	ldr	r3, [pc, #72]	; (800431c <__sinit+0x58>)
 80042d4:	4a12      	ldr	r2, [pc, #72]	; (8004320 <__sinit+0x5c>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	6282      	str	r2, [r0, #40]	; 0x28
 80042da:	4298      	cmp	r0, r3
 80042dc:	bf04      	itt	eq
 80042de:	2301      	moveq	r3, #1
 80042e0:	6183      	streq	r3, [r0, #24]
 80042e2:	f000 f81f 	bl	8004324 <__sfp>
 80042e6:	6060      	str	r0, [r4, #4]
 80042e8:	4620      	mov	r0, r4
 80042ea:	f000 f81b 	bl	8004324 <__sfp>
 80042ee:	60a0      	str	r0, [r4, #8]
 80042f0:	4620      	mov	r0, r4
 80042f2:	f000 f817 	bl	8004324 <__sfp>
 80042f6:	2200      	movs	r2, #0
 80042f8:	60e0      	str	r0, [r4, #12]
 80042fa:	2104      	movs	r1, #4
 80042fc:	6860      	ldr	r0, [r4, #4]
 80042fe:	f7ff ffa1 	bl	8004244 <std>
 8004302:	2201      	movs	r2, #1
 8004304:	2109      	movs	r1, #9
 8004306:	68a0      	ldr	r0, [r4, #8]
 8004308:	f7ff ff9c 	bl	8004244 <std>
 800430c:	2202      	movs	r2, #2
 800430e:	2112      	movs	r1, #18
 8004310:	68e0      	ldr	r0, [r4, #12]
 8004312:	f7ff ff97 	bl	8004244 <std>
 8004316:	2301      	movs	r3, #1
 8004318:	61a3      	str	r3, [r4, #24]
 800431a:	bd10      	pop	{r4, pc}
 800431c:	080050c8 	.word	0x080050c8
 8004320:	0800428d 	.word	0x0800428d

08004324 <__sfp>:
 8004324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004326:	4b1b      	ldr	r3, [pc, #108]	; (8004394 <__sfp+0x70>)
 8004328:	681e      	ldr	r6, [r3, #0]
 800432a:	69b3      	ldr	r3, [r6, #24]
 800432c:	4607      	mov	r7, r0
 800432e:	b913      	cbnz	r3, 8004336 <__sfp+0x12>
 8004330:	4630      	mov	r0, r6
 8004332:	f7ff ffc7 	bl	80042c4 <__sinit>
 8004336:	3648      	adds	r6, #72	; 0x48
 8004338:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800433c:	3b01      	subs	r3, #1
 800433e:	d503      	bpl.n	8004348 <__sfp+0x24>
 8004340:	6833      	ldr	r3, [r6, #0]
 8004342:	b133      	cbz	r3, 8004352 <__sfp+0x2e>
 8004344:	6836      	ldr	r6, [r6, #0]
 8004346:	e7f7      	b.n	8004338 <__sfp+0x14>
 8004348:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800434c:	b16d      	cbz	r5, 800436a <__sfp+0x46>
 800434e:	3468      	adds	r4, #104	; 0x68
 8004350:	e7f4      	b.n	800433c <__sfp+0x18>
 8004352:	2104      	movs	r1, #4
 8004354:	4638      	mov	r0, r7
 8004356:	f7ff ff9f 	bl	8004298 <__sfmoreglue>
 800435a:	6030      	str	r0, [r6, #0]
 800435c:	2800      	cmp	r0, #0
 800435e:	d1f1      	bne.n	8004344 <__sfp+0x20>
 8004360:	230c      	movs	r3, #12
 8004362:	603b      	str	r3, [r7, #0]
 8004364:	4604      	mov	r4, r0
 8004366:	4620      	mov	r0, r4
 8004368:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800436a:	4b0b      	ldr	r3, [pc, #44]	; (8004398 <__sfp+0x74>)
 800436c:	6665      	str	r5, [r4, #100]	; 0x64
 800436e:	e9c4 5500 	strd	r5, r5, [r4]
 8004372:	60a5      	str	r5, [r4, #8]
 8004374:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8004378:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800437c:	2208      	movs	r2, #8
 800437e:	4629      	mov	r1, r5
 8004380:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004384:	f7ff fd55 	bl	8003e32 <memset>
 8004388:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800438c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004390:	e7e9      	b.n	8004366 <__sfp+0x42>
 8004392:	bf00      	nop
 8004394:	080050c8 	.word	0x080050c8
 8004398:	ffff0001 	.word	0xffff0001

0800439c <_fwalk_reent>:
 800439c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043a0:	4680      	mov	r8, r0
 80043a2:	4689      	mov	r9, r1
 80043a4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80043a8:	2600      	movs	r6, #0
 80043aa:	b914      	cbnz	r4, 80043b2 <_fwalk_reent+0x16>
 80043ac:	4630      	mov	r0, r6
 80043ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80043b2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80043b6:	3f01      	subs	r7, #1
 80043b8:	d501      	bpl.n	80043be <_fwalk_reent+0x22>
 80043ba:	6824      	ldr	r4, [r4, #0]
 80043bc:	e7f5      	b.n	80043aa <_fwalk_reent+0xe>
 80043be:	89ab      	ldrh	r3, [r5, #12]
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d907      	bls.n	80043d4 <_fwalk_reent+0x38>
 80043c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80043c8:	3301      	adds	r3, #1
 80043ca:	d003      	beq.n	80043d4 <_fwalk_reent+0x38>
 80043cc:	4629      	mov	r1, r5
 80043ce:	4640      	mov	r0, r8
 80043d0:	47c8      	blx	r9
 80043d2:	4306      	orrs	r6, r0
 80043d4:	3568      	adds	r5, #104	; 0x68
 80043d6:	e7ee      	b.n	80043b6 <_fwalk_reent+0x1a>

080043d8 <__swhatbuf_r>:
 80043d8:	b570      	push	{r4, r5, r6, lr}
 80043da:	460e      	mov	r6, r1
 80043dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043e0:	2900      	cmp	r1, #0
 80043e2:	b096      	sub	sp, #88	; 0x58
 80043e4:	4614      	mov	r4, r2
 80043e6:	461d      	mov	r5, r3
 80043e8:	da07      	bge.n	80043fa <__swhatbuf_r+0x22>
 80043ea:	2300      	movs	r3, #0
 80043ec:	602b      	str	r3, [r5, #0]
 80043ee:	89b3      	ldrh	r3, [r6, #12]
 80043f0:	061a      	lsls	r2, r3, #24
 80043f2:	d410      	bmi.n	8004416 <__swhatbuf_r+0x3e>
 80043f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80043f8:	e00e      	b.n	8004418 <__swhatbuf_r+0x40>
 80043fa:	466a      	mov	r2, sp
 80043fc:	f000 fc6c 	bl	8004cd8 <_fstat_r>
 8004400:	2800      	cmp	r0, #0
 8004402:	dbf2      	blt.n	80043ea <__swhatbuf_r+0x12>
 8004404:	9a01      	ldr	r2, [sp, #4]
 8004406:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800440a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800440e:	425a      	negs	r2, r3
 8004410:	415a      	adcs	r2, r3
 8004412:	602a      	str	r2, [r5, #0]
 8004414:	e7ee      	b.n	80043f4 <__swhatbuf_r+0x1c>
 8004416:	2340      	movs	r3, #64	; 0x40
 8004418:	2000      	movs	r0, #0
 800441a:	6023      	str	r3, [r4, #0]
 800441c:	b016      	add	sp, #88	; 0x58
 800441e:	bd70      	pop	{r4, r5, r6, pc}

08004420 <__smakebuf_r>:
 8004420:	898b      	ldrh	r3, [r1, #12]
 8004422:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004424:	079d      	lsls	r5, r3, #30
 8004426:	4606      	mov	r6, r0
 8004428:	460c      	mov	r4, r1
 800442a:	d507      	bpl.n	800443c <__smakebuf_r+0x1c>
 800442c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004430:	6023      	str	r3, [r4, #0]
 8004432:	6123      	str	r3, [r4, #16]
 8004434:	2301      	movs	r3, #1
 8004436:	6163      	str	r3, [r4, #20]
 8004438:	b002      	add	sp, #8
 800443a:	bd70      	pop	{r4, r5, r6, pc}
 800443c:	ab01      	add	r3, sp, #4
 800443e:	466a      	mov	r2, sp
 8004440:	f7ff ffca 	bl	80043d8 <__swhatbuf_r>
 8004444:	9900      	ldr	r1, [sp, #0]
 8004446:	4605      	mov	r5, r0
 8004448:	4630      	mov	r0, r6
 800444a:	f000 f877 	bl	800453c <_malloc_r>
 800444e:	b948      	cbnz	r0, 8004464 <__smakebuf_r+0x44>
 8004450:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004454:	059a      	lsls	r2, r3, #22
 8004456:	d4ef      	bmi.n	8004438 <__smakebuf_r+0x18>
 8004458:	f023 0303 	bic.w	r3, r3, #3
 800445c:	f043 0302 	orr.w	r3, r3, #2
 8004460:	81a3      	strh	r3, [r4, #12]
 8004462:	e7e3      	b.n	800442c <__smakebuf_r+0xc>
 8004464:	4b0d      	ldr	r3, [pc, #52]	; (800449c <__smakebuf_r+0x7c>)
 8004466:	62b3      	str	r3, [r6, #40]	; 0x28
 8004468:	89a3      	ldrh	r3, [r4, #12]
 800446a:	6020      	str	r0, [r4, #0]
 800446c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004470:	81a3      	strh	r3, [r4, #12]
 8004472:	9b00      	ldr	r3, [sp, #0]
 8004474:	6163      	str	r3, [r4, #20]
 8004476:	9b01      	ldr	r3, [sp, #4]
 8004478:	6120      	str	r0, [r4, #16]
 800447a:	b15b      	cbz	r3, 8004494 <__smakebuf_r+0x74>
 800447c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004480:	4630      	mov	r0, r6
 8004482:	f000 fc3b 	bl	8004cfc <_isatty_r>
 8004486:	b128      	cbz	r0, 8004494 <__smakebuf_r+0x74>
 8004488:	89a3      	ldrh	r3, [r4, #12]
 800448a:	f023 0303 	bic.w	r3, r3, #3
 800448e:	f043 0301 	orr.w	r3, r3, #1
 8004492:	81a3      	strh	r3, [r4, #12]
 8004494:	89a3      	ldrh	r3, [r4, #12]
 8004496:	431d      	orrs	r5, r3
 8004498:	81a5      	strh	r5, [r4, #12]
 800449a:	e7cd      	b.n	8004438 <__smakebuf_r+0x18>
 800449c:	0800428d 	.word	0x0800428d

080044a0 <_free_r>:
 80044a0:	b538      	push	{r3, r4, r5, lr}
 80044a2:	4605      	mov	r5, r0
 80044a4:	2900      	cmp	r1, #0
 80044a6:	d045      	beq.n	8004534 <_free_r+0x94>
 80044a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80044ac:	1f0c      	subs	r4, r1, #4
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	bfb8      	it	lt
 80044b2:	18e4      	addlt	r4, r4, r3
 80044b4:	f000 fc44 	bl	8004d40 <__malloc_lock>
 80044b8:	4a1f      	ldr	r2, [pc, #124]	; (8004538 <_free_r+0x98>)
 80044ba:	6813      	ldr	r3, [r2, #0]
 80044bc:	4610      	mov	r0, r2
 80044be:	b933      	cbnz	r3, 80044ce <_free_r+0x2e>
 80044c0:	6063      	str	r3, [r4, #4]
 80044c2:	6014      	str	r4, [r2, #0]
 80044c4:	4628      	mov	r0, r5
 80044c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80044ca:	f000 bc3a 	b.w	8004d42 <__malloc_unlock>
 80044ce:	42a3      	cmp	r3, r4
 80044d0:	d90c      	bls.n	80044ec <_free_r+0x4c>
 80044d2:	6821      	ldr	r1, [r4, #0]
 80044d4:	1862      	adds	r2, r4, r1
 80044d6:	4293      	cmp	r3, r2
 80044d8:	bf04      	itt	eq
 80044da:	681a      	ldreq	r2, [r3, #0]
 80044dc:	685b      	ldreq	r3, [r3, #4]
 80044de:	6063      	str	r3, [r4, #4]
 80044e0:	bf04      	itt	eq
 80044e2:	1852      	addeq	r2, r2, r1
 80044e4:	6022      	streq	r2, [r4, #0]
 80044e6:	6004      	str	r4, [r0, #0]
 80044e8:	e7ec      	b.n	80044c4 <_free_r+0x24>
 80044ea:	4613      	mov	r3, r2
 80044ec:	685a      	ldr	r2, [r3, #4]
 80044ee:	b10a      	cbz	r2, 80044f4 <_free_r+0x54>
 80044f0:	42a2      	cmp	r2, r4
 80044f2:	d9fa      	bls.n	80044ea <_free_r+0x4a>
 80044f4:	6819      	ldr	r1, [r3, #0]
 80044f6:	1858      	adds	r0, r3, r1
 80044f8:	42a0      	cmp	r0, r4
 80044fa:	d10b      	bne.n	8004514 <_free_r+0x74>
 80044fc:	6820      	ldr	r0, [r4, #0]
 80044fe:	4401      	add	r1, r0
 8004500:	1858      	adds	r0, r3, r1
 8004502:	4282      	cmp	r2, r0
 8004504:	6019      	str	r1, [r3, #0]
 8004506:	d1dd      	bne.n	80044c4 <_free_r+0x24>
 8004508:	6810      	ldr	r0, [r2, #0]
 800450a:	6852      	ldr	r2, [r2, #4]
 800450c:	605a      	str	r2, [r3, #4]
 800450e:	4401      	add	r1, r0
 8004510:	6019      	str	r1, [r3, #0]
 8004512:	e7d7      	b.n	80044c4 <_free_r+0x24>
 8004514:	d902      	bls.n	800451c <_free_r+0x7c>
 8004516:	230c      	movs	r3, #12
 8004518:	602b      	str	r3, [r5, #0]
 800451a:	e7d3      	b.n	80044c4 <_free_r+0x24>
 800451c:	6820      	ldr	r0, [r4, #0]
 800451e:	1821      	adds	r1, r4, r0
 8004520:	428a      	cmp	r2, r1
 8004522:	bf04      	itt	eq
 8004524:	6811      	ldreq	r1, [r2, #0]
 8004526:	6852      	ldreq	r2, [r2, #4]
 8004528:	6062      	str	r2, [r4, #4]
 800452a:	bf04      	itt	eq
 800452c:	1809      	addeq	r1, r1, r0
 800452e:	6021      	streq	r1, [r4, #0]
 8004530:	605c      	str	r4, [r3, #4]
 8004532:	e7c7      	b.n	80044c4 <_free_r+0x24>
 8004534:	bd38      	pop	{r3, r4, r5, pc}
 8004536:	bf00      	nop
 8004538:	20005b5c 	.word	0x20005b5c

0800453c <_malloc_r>:
 800453c:	b570      	push	{r4, r5, r6, lr}
 800453e:	1ccd      	adds	r5, r1, #3
 8004540:	f025 0503 	bic.w	r5, r5, #3
 8004544:	3508      	adds	r5, #8
 8004546:	2d0c      	cmp	r5, #12
 8004548:	bf38      	it	cc
 800454a:	250c      	movcc	r5, #12
 800454c:	2d00      	cmp	r5, #0
 800454e:	4606      	mov	r6, r0
 8004550:	db01      	blt.n	8004556 <_malloc_r+0x1a>
 8004552:	42a9      	cmp	r1, r5
 8004554:	d903      	bls.n	800455e <_malloc_r+0x22>
 8004556:	230c      	movs	r3, #12
 8004558:	6033      	str	r3, [r6, #0]
 800455a:	2000      	movs	r0, #0
 800455c:	bd70      	pop	{r4, r5, r6, pc}
 800455e:	f000 fbef 	bl	8004d40 <__malloc_lock>
 8004562:	4a21      	ldr	r2, [pc, #132]	; (80045e8 <_malloc_r+0xac>)
 8004564:	6814      	ldr	r4, [r2, #0]
 8004566:	4621      	mov	r1, r4
 8004568:	b991      	cbnz	r1, 8004590 <_malloc_r+0x54>
 800456a:	4c20      	ldr	r4, [pc, #128]	; (80045ec <_malloc_r+0xb0>)
 800456c:	6823      	ldr	r3, [r4, #0]
 800456e:	b91b      	cbnz	r3, 8004578 <_malloc_r+0x3c>
 8004570:	4630      	mov	r0, r6
 8004572:	f000 fb3b 	bl	8004bec <_sbrk_r>
 8004576:	6020      	str	r0, [r4, #0]
 8004578:	4629      	mov	r1, r5
 800457a:	4630      	mov	r0, r6
 800457c:	f000 fb36 	bl	8004bec <_sbrk_r>
 8004580:	1c43      	adds	r3, r0, #1
 8004582:	d124      	bne.n	80045ce <_malloc_r+0x92>
 8004584:	230c      	movs	r3, #12
 8004586:	6033      	str	r3, [r6, #0]
 8004588:	4630      	mov	r0, r6
 800458a:	f000 fbda 	bl	8004d42 <__malloc_unlock>
 800458e:	e7e4      	b.n	800455a <_malloc_r+0x1e>
 8004590:	680b      	ldr	r3, [r1, #0]
 8004592:	1b5b      	subs	r3, r3, r5
 8004594:	d418      	bmi.n	80045c8 <_malloc_r+0x8c>
 8004596:	2b0b      	cmp	r3, #11
 8004598:	d90f      	bls.n	80045ba <_malloc_r+0x7e>
 800459a:	600b      	str	r3, [r1, #0]
 800459c:	50cd      	str	r5, [r1, r3]
 800459e:	18cc      	adds	r4, r1, r3
 80045a0:	4630      	mov	r0, r6
 80045a2:	f000 fbce 	bl	8004d42 <__malloc_unlock>
 80045a6:	f104 000b 	add.w	r0, r4, #11
 80045aa:	1d23      	adds	r3, r4, #4
 80045ac:	f020 0007 	bic.w	r0, r0, #7
 80045b0:	1ac3      	subs	r3, r0, r3
 80045b2:	d0d3      	beq.n	800455c <_malloc_r+0x20>
 80045b4:	425a      	negs	r2, r3
 80045b6:	50e2      	str	r2, [r4, r3]
 80045b8:	e7d0      	b.n	800455c <_malloc_r+0x20>
 80045ba:	428c      	cmp	r4, r1
 80045bc:	684b      	ldr	r3, [r1, #4]
 80045be:	bf16      	itet	ne
 80045c0:	6063      	strne	r3, [r4, #4]
 80045c2:	6013      	streq	r3, [r2, #0]
 80045c4:	460c      	movne	r4, r1
 80045c6:	e7eb      	b.n	80045a0 <_malloc_r+0x64>
 80045c8:	460c      	mov	r4, r1
 80045ca:	6849      	ldr	r1, [r1, #4]
 80045cc:	e7cc      	b.n	8004568 <_malloc_r+0x2c>
 80045ce:	1cc4      	adds	r4, r0, #3
 80045d0:	f024 0403 	bic.w	r4, r4, #3
 80045d4:	42a0      	cmp	r0, r4
 80045d6:	d005      	beq.n	80045e4 <_malloc_r+0xa8>
 80045d8:	1a21      	subs	r1, r4, r0
 80045da:	4630      	mov	r0, r6
 80045dc:	f000 fb06 	bl	8004bec <_sbrk_r>
 80045e0:	3001      	adds	r0, #1
 80045e2:	d0cf      	beq.n	8004584 <_malloc_r+0x48>
 80045e4:	6025      	str	r5, [r4, #0]
 80045e6:	e7db      	b.n	80045a0 <_malloc_r+0x64>
 80045e8:	20005b5c 	.word	0x20005b5c
 80045ec:	20005b60 	.word	0x20005b60

080045f0 <__sfputc_r>:
 80045f0:	6893      	ldr	r3, [r2, #8]
 80045f2:	3b01      	subs	r3, #1
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	b410      	push	{r4}
 80045f8:	6093      	str	r3, [r2, #8]
 80045fa:	da08      	bge.n	800460e <__sfputc_r+0x1e>
 80045fc:	6994      	ldr	r4, [r2, #24]
 80045fe:	42a3      	cmp	r3, r4
 8004600:	db01      	blt.n	8004606 <__sfputc_r+0x16>
 8004602:	290a      	cmp	r1, #10
 8004604:	d103      	bne.n	800460e <__sfputc_r+0x1e>
 8004606:	f85d 4b04 	ldr.w	r4, [sp], #4
 800460a:	f7ff bcab 	b.w	8003f64 <__swbuf_r>
 800460e:	6813      	ldr	r3, [r2, #0]
 8004610:	1c58      	adds	r0, r3, #1
 8004612:	6010      	str	r0, [r2, #0]
 8004614:	7019      	strb	r1, [r3, #0]
 8004616:	4608      	mov	r0, r1
 8004618:	f85d 4b04 	ldr.w	r4, [sp], #4
 800461c:	4770      	bx	lr

0800461e <__sfputs_r>:
 800461e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004620:	4606      	mov	r6, r0
 8004622:	460f      	mov	r7, r1
 8004624:	4614      	mov	r4, r2
 8004626:	18d5      	adds	r5, r2, r3
 8004628:	42ac      	cmp	r4, r5
 800462a:	d101      	bne.n	8004630 <__sfputs_r+0x12>
 800462c:	2000      	movs	r0, #0
 800462e:	e007      	b.n	8004640 <__sfputs_r+0x22>
 8004630:	463a      	mov	r2, r7
 8004632:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004636:	4630      	mov	r0, r6
 8004638:	f7ff ffda 	bl	80045f0 <__sfputc_r>
 800463c:	1c43      	adds	r3, r0, #1
 800463e:	d1f3      	bne.n	8004628 <__sfputs_r+0xa>
 8004640:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004644 <_vfiprintf_r>:
 8004644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004648:	460c      	mov	r4, r1
 800464a:	b09d      	sub	sp, #116	; 0x74
 800464c:	4617      	mov	r7, r2
 800464e:	461d      	mov	r5, r3
 8004650:	4606      	mov	r6, r0
 8004652:	b118      	cbz	r0, 800465c <_vfiprintf_r+0x18>
 8004654:	6983      	ldr	r3, [r0, #24]
 8004656:	b90b      	cbnz	r3, 800465c <_vfiprintf_r+0x18>
 8004658:	f7ff fe34 	bl	80042c4 <__sinit>
 800465c:	4b7c      	ldr	r3, [pc, #496]	; (8004850 <_vfiprintf_r+0x20c>)
 800465e:	429c      	cmp	r4, r3
 8004660:	d158      	bne.n	8004714 <_vfiprintf_r+0xd0>
 8004662:	6874      	ldr	r4, [r6, #4]
 8004664:	89a3      	ldrh	r3, [r4, #12]
 8004666:	0718      	lsls	r0, r3, #28
 8004668:	d55e      	bpl.n	8004728 <_vfiprintf_r+0xe4>
 800466a:	6923      	ldr	r3, [r4, #16]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d05b      	beq.n	8004728 <_vfiprintf_r+0xe4>
 8004670:	2300      	movs	r3, #0
 8004672:	9309      	str	r3, [sp, #36]	; 0x24
 8004674:	2320      	movs	r3, #32
 8004676:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800467a:	2330      	movs	r3, #48	; 0x30
 800467c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004680:	9503      	str	r5, [sp, #12]
 8004682:	f04f 0b01 	mov.w	fp, #1
 8004686:	46b8      	mov	r8, r7
 8004688:	4645      	mov	r5, r8
 800468a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800468e:	b10b      	cbz	r3, 8004694 <_vfiprintf_r+0x50>
 8004690:	2b25      	cmp	r3, #37	; 0x25
 8004692:	d154      	bne.n	800473e <_vfiprintf_r+0xfa>
 8004694:	ebb8 0a07 	subs.w	sl, r8, r7
 8004698:	d00b      	beq.n	80046b2 <_vfiprintf_r+0x6e>
 800469a:	4653      	mov	r3, sl
 800469c:	463a      	mov	r2, r7
 800469e:	4621      	mov	r1, r4
 80046a0:	4630      	mov	r0, r6
 80046a2:	f7ff ffbc 	bl	800461e <__sfputs_r>
 80046a6:	3001      	adds	r0, #1
 80046a8:	f000 80c2 	beq.w	8004830 <_vfiprintf_r+0x1ec>
 80046ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046ae:	4453      	add	r3, sl
 80046b0:	9309      	str	r3, [sp, #36]	; 0x24
 80046b2:	f898 3000 	ldrb.w	r3, [r8]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	f000 80ba 	beq.w	8004830 <_vfiprintf_r+0x1ec>
 80046bc:	2300      	movs	r3, #0
 80046be:	f04f 32ff 	mov.w	r2, #4294967295
 80046c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80046c6:	9304      	str	r3, [sp, #16]
 80046c8:	9307      	str	r3, [sp, #28]
 80046ca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80046ce:	931a      	str	r3, [sp, #104]	; 0x68
 80046d0:	46a8      	mov	r8, r5
 80046d2:	2205      	movs	r2, #5
 80046d4:	f818 1b01 	ldrb.w	r1, [r8], #1
 80046d8:	485e      	ldr	r0, [pc, #376]	; (8004854 <_vfiprintf_r+0x210>)
 80046da:	f7fb fd79 	bl	80001d0 <memchr>
 80046de:	9b04      	ldr	r3, [sp, #16]
 80046e0:	bb78      	cbnz	r0, 8004742 <_vfiprintf_r+0xfe>
 80046e2:	06d9      	lsls	r1, r3, #27
 80046e4:	bf44      	itt	mi
 80046e6:	2220      	movmi	r2, #32
 80046e8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80046ec:	071a      	lsls	r2, r3, #28
 80046ee:	bf44      	itt	mi
 80046f0:	222b      	movmi	r2, #43	; 0x2b
 80046f2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80046f6:	782a      	ldrb	r2, [r5, #0]
 80046f8:	2a2a      	cmp	r2, #42	; 0x2a
 80046fa:	d02a      	beq.n	8004752 <_vfiprintf_r+0x10e>
 80046fc:	9a07      	ldr	r2, [sp, #28]
 80046fe:	46a8      	mov	r8, r5
 8004700:	2000      	movs	r0, #0
 8004702:	250a      	movs	r5, #10
 8004704:	4641      	mov	r1, r8
 8004706:	f811 3b01 	ldrb.w	r3, [r1], #1
 800470a:	3b30      	subs	r3, #48	; 0x30
 800470c:	2b09      	cmp	r3, #9
 800470e:	d969      	bls.n	80047e4 <_vfiprintf_r+0x1a0>
 8004710:	b360      	cbz	r0, 800476c <_vfiprintf_r+0x128>
 8004712:	e024      	b.n	800475e <_vfiprintf_r+0x11a>
 8004714:	4b50      	ldr	r3, [pc, #320]	; (8004858 <_vfiprintf_r+0x214>)
 8004716:	429c      	cmp	r4, r3
 8004718:	d101      	bne.n	800471e <_vfiprintf_r+0xda>
 800471a:	68b4      	ldr	r4, [r6, #8]
 800471c:	e7a2      	b.n	8004664 <_vfiprintf_r+0x20>
 800471e:	4b4f      	ldr	r3, [pc, #316]	; (800485c <_vfiprintf_r+0x218>)
 8004720:	429c      	cmp	r4, r3
 8004722:	bf08      	it	eq
 8004724:	68f4      	ldreq	r4, [r6, #12]
 8004726:	e79d      	b.n	8004664 <_vfiprintf_r+0x20>
 8004728:	4621      	mov	r1, r4
 800472a:	4630      	mov	r0, r6
 800472c:	f7ff fc6c 	bl	8004008 <__swsetup_r>
 8004730:	2800      	cmp	r0, #0
 8004732:	d09d      	beq.n	8004670 <_vfiprintf_r+0x2c>
 8004734:	f04f 30ff 	mov.w	r0, #4294967295
 8004738:	b01d      	add	sp, #116	; 0x74
 800473a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800473e:	46a8      	mov	r8, r5
 8004740:	e7a2      	b.n	8004688 <_vfiprintf_r+0x44>
 8004742:	4a44      	ldr	r2, [pc, #272]	; (8004854 <_vfiprintf_r+0x210>)
 8004744:	1a80      	subs	r0, r0, r2
 8004746:	fa0b f000 	lsl.w	r0, fp, r0
 800474a:	4318      	orrs	r0, r3
 800474c:	9004      	str	r0, [sp, #16]
 800474e:	4645      	mov	r5, r8
 8004750:	e7be      	b.n	80046d0 <_vfiprintf_r+0x8c>
 8004752:	9a03      	ldr	r2, [sp, #12]
 8004754:	1d11      	adds	r1, r2, #4
 8004756:	6812      	ldr	r2, [r2, #0]
 8004758:	9103      	str	r1, [sp, #12]
 800475a:	2a00      	cmp	r2, #0
 800475c:	db01      	blt.n	8004762 <_vfiprintf_r+0x11e>
 800475e:	9207      	str	r2, [sp, #28]
 8004760:	e004      	b.n	800476c <_vfiprintf_r+0x128>
 8004762:	4252      	negs	r2, r2
 8004764:	f043 0302 	orr.w	r3, r3, #2
 8004768:	9207      	str	r2, [sp, #28]
 800476a:	9304      	str	r3, [sp, #16]
 800476c:	f898 3000 	ldrb.w	r3, [r8]
 8004770:	2b2e      	cmp	r3, #46	; 0x2e
 8004772:	d10e      	bne.n	8004792 <_vfiprintf_r+0x14e>
 8004774:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004778:	2b2a      	cmp	r3, #42	; 0x2a
 800477a:	d138      	bne.n	80047ee <_vfiprintf_r+0x1aa>
 800477c:	9b03      	ldr	r3, [sp, #12]
 800477e:	1d1a      	adds	r2, r3, #4
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	9203      	str	r2, [sp, #12]
 8004784:	2b00      	cmp	r3, #0
 8004786:	bfb8      	it	lt
 8004788:	f04f 33ff 	movlt.w	r3, #4294967295
 800478c:	f108 0802 	add.w	r8, r8, #2
 8004790:	9305      	str	r3, [sp, #20]
 8004792:	4d33      	ldr	r5, [pc, #204]	; (8004860 <_vfiprintf_r+0x21c>)
 8004794:	f898 1000 	ldrb.w	r1, [r8]
 8004798:	2203      	movs	r2, #3
 800479a:	4628      	mov	r0, r5
 800479c:	f7fb fd18 	bl	80001d0 <memchr>
 80047a0:	b140      	cbz	r0, 80047b4 <_vfiprintf_r+0x170>
 80047a2:	2340      	movs	r3, #64	; 0x40
 80047a4:	1b40      	subs	r0, r0, r5
 80047a6:	fa03 f000 	lsl.w	r0, r3, r0
 80047aa:	9b04      	ldr	r3, [sp, #16]
 80047ac:	4303      	orrs	r3, r0
 80047ae:	f108 0801 	add.w	r8, r8, #1
 80047b2:	9304      	str	r3, [sp, #16]
 80047b4:	f898 1000 	ldrb.w	r1, [r8]
 80047b8:	482a      	ldr	r0, [pc, #168]	; (8004864 <_vfiprintf_r+0x220>)
 80047ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80047be:	2206      	movs	r2, #6
 80047c0:	f108 0701 	add.w	r7, r8, #1
 80047c4:	f7fb fd04 	bl	80001d0 <memchr>
 80047c8:	2800      	cmp	r0, #0
 80047ca:	d037      	beq.n	800483c <_vfiprintf_r+0x1f8>
 80047cc:	4b26      	ldr	r3, [pc, #152]	; (8004868 <_vfiprintf_r+0x224>)
 80047ce:	bb1b      	cbnz	r3, 8004818 <_vfiprintf_r+0x1d4>
 80047d0:	9b03      	ldr	r3, [sp, #12]
 80047d2:	3307      	adds	r3, #7
 80047d4:	f023 0307 	bic.w	r3, r3, #7
 80047d8:	3308      	adds	r3, #8
 80047da:	9303      	str	r3, [sp, #12]
 80047dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047de:	444b      	add	r3, r9
 80047e0:	9309      	str	r3, [sp, #36]	; 0x24
 80047e2:	e750      	b.n	8004686 <_vfiprintf_r+0x42>
 80047e4:	fb05 3202 	mla	r2, r5, r2, r3
 80047e8:	2001      	movs	r0, #1
 80047ea:	4688      	mov	r8, r1
 80047ec:	e78a      	b.n	8004704 <_vfiprintf_r+0xc0>
 80047ee:	2300      	movs	r3, #0
 80047f0:	f108 0801 	add.w	r8, r8, #1
 80047f4:	9305      	str	r3, [sp, #20]
 80047f6:	4619      	mov	r1, r3
 80047f8:	250a      	movs	r5, #10
 80047fa:	4640      	mov	r0, r8
 80047fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004800:	3a30      	subs	r2, #48	; 0x30
 8004802:	2a09      	cmp	r2, #9
 8004804:	d903      	bls.n	800480e <_vfiprintf_r+0x1ca>
 8004806:	2b00      	cmp	r3, #0
 8004808:	d0c3      	beq.n	8004792 <_vfiprintf_r+0x14e>
 800480a:	9105      	str	r1, [sp, #20]
 800480c:	e7c1      	b.n	8004792 <_vfiprintf_r+0x14e>
 800480e:	fb05 2101 	mla	r1, r5, r1, r2
 8004812:	2301      	movs	r3, #1
 8004814:	4680      	mov	r8, r0
 8004816:	e7f0      	b.n	80047fa <_vfiprintf_r+0x1b6>
 8004818:	ab03      	add	r3, sp, #12
 800481a:	9300      	str	r3, [sp, #0]
 800481c:	4622      	mov	r2, r4
 800481e:	4b13      	ldr	r3, [pc, #76]	; (800486c <_vfiprintf_r+0x228>)
 8004820:	a904      	add	r1, sp, #16
 8004822:	4630      	mov	r0, r6
 8004824:	f3af 8000 	nop.w
 8004828:	f1b0 3fff 	cmp.w	r0, #4294967295
 800482c:	4681      	mov	r9, r0
 800482e:	d1d5      	bne.n	80047dc <_vfiprintf_r+0x198>
 8004830:	89a3      	ldrh	r3, [r4, #12]
 8004832:	065b      	lsls	r3, r3, #25
 8004834:	f53f af7e 	bmi.w	8004734 <_vfiprintf_r+0xf0>
 8004838:	9809      	ldr	r0, [sp, #36]	; 0x24
 800483a:	e77d      	b.n	8004738 <_vfiprintf_r+0xf4>
 800483c:	ab03      	add	r3, sp, #12
 800483e:	9300      	str	r3, [sp, #0]
 8004840:	4622      	mov	r2, r4
 8004842:	4b0a      	ldr	r3, [pc, #40]	; (800486c <_vfiprintf_r+0x228>)
 8004844:	a904      	add	r1, sp, #16
 8004846:	4630      	mov	r0, r6
 8004848:	f000 f888 	bl	800495c <_printf_i>
 800484c:	e7ec      	b.n	8004828 <_vfiprintf_r+0x1e4>
 800484e:	bf00      	nop
 8004850:	080050ec 	.word	0x080050ec
 8004854:	0800512c 	.word	0x0800512c
 8004858:	0800510c 	.word	0x0800510c
 800485c:	080050cc 	.word	0x080050cc
 8004860:	08005132 	.word	0x08005132
 8004864:	08005136 	.word	0x08005136
 8004868:	00000000 	.word	0x00000000
 800486c:	0800461f 	.word	0x0800461f

08004870 <_printf_common>:
 8004870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004874:	4691      	mov	r9, r2
 8004876:	461f      	mov	r7, r3
 8004878:	688a      	ldr	r2, [r1, #8]
 800487a:	690b      	ldr	r3, [r1, #16]
 800487c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004880:	4293      	cmp	r3, r2
 8004882:	bfb8      	it	lt
 8004884:	4613      	movlt	r3, r2
 8004886:	f8c9 3000 	str.w	r3, [r9]
 800488a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800488e:	4606      	mov	r6, r0
 8004890:	460c      	mov	r4, r1
 8004892:	b112      	cbz	r2, 800489a <_printf_common+0x2a>
 8004894:	3301      	adds	r3, #1
 8004896:	f8c9 3000 	str.w	r3, [r9]
 800489a:	6823      	ldr	r3, [r4, #0]
 800489c:	0699      	lsls	r1, r3, #26
 800489e:	bf42      	ittt	mi
 80048a0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80048a4:	3302      	addmi	r3, #2
 80048a6:	f8c9 3000 	strmi.w	r3, [r9]
 80048aa:	6825      	ldr	r5, [r4, #0]
 80048ac:	f015 0506 	ands.w	r5, r5, #6
 80048b0:	d107      	bne.n	80048c2 <_printf_common+0x52>
 80048b2:	f104 0a19 	add.w	sl, r4, #25
 80048b6:	68e3      	ldr	r3, [r4, #12]
 80048b8:	f8d9 2000 	ldr.w	r2, [r9]
 80048bc:	1a9b      	subs	r3, r3, r2
 80048be:	42ab      	cmp	r3, r5
 80048c0:	dc28      	bgt.n	8004914 <_printf_common+0xa4>
 80048c2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80048c6:	6822      	ldr	r2, [r4, #0]
 80048c8:	3300      	adds	r3, #0
 80048ca:	bf18      	it	ne
 80048cc:	2301      	movne	r3, #1
 80048ce:	0692      	lsls	r2, r2, #26
 80048d0:	d42d      	bmi.n	800492e <_printf_common+0xbe>
 80048d2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80048d6:	4639      	mov	r1, r7
 80048d8:	4630      	mov	r0, r6
 80048da:	47c0      	blx	r8
 80048dc:	3001      	adds	r0, #1
 80048de:	d020      	beq.n	8004922 <_printf_common+0xb2>
 80048e0:	6823      	ldr	r3, [r4, #0]
 80048e2:	68e5      	ldr	r5, [r4, #12]
 80048e4:	f8d9 2000 	ldr.w	r2, [r9]
 80048e8:	f003 0306 	and.w	r3, r3, #6
 80048ec:	2b04      	cmp	r3, #4
 80048ee:	bf08      	it	eq
 80048f0:	1aad      	subeq	r5, r5, r2
 80048f2:	68a3      	ldr	r3, [r4, #8]
 80048f4:	6922      	ldr	r2, [r4, #16]
 80048f6:	bf0c      	ite	eq
 80048f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80048fc:	2500      	movne	r5, #0
 80048fe:	4293      	cmp	r3, r2
 8004900:	bfc4      	itt	gt
 8004902:	1a9b      	subgt	r3, r3, r2
 8004904:	18ed      	addgt	r5, r5, r3
 8004906:	f04f 0900 	mov.w	r9, #0
 800490a:	341a      	adds	r4, #26
 800490c:	454d      	cmp	r5, r9
 800490e:	d11a      	bne.n	8004946 <_printf_common+0xd6>
 8004910:	2000      	movs	r0, #0
 8004912:	e008      	b.n	8004926 <_printf_common+0xb6>
 8004914:	2301      	movs	r3, #1
 8004916:	4652      	mov	r2, sl
 8004918:	4639      	mov	r1, r7
 800491a:	4630      	mov	r0, r6
 800491c:	47c0      	blx	r8
 800491e:	3001      	adds	r0, #1
 8004920:	d103      	bne.n	800492a <_printf_common+0xba>
 8004922:	f04f 30ff 	mov.w	r0, #4294967295
 8004926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800492a:	3501      	adds	r5, #1
 800492c:	e7c3      	b.n	80048b6 <_printf_common+0x46>
 800492e:	18e1      	adds	r1, r4, r3
 8004930:	1c5a      	adds	r2, r3, #1
 8004932:	2030      	movs	r0, #48	; 0x30
 8004934:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004938:	4422      	add	r2, r4
 800493a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800493e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004942:	3302      	adds	r3, #2
 8004944:	e7c5      	b.n	80048d2 <_printf_common+0x62>
 8004946:	2301      	movs	r3, #1
 8004948:	4622      	mov	r2, r4
 800494a:	4639      	mov	r1, r7
 800494c:	4630      	mov	r0, r6
 800494e:	47c0      	blx	r8
 8004950:	3001      	adds	r0, #1
 8004952:	d0e6      	beq.n	8004922 <_printf_common+0xb2>
 8004954:	f109 0901 	add.w	r9, r9, #1
 8004958:	e7d8      	b.n	800490c <_printf_common+0x9c>
	...

0800495c <_printf_i>:
 800495c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004960:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004964:	460c      	mov	r4, r1
 8004966:	7e09      	ldrb	r1, [r1, #24]
 8004968:	b085      	sub	sp, #20
 800496a:	296e      	cmp	r1, #110	; 0x6e
 800496c:	4617      	mov	r7, r2
 800496e:	4606      	mov	r6, r0
 8004970:	4698      	mov	r8, r3
 8004972:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004974:	f000 80b3 	beq.w	8004ade <_printf_i+0x182>
 8004978:	d822      	bhi.n	80049c0 <_printf_i+0x64>
 800497a:	2963      	cmp	r1, #99	; 0x63
 800497c:	d036      	beq.n	80049ec <_printf_i+0x90>
 800497e:	d80a      	bhi.n	8004996 <_printf_i+0x3a>
 8004980:	2900      	cmp	r1, #0
 8004982:	f000 80b9 	beq.w	8004af8 <_printf_i+0x19c>
 8004986:	2958      	cmp	r1, #88	; 0x58
 8004988:	f000 8083 	beq.w	8004a92 <_printf_i+0x136>
 800498c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004990:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004994:	e032      	b.n	80049fc <_printf_i+0xa0>
 8004996:	2964      	cmp	r1, #100	; 0x64
 8004998:	d001      	beq.n	800499e <_printf_i+0x42>
 800499a:	2969      	cmp	r1, #105	; 0x69
 800499c:	d1f6      	bne.n	800498c <_printf_i+0x30>
 800499e:	6820      	ldr	r0, [r4, #0]
 80049a0:	6813      	ldr	r3, [r2, #0]
 80049a2:	0605      	lsls	r5, r0, #24
 80049a4:	f103 0104 	add.w	r1, r3, #4
 80049a8:	d52a      	bpl.n	8004a00 <_printf_i+0xa4>
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	6011      	str	r1, [r2, #0]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	da03      	bge.n	80049ba <_printf_i+0x5e>
 80049b2:	222d      	movs	r2, #45	; 0x2d
 80049b4:	425b      	negs	r3, r3
 80049b6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80049ba:	486f      	ldr	r0, [pc, #444]	; (8004b78 <_printf_i+0x21c>)
 80049bc:	220a      	movs	r2, #10
 80049be:	e039      	b.n	8004a34 <_printf_i+0xd8>
 80049c0:	2973      	cmp	r1, #115	; 0x73
 80049c2:	f000 809d 	beq.w	8004b00 <_printf_i+0x1a4>
 80049c6:	d808      	bhi.n	80049da <_printf_i+0x7e>
 80049c8:	296f      	cmp	r1, #111	; 0x6f
 80049ca:	d020      	beq.n	8004a0e <_printf_i+0xb2>
 80049cc:	2970      	cmp	r1, #112	; 0x70
 80049ce:	d1dd      	bne.n	800498c <_printf_i+0x30>
 80049d0:	6823      	ldr	r3, [r4, #0]
 80049d2:	f043 0320 	orr.w	r3, r3, #32
 80049d6:	6023      	str	r3, [r4, #0]
 80049d8:	e003      	b.n	80049e2 <_printf_i+0x86>
 80049da:	2975      	cmp	r1, #117	; 0x75
 80049dc:	d017      	beq.n	8004a0e <_printf_i+0xb2>
 80049de:	2978      	cmp	r1, #120	; 0x78
 80049e0:	d1d4      	bne.n	800498c <_printf_i+0x30>
 80049e2:	2378      	movs	r3, #120	; 0x78
 80049e4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80049e8:	4864      	ldr	r0, [pc, #400]	; (8004b7c <_printf_i+0x220>)
 80049ea:	e055      	b.n	8004a98 <_printf_i+0x13c>
 80049ec:	6813      	ldr	r3, [r2, #0]
 80049ee:	1d19      	adds	r1, r3, #4
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	6011      	str	r1, [r2, #0]
 80049f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80049fc:	2301      	movs	r3, #1
 80049fe:	e08c      	b.n	8004b1a <_printf_i+0x1be>
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	6011      	str	r1, [r2, #0]
 8004a04:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004a08:	bf18      	it	ne
 8004a0a:	b21b      	sxthne	r3, r3
 8004a0c:	e7cf      	b.n	80049ae <_printf_i+0x52>
 8004a0e:	6813      	ldr	r3, [r2, #0]
 8004a10:	6825      	ldr	r5, [r4, #0]
 8004a12:	1d18      	adds	r0, r3, #4
 8004a14:	6010      	str	r0, [r2, #0]
 8004a16:	0628      	lsls	r0, r5, #24
 8004a18:	d501      	bpl.n	8004a1e <_printf_i+0xc2>
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	e002      	b.n	8004a24 <_printf_i+0xc8>
 8004a1e:	0668      	lsls	r0, r5, #25
 8004a20:	d5fb      	bpl.n	8004a1a <_printf_i+0xbe>
 8004a22:	881b      	ldrh	r3, [r3, #0]
 8004a24:	4854      	ldr	r0, [pc, #336]	; (8004b78 <_printf_i+0x21c>)
 8004a26:	296f      	cmp	r1, #111	; 0x6f
 8004a28:	bf14      	ite	ne
 8004a2a:	220a      	movne	r2, #10
 8004a2c:	2208      	moveq	r2, #8
 8004a2e:	2100      	movs	r1, #0
 8004a30:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004a34:	6865      	ldr	r5, [r4, #4]
 8004a36:	60a5      	str	r5, [r4, #8]
 8004a38:	2d00      	cmp	r5, #0
 8004a3a:	f2c0 8095 	blt.w	8004b68 <_printf_i+0x20c>
 8004a3e:	6821      	ldr	r1, [r4, #0]
 8004a40:	f021 0104 	bic.w	r1, r1, #4
 8004a44:	6021      	str	r1, [r4, #0]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d13d      	bne.n	8004ac6 <_printf_i+0x16a>
 8004a4a:	2d00      	cmp	r5, #0
 8004a4c:	f040 808e 	bne.w	8004b6c <_printf_i+0x210>
 8004a50:	4665      	mov	r5, ip
 8004a52:	2a08      	cmp	r2, #8
 8004a54:	d10b      	bne.n	8004a6e <_printf_i+0x112>
 8004a56:	6823      	ldr	r3, [r4, #0]
 8004a58:	07db      	lsls	r3, r3, #31
 8004a5a:	d508      	bpl.n	8004a6e <_printf_i+0x112>
 8004a5c:	6923      	ldr	r3, [r4, #16]
 8004a5e:	6862      	ldr	r2, [r4, #4]
 8004a60:	429a      	cmp	r2, r3
 8004a62:	bfde      	ittt	le
 8004a64:	2330      	movle	r3, #48	; 0x30
 8004a66:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004a6a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004a6e:	ebac 0305 	sub.w	r3, ip, r5
 8004a72:	6123      	str	r3, [r4, #16]
 8004a74:	f8cd 8000 	str.w	r8, [sp]
 8004a78:	463b      	mov	r3, r7
 8004a7a:	aa03      	add	r2, sp, #12
 8004a7c:	4621      	mov	r1, r4
 8004a7e:	4630      	mov	r0, r6
 8004a80:	f7ff fef6 	bl	8004870 <_printf_common>
 8004a84:	3001      	adds	r0, #1
 8004a86:	d14d      	bne.n	8004b24 <_printf_i+0x1c8>
 8004a88:	f04f 30ff 	mov.w	r0, #4294967295
 8004a8c:	b005      	add	sp, #20
 8004a8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004a92:	4839      	ldr	r0, [pc, #228]	; (8004b78 <_printf_i+0x21c>)
 8004a94:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004a98:	6813      	ldr	r3, [r2, #0]
 8004a9a:	6821      	ldr	r1, [r4, #0]
 8004a9c:	1d1d      	adds	r5, r3, #4
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	6015      	str	r5, [r2, #0]
 8004aa2:	060a      	lsls	r2, r1, #24
 8004aa4:	d50b      	bpl.n	8004abe <_printf_i+0x162>
 8004aa6:	07ca      	lsls	r2, r1, #31
 8004aa8:	bf44      	itt	mi
 8004aaa:	f041 0120 	orrmi.w	r1, r1, #32
 8004aae:	6021      	strmi	r1, [r4, #0]
 8004ab0:	b91b      	cbnz	r3, 8004aba <_printf_i+0x15e>
 8004ab2:	6822      	ldr	r2, [r4, #0]
 8004ab4:	f022 0220 	bic.w	r2, r2, #32
 8004ab8:	6022      	str	r2, [r4, #0]
 8004aba:	2210      	movs	r2, #16
 8004abc:	e7b7      	b.n	8004a2e <_printf_i+0xd2>
 8004abe:	064d      	lsls	r5, r1, #25
 8004ac0:	bf48      	it	mi
 8004ac2:	b29b      	uxthmi	r3, r3
 8004ac4:	e7ef      	b.n	8004aa6 <_printf_i+0x14a>
 8004ac6:	4665      	mov	r5, ip
 8004ac8:	fbb3 f1f2 	udiv	r1, r3, r2
 8004acc:	fb02 3311 	mls	r3, r2, r1, r3
 8004ad0:	5cc3      	ldrb	r3, [r0, r3]
 8004ad2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004ad6:	460b      	mov	r3, r1
 8004ad8:	2900      	cmp	r1, #0
 8004ada:	d1f5      	bne.n	8004ac8 <_printf_i+0x16c>
 8004adc:	e7b9      	b.n	8004a52 <_printf_i+0xf6>
 8004ade:	6813      	ldr	r3, [r2, #0]
 8004ae0:	6825      	ldr	r5, [r4, #0]
 8004ae2:	6961      	ldr	r1, [r4, #20]
 8004ae4:	1d18      	adds	r0, r3, #4
 8004ae6:	6010      	str	r0, [r2, #0]
 8004ae8:	0628      	lsls	r0, r5, #24
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	d501      	bpl.n	8004af2 <_printf_i+0x196>
 8004aee:	6019      	str	r1, [r3, #0]
 8004af0:	e002      	b.n	8004af8 <_printf_i+0x19c>
 8004af2:	066a      	lsls	r2, r5, #25
 8004af4:	d5fb      	bpl.n	8004aee <_printf_i+0x192>
 8004af6:	8019      	strh	r1, [r3, #0]
 8004af8:	2300      	movs	r3, #0
 8004afa:	6123      	str	r3, [r4, #16]
 8004afc:	4665      	mov	r5, ip
 8004afe:	e7b9      	b.n	8004a74 <_printf_i+0x118>
 8004b00:	6813      	ldr	r3, [r2, #0]
 8004b02:	1d19      	adds	r1, r3, #4
 8004b04:	6011      	str	r1, [r2, #0]
 8004b06:	681d      	ldr	r5, [r3, #0]
 8004b08:	6862      	ldr	r2, [r4, #4]
 8004b0a:	2100      	movs	r1, #0
 8004b0c:	4628      	mov	r0, r5
 8004b0e:	f7fb fb5f 	bl	80001d0 <memchr>
 8004b12:	b108      	cbz	r0, 8004b18 <_printf_i+0x1bc>
 8004b14:	1b40      	subs	r0, r0, r5
 8004b16:	6060      	str	r0, [r4, #4]
 8004b18:	6863      	ldr	r3, [r4, #4]
 8004b1a:	6123      	str	r3, [r4, #16]
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b22:	e7a7      	b.n	8004a74 <_printf_i+0x118>
 8004b24:	6923      	ldr	r3, [r4, #16]
 8004b26:	462a      	mov	r2, r5
 8004b28:	4639      	mov	r1, r7
 8004b2a:	4630      	mov	r0, r6
 8004b2c:	47c0      	blx	r8
 8004b2e:	3001      	adds	r0, #1
 8004b30:	d0aa      	beq.n	8004a88 <_printf_i+0x12c>
 8004b32:	6823      	ldr	r3, [r4, #0]
 8004b34:	079b      	lsls	r3, r3, #30
 8004b36:	d413      	bmi.n	8004b60 <_printf_i+0x204>
 8004b38:	68e0      	ldr	r0, [r4, #12]
 8004b3a:	9b03      	ldr	r3, [sp, #12]
 8004b3c:	4298      	cmp	r0, r3
 8004b3e:	bfb8      	it	lt
 8004b40:	4618      	movlt	r0, r3
 8004b42:	e7a3      	b.n	8004a8c <_printf_i+0x130>
 8004b44:	2301      	movs	r3, #1
 8004b46:	464a      	mov	r2, r9
 8004b48:	4639      	mov	r1, r7
 8004b4a:	4630      	mov	r0, r6
 8004b4c:	47c0      	blx	r8
 8004b4e:	3001      	adds	r0, #1
 8004b50:	d09a      	beq.n	8004a88 <_printf_i+0x12c>
 8004b52:	3501      	adds	r5, #1
 8004b54:	68e3      	ldr	r3, [r4, #12]
 8004b56:	9a03      	ldr	r2, [sp, #12]
 8004b58:	1a9b      	subs	r3, r3, r2
 8004b5a:	42ab      	cmp	r3, r5
 8004b5c:	dcf2      	bgt.n	8004b44 <_printf_i+0x1e8>
 8004b5e:	e7eb      	b.n	8004b38 <_printf_i+0x1dc>
 8004b60:	2500      	movs	r5, #0
 8004b62:	f104 0919 	add.w	r9, r4, #25
 8004b66:	e7f5      	b.n	8004b54 <_printf_i+0x1f8>
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d1ac      	bne.n	8004ac6 <_printf_i+0x16a>
 8004b6c:	7803      	ldrb	r3, [r0, #0]
 8004b6e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b72:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b76:	e76c      	b.n	8004a52 <_printf_i+0xf6>
 8004b78:	0800513d 	.word	0x0800513d
 8004b7c:	0800514e 	.word	0x0800514e

08004b80 <_putc_r>:
 8004b80:	b570      	push	{r4, r5, r6, lr}
 8004b82:	460d      	mov	r5, r1
 8004b84:	4614      	mov	r4, r2
 8004b86:	4606      	mov	r6, r0
 8004b88:	b118      	cbz	r0, 8004b92 <_putc_r+0x12>
 8004b8a:	6983      	ldr	r3, [r0, #24]
 8004b8c:	b90b      	cbnz	r3, 8004b92 <_putc_r+0x12>
 8004b8e:	f7ff fb99 	bl	80042c4 <__sinit>
 8004b92:	4b13      	ldr	r3, [pc, #76]	; (8004be0 <_putc_r+0x60>)
 8004b94:	429c      	cmp	r4, r3
 8004b96:	d112      	bne.n	8004bbe <_putc_r+0x3e>
 8004b98:	6874      	ldr	r4, [r6, #4]
 8004b9a:	68a3      	ldr	r3, [r4, #8]
 8004b9c:	3b01      	subs	r3, #1
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	60a3      	str	r3, [r4, #8]
 8004ba2:	da16      	bge.n	8004bd2 <_putc_r+0x52>
 8004ba4:	69a2      	ldr	r2, [r4, #24]
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	db02      	blt.n	8004bb0 <_putc_r+0x30>
 8004baa:	b2eb      	uxtb	r3, r5
 8004bac:	2b0a      	cmp	r3, #10
 8004bae:	d110      	bne.n	8004bd2 <_putc_r+0x52>
 8004bb0:	4622      	mov	r2, r4
 8004bb2:	4629      	mov	r1, r5
 8004bb4:	4630      	mov	r0, r6
 8004bb6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004bba:	f7ff b9d3 	b.w	8003f64 <__swbuf_r>
 8004bbe:	4b09      	ldr	r3, [pc, #36]	; (8004be4 <_putc_r+0x64>)
 8004bc0:	429c      	cmp	r4, r3
 8004bc2:	d101      	bne.n	8004bc8 <_putc_r+0x48>
 8004bc4:	68b4      	ldr	r4, [r6, #8]
 8004bc6:	e7e8      	b.n	8004b9a <_putc_r+0x1a>
 8004bc8:	4b07      	ldr	r3, [pc, #28]	; (8004be8 <_putc_r+0x68>)
 8004bca:	429c      	cmp	r4, r3
 8004bcc:	bf08      	it	eq
 8004bce:	68f4      	ldreq	r4, [r6, #12]
 8004bd0:	e7e3      	b.n	8004b9a <_putc_r+0x1a>
 8004bd2:	6823      	ldr	r3, [r4, #0]
 8004bd4:	1c5a      	adds	r2, r3, #1
 8004bd6:	6022      	str	r2, [r4, #0]
 8004bd8:	701d      	strb	r5, [r3, #0]
 8004bda:	b2e8      	uxtb	r0, r5
 8004bdc:	bd70      	pop	{r4, r5, r6, pc}
 8004bde:	bf00      	nop
 8004be0:	080050ec 	.word	0x080050ec
 8004be4:	0800510c 	.word	0x0800510c
 8004be8:	080050cc 	.word	0x080050cc

08004bec <_sbrk_r>:
 8004bec:	b538      	push	{r3, r4, r5, lr}
 8004bee:	4c06      	ldr	r4, [pc, #24]	; (8004c08 <_sbrk_r+0x1c>)
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	4605      	mov	r5, r0
 8004bf4:	4608      	mov	r0, r1
 8004bf6:	6023      	str	r3, [r4, #0]
 8004bf8:	f7ff f870 	bl	8003cdc <_sbrk>
 8004bfc:	1c43      	adds	r3, r0, #1
 8004bfe:	d102      	bne.n	8004c06 <_sbrk_r+0x1a>
 8004c00:	6823      	ldr	r3, [r4, #0]
 8004c02:	b103      	cbz	r3, 8004c06 <_sbrk_r+0x1a>
 8004c04:	602b      	str	r3, [r5, #0]
 8004c06:	bd38      	pop	{r3, r4, r5, pc}
 8004c08:	20006130 	.word	0x20006130

08004c0c <__sread>:
 8004c0c:	b510      	push	{r4, lr}
 8004c0e:	460c      	mov	r4, r1
 8004c10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c14:	f000 f896 	bl	8004d44 <_read_r>
 8004c18:	2800      	cmp	r0, #0
 8004c1a:	bfab      	itete	ge
 8004c1c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004c1e:	89a3      	ldrhlt	r3, [r4, #12]
 8004c20:	181b      	addge	r3, r3, r0
 8004c22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004c26:	bfac      	ite	ge
 8004c28:	6563      	strge	r3, [r4, #84]	; 0x54
 8004c2a:	81a3      	strhlt	r3, [r4, #12]
 8004c2c:	bd10      	pop	{r4, pc}

08004c2e <__swrite>:
 8004c2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c32:	461f      	mov	r7, r3
 8004c34:	898b      	ldrh	r3, [r1, #12]
 8004c36:	05db      	lsls	r3, r3, #23
 8004c38:	4605      	mov	r5, r0
 8004c3a:	460c      	mov	r4, r1
 8004c3c:	4616      	mov	r6, r2
 8004c3e:	d505      	bpl.n	8004c4c <__swrite+0x1e>
 8004c40:	2302      	movs	r3, #2
 8004c42:	2200      	movs	r2, #0
 8004c44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c48:	f000 f868 	bl	8004d1c <_lseek_r>
 8004c4c:	89a3      	ldrh	r3, [r4, #12]
 8004c4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004c56:	81a3      	strh	r3, [r4, #12]
 8004c58:	4632      	mov	r2, r6
 8004c5a:	463b      	mov	r3, r7
 8004c5c:	4628      	mov	r0, r5
 8004c5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c62:	f000 b817 	b.w	8004c94 <_write_r>

08004c66 <__sseek>:
 8004c66:	b510      	push	{r4, lr}
 8004c68:	460c      	mov	r4, r1
 8004c6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c6e:	f000 f855 	bl	8004d1c <_lseek_r>
 8004c72:	1c43      	adds	r3, r0, #1
 8004c74:	89a3      	ldrh	r3, [r4, #12]
 8004c76:	bf15      	itete	ne
 8004c78:	6560      	strne	r0, [r4, #84]	; 0x54
 8004c7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004c7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004c82:	81a3      	strheq	r3, [r4, #12]
 8004c84:	bf18      	it	ne
 8004c86:	81a3      	strhne	r3, [r4, #12]
 8004c88:	bd10      	pop	{r4, pc}

08004c8a <__sclose>:
 8004c8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c8e:	f000 b813 	b.w	8004cb8 <_close_r>
	...

08004c94 <_write_r>:
 8004c94:	b538      	push	{r3, r4, r5, lr}
 8004c96:	4c07      	ldr	r4, [pc, #28]	; (8004cb4 <_write_r+0x20>)
 8004c98:	4605      	mov	r5, r0
 8004c9a:	4608      	mov	r0, r1
 8004c9c:	4611      	mov	r1, r2
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	6022      	str	r2, [r4, #0]
 8004ca2:	461a      	mov	r2, r3
 8004ca4:	f7ff f802 	bl	8003cac <_write>
 8004ca8:	1c43      	adds	r3, r0, #1
 8004caa:	d102      	bne.n	8004cb2 <_write_r+0x1e>
 8004cac:	6823      	ldr	r3, [r4, #0]
 8004cae:	b103      	cbz	r3, 8004cb2 <_write_r+0x1e>
 8004cb0:	602b      	str	r3, [r5, #0]
 8004cb2:	bd38      	pop	{r3, r4, r5, pc}
 8004cb4:	20006130 	.word	0x20006130

08004cb8 <_close_r>:
 8004cb8:	b538      	push	{r3, r4, r5, lr}
 8004cba:	4c06      	ldr	r4, [pc, #24]	; (8004cd4 <_close_r+0x1c>)
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	4605      	mov	r5, r0
 8004cc0:	4608      	mov	r0, r1
 8004cc2:	6023      	str	r3, [r4, #0]
 8004cc4:	f7ff f824 	bl	8003d10 <_close>
 8004cc8:	1c43      	adds	r3, r0, #1
 8004cca:	d102      	bne.n	8004cd2 <_close_r+0x1a>
 8004ccc:	6823      	ldr	r3, [r4, #0]
 8004cce:	b103      	cbz	r3, 8004cd2 <_close_r+0x1a>
 8004cd0:	602b      	str	r3, [r5, #0]
 8004cd2:	bd38      	pop	{r3, r4, r5, pc}
 8004cd4:	20006130 	.word	0x20006130

08004cd8 <_fstat_r>:
 8004cd8:	b538      	push	{r3, r4, r5, lr}
 8004cda:	4c07      	ldr	r4, [pc, #28]	; (8004cf8 <_fstat_r+0x20>)
 8004cdc:	2300      	movs	r3, #0
 8004cde:	4605      	mov	r5, r0
 8004ce0:	4608      	mov	r0, r1
 8004ce2:	4611      	mov	r1, r2
 8004ce4:	6023      	str	r3, [r4, #0]
 8004ce6:	f7ff f816 	bl	8003d16 <_fstat>
 8004cea:	1c43      	adds	r3, r0, #1
 8004cec:	d102      	bne.n	8004cf4 <_fstat_r+0x1c>
 8004cee:	6823      	ldr	r3, [r4, #0]
 8004cf0:	b103      	cbz	r3, 8004cf4 <_fstat_r+0x1c>
 8004cf2:	602b      	str	r3, [r5, #0]
 8004cf4:	bd38      	pop	{r3, r4, r5, pc}
 8004cf6:	bf00      	nop
 8004cf8:	20006130 	.word	0x20006130

08004cfc <_isatty_r>:
 8004cfc:	b538      	push	{r3, r4, r5, lr}
 8004cfe:	4c06      	ldr	r4, [pc, #24]	; (8004d18 <_isatty_r+0x1c>)
 8004d00:	2300      	movs	r3, #0
 8004d02:	4605      	mov	r5, r0
 8004d04:	4608      	mov	r0, r1
 8004d06:	6023      	str	r3, [r4, #0]
 8004d08:	f7ff f80a 	bl	8003d20 <_isatty>
 8004d0c:	1c43      	adds	r3, r0, #1
 8004d0e:	d102      	bne.n	8004d16 <_isatty_r+0x1a>
 8004d10:	6823      	ldr	r3, [r4, #0]
 8004d12:	b103      	cbz	r3, 8004d16 <_isatty_r+0x1a>
 8004d14:	602b      	str	r3, [r5, #0]
 8004d16:	bd38      	pop	{r3, r4, r5, pc}
 8004d18:	20006130 	.word	0x20006130

08004d1c <_lseek_r>:
 8004d1c:	b538      	push	{r3, r4, r5, lr}
 8004d1e:	4c07      	ldr	r4, [pc, #28]	; (8004d3c <_lseek_r+0x20>)
 8004d20:	4605      	mov	r5, r0
 8004d22:	4608      	mov	r0, r1
 8004d24:	4611      	mov	r1, r2
 8004d26:	2200      	movs	r2, #0
 8004d28:	6022      	str	r2, [r4, #0]
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	f7fe fffa 	bl	8003d24 <_lseek>
 8004d30:	1c43      	adds	r3, r0, #1
 8004d32:	d102      	bne.n	8004d3a <_lseek_r+0x1e>
 8004d34:	6823      	ldr	r3, [r4, #0]
 8004d36:	b103      	cbz	r3, 8004d3a <_lseek_r+0x1e>
 8004d38:	602b      	str	r3, [r5, #0]
 8004d3a:	bd38      	pop	{r3, r4, r5, pc}
 8004d3c:	20006130 	.word	0x20006130

08004d40 <__malloc_lock>:
 8004d40:	4770      	bx	lr

08004d42 <__malloc_unlock>:
 8004d42:	4770      	bx	lr

08004d44 <_read_r>:
 8004d44:	b538      	push	{r3, r4, r5, lr}
 8004d46:	4c07      	ldr	r4, [pc, #28]	; (8004d64 <_read_r+0x20>)
 8004d48:	4605      	mov	r5, r0
 8004d4a:	4608      	mov	r0, r1
 8004d4c:	4611      	mov	r1, r2
 8004d4e:	2200      	movs	r2, #0
 8004d50:	6022      	str	r2, [r4, #0]
 8004d52:	461a      	mov	r2, r3
 8004d54:	f7fe ff9c 	bl	8003c90 <_read>
 8004d58:	1c43      	adds	r3, r0, #1
 8004d5a:	d102      	bne.n	8004d62 <_read_r+0x1e>
 8004d5c:	6823      	ldr	r3, [r4, #0]
 8004d5e:	b103      	cbz	r3, 8004d62 <_read_r+0x1e>
 8004d60:	602b      	str	r3, [r5, #0]
 8004d62:	bd38      	pop	{r3, r4, r5, pc}
 8004d64:	20006130 	.word	0x20006130

08004d68 <_init>:
 8004d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d6a:	bf00      	nop
 8004d6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d6e:	bc08      	pop	{r3}
 8004d70:	469e      	mov	lr, r3
 8004d72:	4770      	bx	lr

08004d74 <_fini>:
 8004d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d76:	bf00      	nop
 8004d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d7a:	bc08      	pop	{r3}
 8004d7c:	469e      	mov	lr, r3
 8004d7e:	4770      	bx	lr
