

================================================================
== Synthesis Summary Report of 'fdtd_2d'
================================================================
+ General Information: 
    * Date:           Wed May  7 11:02:39 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        fdtd_2d
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                        Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |                        & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ fdtd_2d                                             |     -|  0.23|   571121|  2.856e+06|         -|   571122|     -|        no|     -|  20 (~0%)|  5134 (~0%)|  5737 (~0%)|    -|
    | o VITIS_LOOP_8_1                                     |     -|  3.65|   571120|  2.856e+06|     14278|        -|    40|        no|     -|         -|           -|           -|    -|
    |  + fdtd_2d_Pipeline_VITIS_LOOP_11_2                  |     -|  1.40|       82|    410.000|         -|       82|     -|        no|     -|         -|     9 (~0%)|    51 (~0%)|    -|
    |   o VITIS_LOOP_11_2                                  |     -|  3.65|       80|    400.000|         1|        1|    80|       yes|     -|         -|           -|           -|    -|
    |  + fdtd_2d_Pipeline_VITIS_LOOP_16_3_VITIS_LOOP_17_4  |     -|  0.23|     4738|  2.369e+04|         -|     4738|     -|        no|     -|         -|   811 (~0%)|   463 (~0%)|    -|
    |   o VITIS_LOOP_16_3_VITIS_LOOP_17_4                  |     -|  3.65|     4736|  2.368e+04|        18|        1|  4720|       yes|     -|         -|           -|           -|    -|
    |  + fdtd_2d_Pipeline_VITIS_LOOP_23_5_VITIS_LOOP_24_6  |     -|  0.32|     4759|  2.380e+04|         -|     4759|     -|        no|     -|         -|   829 (~0%)|   444 (~0%)|    -|
    |   o VITIS_LOOP_23_5_VITIS_LOOP_24_6                  |     -|  3.65|     4757|  2.378e+04|        19|        1|  4740|       yes|     -|         -|           -|           -|    -|
    |  + fdtd_2d_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8  |     -|  0.32|     4690|  2.345e+04|         -|     4690|     -|        no|     -|   6 (~0%)|  2175 (~0%)|  1983 (~0%)|    -|
    |   o VITIS_LOOP_30_7_VITIS_LOOP_31_8                  |     -|  3.65|     4688|  2.344e+04|        29|        1|  4661|       yes|     -|         -|           -|           -|    -|
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+----------+
| Interface         | Bitwidth |
+-------------------+----------+
| ex_0_address0     | 11       |
| ex_0_address1     | 11       |
| ex_0_d0           | 64       |
| ex_0_q0           | 64       |
| ex_0_q1           | 64       |
| ex_1_address0     | 11       |
| ex_1_address1     | 11       |
| ex_1_d0           | 64       |
| ex_1_q0           | 64       |
| ex_1_q1           | 64       |
| ex_2_address0     | 11       |
| ex_2_address1     | 11       |
| ex_2_d0           | 64       |
| ex_2_q0           | 64       |
| ex_2_q1           | 64       |
| ex_3_address0     | 11       |
| ex_3_address1     | 11       |
| ex_3_d0           | 64       |
| ex_3_q0           | 64       |
| ex_3_q1           | 64       |
| ey_0_address0     | 11       |
| ey_0_address1     | 11       |
| ey_0_d0           | 64       |
| ey_0_q0           | 64       |
| ey_0_q1           | 64       |
| ey_1_address0     | 11       |
| ey_1_address1     | 11       |
| ey_1_d0           | 64       |
| ey_1_q0           | 64       |
| ey_1_q1           | 64       |
| ey_2_address0     | 11       |
| ey_2_address1     | 11       |
| ey_2_d0           | 64       |
| ey_2_q0           | 64       |
| ey_2_q1           | 64       |
| ey_3_address0     | 11       |
| ey_3_address1     | 11       |
| ey_3_d0           | 64       |
| ey_3_q0           | 64       |
| ey_3_q1           | 64       |
| hz_0_address0     | 11       |
| hz_0_address1     | 11       |
| hz_0_d0           | 64       |
| hz_0_q0           | 64       |
| hz_0_q1           | 64       |
| hz_1_address0     | 11       |
| hz_1_address1     | 11       |
| hz_1_d0           | 64       |
| hz_1_q0           | 64       |
| hz_1_q1           | 64       |
| hz_2_address0     | 11       |
| hz_2_address1     | 11       |
| hz_2_d0           | 64       |
| hz_2_q0           | 64       |
| hz_2_q1           | 64       |
| hz_3_address0     | 11       |
| hz_3_address1     | 11       |
| hz_3_d0           | 64       |
| hz_3_q0           | 64       |
| hz_3_q1           | 64       |
| p_fict_s_address0 | 6        |
| p_fict_s_q0       | 64       |
+-------------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| nx        | ap_none | 32       |
| ny        | ap_none | 32       |
| tmax      | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| tmax     | in        | int      |
| nx       | in        | int      |
| ny       | in        | int      |
| ex       | inout     | double*  |
| ey       | inout     | double*  |
| hz       | inout     | double*  |
| _fict_   | in        | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| tmax     | tmax              | port    |          |
| nx       | nx                | port    |          |
| ny       | ny                | port    |          |
| ex       | ex_0_address0     | port    | offset   |
| ex       | ex_0_ce0          | port    |          |
| ex       | ex_0_we0          | port    |          |
| ex       | ex_0_d0           | port    |          |
| ex       | ex_0_q0           | port    |          |
| ex       | ex_0_address1     | port    | offset   |
| ex       | ex_0_ce1          | port    |          |
| ex       | ex_0_q1           | port    |          |
| ex       | ex_1_address0     | port    | offset   |
| ex       | ex_1_ce0          | port    |          |
| ex       | ex_1_we0          | port    |          |
| ex       | ex_1_d0           | port    |          |
| ex       | ex_1_q0           | port    |          |
| ex       | ex_1_address1     | port    | offset   |
| ex       | ex_1_ce1          | port    |          |
| ex       | ex_1_q1           | port    |          |
| ex       | ex_2_address0     | port    | offset   |
| ex       | ex_2_ce0          | port    |          |
| ex       | ex_2_we0          | port    |          |
| ex       | ex_2_d0           | port    |          |
| ex       | ex_2_q0           | port    |          |
| ex       | ex_2_address1     | port    | offset   |
| ex       | ex_2_ce1          | port    |          |
| ex       | ex_2_q1           | port    |          |
| ex       | ex_3_address0     | port    | offset   |
| ex       | ex_3_ce0          | port    |          |
| ex       | ex_3_we0          | port    |          |
| ex       | ex_3_d0           | port    |          |
| ex       | ex_3_q0           | port    |          |
| ex       | ex_3_address1     | port    | offset   |
| ex       | ex_3_ce1          | port    |          |
| ex       | ex_3_q1           | port    |          |
| ey       | ey_0_address0     | port    | offset   |
| ey       | ey_0_ce0          | port    |          |
| ey       | ey_0_we0          | port    |          |
| ey       | ey_0_d0           | port    |          |
| ey       | ey_0_q0           | port    |          |
| ey       | ey_0_address1     | port    | offset   |
| ey       | ey_0_ce1          | port    |          |
| ey       | ey_0_q1           | port    |          |
| ey       | ey_1_address0     | port    | offset   |
| ey       | ey_1_ce0          | port    |          |
| ey       | ey_1_we0          | port    |          |
| ey       | ey_1_d0           | port    |          |
| ey       | ey_1_q0           | port    |          |
| ey       | ey_1_address1     | port    | offset   |
| ey       | ey_1_ce1          | port    |          |
| ey       | ey_1_q1           | port    |          |
| ey       | ey_2_address0     | port    | offset   |
| ey       | ey_2_ce0          | port    |          |
| ey       | ey_2_we0          | port    |          |
| ey       | ey_2_d0           | port    |          |
| ey       | ey_2_q0           | port    |          |
| ey       | ey_2_address1     | port    | offset   |
| ey       | ey_2_ce1          | port    |          |
| ey       | ey_2_q1           | port    |          |
| ey       | ey_3_address0     | port    | offset   |
| ey       | ey_3_ce0          | port    |          |
| ey       | ey_3_we0          | port    |          |
| ey       | ey_3_d0           | port    |          |
| ey       | ey_3_q0           | port    |          |
| ey       | ey_3_address1     | port    | offset   |
| ey       | ey_3_ce1          | port    |          |
| ey       | ey_3_q1           | port    |          |
| hz       | hz_0_address0     | port    | offset   |
| hz       | hz_0_ce0          | port    |          |
| hz       | hz_0_we0          | port    |          |
| hz       | hz_0_d0           | port    |          |
| hz       | hz_0_q0           | port    |          |
| hz       | hz_0_address1     | port    | offset   |
| hz       | hz_0_ce1          | port    |          |
| hz       | hz_0_q1           | port    |          |
| hz       | hz_1_address0     | port    | offset   |
| hz       | hz_1_ce0          | port    |          |
| hz       | hz_1_we0          | port    |          |
| hz       | hz_1_d0           | port    |          |
| hz       | hz_1_q0           | port    |          |
| hz       | hz_1_address1     | port    | offset   |
| hz       | hz_1_ce1          | port    |          |
| hz       | hz_1_q1           | port    |          |
| hz       | hz_2_address0     | port    | offset   |
| hz       | hz_2_ce0          | port    |          |
| hz       | hz_2_we0          | port    |          |
| hz       | hz_2_d0           | port    |          |
| hz       | hz_2_q0           | port    |          |
| hz       | hz_2_address1     | port    | offset   |
| hz       | hz_2_ce1          | port    |          |
| hz       | hz_2_q1           | port    |          |
| hz       | hz_3_address0     | port    | offset   |
| hz       | hz_3_ce0          | port    |          |
| hz       | hz_3_we0          | port    |          |
| hz       | hz_3_d0           | port    |          |
| hz       | hz_3_q0           | port    |          |
| hz       | hz_3_address1     | port    | offset   |
| hz       | hz_3_ce1          | port    |          |
| hz       | hz_3_q1           | port    |          |
| _fict_   | p_fict_s_address0 | port    | offset   |
| _fict_   | p_fict_s_ce0      | port    |          |
| _fict_   | p_fict_s_q0       | port    |          |
+----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+-----+--------+------------------------+------+---------+---------+
| Name                                                | DSP | Pragma | Variable               | Op   | Impl    | Latency |
+-----------------------------------------------------+-----+--------+------------------------+------+---------+---------+
| + fdtd_2d                                           | 20  |        |                        |      |         |         |
|   add_ln8_fu_194_p2                                 | -   |        | add_ln8                | add  | fabric  | 0       |
|  + fdtd_2d_Pipeline_VITIS_LOOP_11_2                 | 0   |        |                        |      |         |         |
|    add_ln11_fu_134_p2                               | -   |        | add_ln11               | add  | fabric  | 0       |
|  + fdtd_2d_Pipeline_VITIS_LOOP_16_3_VITIS_LOOP_17_4 | 0   |        |                        |      |         |         |
|    add_ln16_1_fu_293_p2                             | -   |        | add_ln16_1             | add  | fabric  | 0       |
|    add_ln16_fu_305_p2                               | -   |        | add_ln16               | add  | fabric  | 0       |
|    empty_13_fu_363_p2                               | -   |        | empty_13               | add  | fabric  | 0       |
|    add_ln17_fu_457_p2                               | -   |        | add_ln17               | add  | fabric  | 0       |
|  + fdtd_2d_Pipeline_VITIS_LOOP_23_5_VITIS_LOOP_24_6 | 0   |        |                        |      |         |         |
|    add_ln23_1_fu_293_p2                             | -   |        | add_ln23_1             | add  | fabric  | 0       |
|    add_ln23_fu_305_p2                               | -   |        | add_ln23               | add  | fabric  | 0       |
|    add_ln26_1_fu_406_p2                             | -   |        | add_ln26_1             | add  | fabric  | 0       |
|    add_ln26_2_fu_415_p2                             | -   |        | add_ln26_2             | add  | fabric  | 0       |
|    add_ln26_fu_347_p2                               | -   |        | add_ln26               | add  | fabric  | 0       |
|    add_ln26_3_fu_436_p2                             | -   |        | add_ln26_3             | add  | fabric  | 0       |
|    add_ln24_fu_363_p2                               | -   |        | add_ln24               | add  | fabric  | 0       |
|  + fdtd_2d_Pipeline_VITIS_LOOP_30_7_VITIS_LOOP_31_8 | 6   |        |                        |      |         |         |
|    add_ln30_fu_411_p2                               | -   |        | add_ln30               | add  | fabric  | 0       |
|    indvars_iv_next4216_fu_437_p2                    | -   |        | indvars_iv_next4216    | add  | fabric  | 0       |
|    add_ln33_1_fu_532_p2                             | -   |        | add_ln33_1             | add  | fabric  | 0       |
|    indvars_iv_next42_mid1_fu_451_p2                 | -   |        | indvars_iv_next42_mid1 | add  | fabric  | 0       |
|    add_ln33_3_fu_569_p2                             | -   |        | add_ln33_3             | add  | fabric  | 0       |
|    add_ln33_fu_479_p2                               | -   |        | add_ln33               | add  | fabric  | 0       |
|    add_ln33_5_fu_592_p2                             | -   |        | add_ln33_5             | add  | fabric  | 0       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U37               | 3   |        | sub5                   | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U38               | 3   |        | sub6                   | dsub | fulldsp | 4       |
+-----------------------------------------------------+-----+--------+------------------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------+--------------------------------------------------+
| Type            | Options                           | Location                                         |
+-----------------+-----------------------------------+--------------------------------------------------+
| array_partition | variable=ey dim=2 cyclic factor=4 | ../fdtd_2d/generate/fdtd_2d.cpp:4 in fdtd_2d, ey |
| array_partition | variable=ex dim=2 cyclic factor=4 | ../fdtd_2d/generate/fdtd_2d.cpp:5 in fdtd_2d, ex |
| array_partition | variable=hz dim=2 cyclic factor=4 | ../fdtd_2d/generate/fdtd_2d.cpp:6 in fdtd_2d, hz |
| loop_flatten    | OFF                               | ../fdtd_2d/generate/fdtd_2d.cpp:9 in fdtd_2d     |
| pipeline        | II=1                              | ../fdtd_2d/generate/fdtd_2d.cpp:12 in fdtd_2d    |
| pipeline        | II=1                              | ../fdtd_2d/generate/fdtd_2d.cpp:18 in fdtd_2d    |
| pipeline        | II=1                              | ../fdtd_2d/generate/fdtd_2d.cpp:25 in fdtd_2d    |
| pipeline        | II=1                              | ../fdtd_2d/generate/fdtd_2d.cpp:32 in fdtd_2d    |
+-----------------+-----------------------------------+--------------------------------------------------+


