
ftdi_com_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004180  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c8  0800428c  0800428c  0000528c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004454  08004454  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004454  08004454  00005454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800445c  0800445c  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800445c  0800445c  0000545c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004460  08004460  00005460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004464  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000294  2000005c  080044c0  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f0  080044c0  000062f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000082fc  00000000  00000000  00006085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001aff  00000000  00000000  0000e381  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007a0  00000000  00000000  0000fe80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005c9  00000000  00000000  00010620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017229  00000000  00000000  00010be9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a1f7  00000000  00000000  00027e12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082a48  00000000  00000000  00032009  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b4a51  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002408  00000000  00000000  000b4a94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000b6e9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08004274 	.word	0x08004274

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08004274 	.word	0x08004274

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <__aeabi_frsub>:
 8000160:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__addsf3>
 8000166:	bf00      	nop

08000168 <__aeabi_fsub>:
 8000168:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800016c <__addsf3>:
 800016c:	0042      	lsls	r2, r0, #1
 800016e:	bf1f      	itttt	ne
 8000170:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000174:	ea92 0f03 	teqne	r2, r3
 8000178:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800017c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000180:	d06a      	beq.n	8000258 <__addsf3+0xec>
 8000182:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000186:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800018a:	bfc1      	itttt	gt
 800018c:	18d2      	addgt	r2, r2, r3
 800018e:	4041      	eorgt	r1, r0
 8000190:	4048      	eorgt	r0, r1
 8000192:	4041      	eorgt	r1, r0
 8000194:	bfb8      	it	lt
 8000196:	425b      	neglt	r3, r3
 8000198:	2b19      	cmp	r3, #25
 800019a:	bf88      	it	hi
 800019c:	4770      	bxhi	lr
 800019e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80001a2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001a6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80001aa:	bf18      	it	ne
 80001ac:	4240      	negne	r0, r0
 80001ae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001b6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001ba:	bf18      	it	ne
 80001bc:	4249      	negne	r1, r1
 80001be:	ea92 0f03 	teq	r2, r3
 80001c2:	d03f      	beq.n	8000244 <__addsf3+0xd8>
 80001c4:	f1a2 0201 	sub.w	r2, r2, #1
 80001c8:	fa41 fc03 	asr.w	ip, r1, r3
 80001cc:	eb10 000c 	adds.w	r0, r0, ip
 80001d0:	f1c3 0320 	rsb	r3, r3, #32
 80001d4:	fa01 f103 	lsl.w	r1, r1, r3
 80001d8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001dc:	d502      	bpl.n	80001e4 <__addsf3+0x78>
 80001de:	4249      	negs	r1, r1
 80001e0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001e8:	d313      	bcc.n	8000212 <__addsf3+0xa6>
 80001ea:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001ee:	d306      	bcc.n	80001fe <__addsf3+0x92>
 80001f0:	0840      	lsrs	r0, r0, #1
 80001f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f6:	f102 0201 	add.w	r2, r2, #1
 80001fa:	2afe      	cmp	r2, #254	@ 0xfe
 80001fc:	d251      	bcs.n	80002a2 <__addsf3+0x136>
 80001fe:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000202:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000206:	bf08      	it	eq
 8000208:	f020 0001 	biceq.w	r0, r0, #1
 800020c:	ea40 0003 	orr.w	r0, r0, r3
 8000210:	4770      	bx	lr
 8000212:	0049      	lsls	r1, r1, #1
 8000214:	eb40 0000 	adc.w	r0, r0, r0
 8000218:	3a01      	subs	r2, #1
 800021a:	bf28      	it	cs
 800021c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000220:	d2ed      	bcs.n	80001fe <__addsf3+0x92>
 8000222:	fab0 fc80 	clz	ip, r0
 8000226:	f1ac 0c08 	sub.w	ip, ip, #8
 800022a:	ebb2 020c 	subs.w	r2, r2, ip
 800022e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000232:	bfaa      	itet	ge
 8000234:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000238:	4252      	neglt	r2, r2
 800023a:	4318      	orrge	r0, r3
 800023c:	bfbc      	itt	lt
 800023e:	40d0      	lsrlt	r0, r2
 8000240:	4318      	orrlt	r0, r3
 8000242:	4770      	bx	lr
 8000244:	f092 0f00 	teq	r2, #0
 8000248:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800024c:	bf06      	itte	eq
 800024e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000252:	3201      	addeq	r2, #1
 8000254:	3b01      	subne	r3, #1
 8000256:	e7b5      	b.n	80001c4 <__addsf3+0x58>
 8000258:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800025c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000260:	bf18      	it	ne
 8000262:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000266:	d021      	beq.n	80002ac <__addsf3+0x140>
 8000268:	ea92 0f03 	teq	r2, r3
 800026c:	d004      	beq.n	8000278 <__addsf3+0x10c>
 800026e:	f092 0f00 	teq	r2, #0
 8000272:	bf08      	it	eq
 8000274:	4608      	moveq	r0, r1
 8000276:	4770      	bx	lr
 8000278:	ea90 0f01 	teq	r0, r1
 800027c:	bf1c      	itt	ne
 800027e:	2000      	movne	r0, #0
 8000280:	4770      	bxne	lr
 8000282:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000286:	d104      	bne.n	8000292 <__addsf3+0x126>
 8000288:	0040      	lsls	r0, r0, #1
 800028a:	bf28      	it	cs
 800028c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000290:	4770      	bx	lr
 8000292:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000296:	bf3c      	itt	cc
 8000298:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 800029c:	4770      	bxcc	lr
 800029e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002a2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80002a6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002aa:	4770      	bx	lr
 80002ac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002b0:	bf16      	itet	ne
 80002b2:	4608      	movne	r0, r1
 80002b4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b8:	4601      	movne	r1, r0
 80002ba:	0242      	lsls	r2, r0, #9
 80002bc:	bf06      	itte	eq
 80002be:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002c2:	ea90 0f01 	teqeq	r0, r1
 80002c6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002ca:	4770      	bx	lr

080002cc <__aeabi_ui2f>:
 80002cc:	f04f 0300 	mov.w	r3, #0
 80002d0:	e004      	b.n	80002dc <__aeabi_i2f+0x8>
 80002d2:	bf00      	nop

080002d4 <__aeabi_i2f>:
 80002d4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002d8:	bf48      	it	mi
 80002da:	4240      	negmi	r0, r0
 80002dc:	ea5f 0c00 	movs.w	ip, r0
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002e8:	4601      	mov	r1, r0
 80002ea:	f04f 0000 	mov.w	r0, #0
 80002ee:	e01c      	b.n	800032a <__aeabi_l2f+0x2a>

080002f0 <__aeabi_ul2f>:
 80002f0:	ea50 0201 	orrs.w	r2, r0, r1
 80002f4:	bf08      	it	eq
 80002f6:	4770      	bxeq	lr
 80002f8:	f04f 0300 	mov.w	r3, #0
 80002fc:	e00a      	b.n	8000314 <__aeabi_l2f+0x14>
 80002fe:	bf00      	nop

08000300 <__aeabi_l2f>:
 8000300:	ea50 0201 	orrs.w	r2, r0, r1
 8000304:	bf08      	it	eq
 8000306:	4770      	bxeq	lr
 8000308:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800030c:	d502      	bpl.n	8000314 <__aeabi_l2f+0x14>
 800030e:	4240      	negs	r0, r0
 8000310:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000314:	ea5f 0c01 	movs.w	ip, r1
 8000318:	bf02      	ittt	eq
 800031a:	4684      	moveq	ip, r0
 800031c:	4601      	moveq	r1, r0
 800031e:	2000      	moveq	r0, #0
 8000320:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000324:	bf08      	it	eq
 8000326:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800032a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800032e:	fabc f28c 	clz	r2, ip
 8000332:	3a08      	subs	r2, #8
 8000334:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000338:	db10      	blt.n	800035c <__aeabi_l2f+0x5c>
 800033a:	fa01 fc02 	lsl.w	ip, r1, r2
 800033e:	4463      	add	r3, ip
 8000340:	fa00 fc02 	lsl.w	ip, r0, r2
 8000344:	f1c2 0220 	rsb	r2, r2, #32
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	fa20 f202 	lsr.w	r2, r0, r2
 8000350:	eb43 0002 	adc.w	r0, r3, r2
 8000354:	bf08      	it	eq
 8000356:	f020 0001 	biceq.w	r0, r0, #1
 800035a:	4770      	bx	lr
 800035c:	f102 0220 	add.w	r2, r2, #32
 8000360:	fa01 fc02 	lsl.w	ip, r1, r2
 8000364:	f1c2 0220 	rsb	r2, r2, #32
 8000368:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800036c:	fa21 f202 	lsr.w	r2, r1, r2
 8000370:	eb43 0002 	adc.w	r0, r3, r2
 8000374:	bf08      	it	eq
 8000376:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800037a:	4770      	bx	lr

0800037c <__aeabi_fmul>:
 800037c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000380:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000384:	bf1e      	ittt	ne
 8000386:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800038a:	ea92 0f0c 	teqne	r2, ip
 800038e:	ea93 0f0c 	teqne	r3, ip
 8000392:	d06f      	beq.n	8000474 <__aeabi_fmul+0xf8>
 8000394:	441a      	add	r2, r3
 8000396:	ea80 0c01 	eor.w	ip, r0, r1
 800039a:	0240      	lsls	r0, r0, #9
 800039c:	bf18      	it	ne
 800039e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003a2:	d01e      	beq.n	80003e2 <__aeabi_fmul+0x66>
 80003a4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80003a8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003ac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003b0:	fba0 3101 	umull	r3, r1, r0, r1
 80003b4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003b8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003bc:	bf3e      	ittt	cc
 80003be:	0049      	lslcc	r1, r1, #1
 80003c0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003c4:	005b      	lslcc	r3, r3, #1
 80003c6:	ea40 0001 	orr.w	r0, r0, r1
 80003ca:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ce:	2afd      	cmp	r2, #253	@ 0xfd
 80003d0:	d81d      	bhi.n	800040e <__aeabi_fmul+0x92>
 80003d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003d6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003da:	bf08      	it	eq
 80003dc:	f020 0001 	biceq.w	r0, r0, #1
 80003e0:	4770      	bx	lr
 80003e2:	f090 0f00 	teq	r0, #0
 80003e6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003ea:	bf08      	it	eq
 80003ec:	0249      	lsleq	r1, r1, #9
 80003ee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003f2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003f6:	3a7f      	subs	r2, #127	@ 0x7f
 80003f8:	bfc2      	ittt	gt
 80003fa:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003fe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000402:	4770      	bxgt	lr
 8000404:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000408:	f04f 0300 	mov.w	r3, #0
 800040c:	3a01      	subs	r2, #1
 800040e:	dc5d      	bgt.n	80004cc <__aeabi_fmul+0x150>
 8000410:	f112 0f19 	cmn.w	r2, #25
 8000414:	bfdc      	itt	le
 8000416:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800041a:	4770      	bxle	lr
 800041c:	f1c2 0200 	rsb	r2, r2, #0
 8000420:	0041      	lsls	r1, r0, #1
 8000422:	fa21 f102 	lsr.w	r1, r1, r2
 8000426:	f1c2 0220 	rsb	r2, r2, #32
 800042a:	fa00 fc02 	lsl.w	ip, r0, r2
 800042e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000432:	f140 0000 	adc.w	r0, r0, #0
 8000436:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800043a:	bf08      	it	eq
 800043c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000440:	4770      	bx	lr
 8000442:	f092 0f00 	teq	r2, #0
 8000446:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800044a:	bf02      	ittt	eq
 800044c:	0040      	lsleq	r0, r0, #1
 800044e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000452:	3a01      	subeq	r2, #1
 8000454:	d0f9      	beq.n	800044a <__aeabi_fmul+0xce>
 8000456:	ea40 000c 	orr.w	r0, r0, ip
 800045a:	f093 0f00 	teq	r3, #0
 800045e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000462:	bf02      	ittt	eq
 8000464:	0049      	lsleq	r1, r1, #1
 8000466:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800046a:	3b01      	subeq	r3, #1
 800046c:	d0f9      	beq.n	8000462 <__aeabi_fmul+0xe6>
 800046e:	ea41 010c 	orr.w	r1, r1, ip
 8000472:	e78f      	b.n	8000394 <__aeabi_fmul+0x18>
 8000474:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000478:	ea92 0f0c 	teq	r2, ip
 800047c:	bf18      	it	ne
 800047e:	ea93 0f0c 	teqne	r3, ip
 8000482:	d00a      	beq.n	800049a <__aeabi_fmul+0x11e>
 8000484:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000488:	bf18      	it	ne
 800048a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800048e:	d1d8      	bne.n	8000442 <__aeabi_fmul+0xc6>
 8000490:	ea80 0001 	eor.w	r0, r0, r1
 8000494:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000498:	4770      	bx	lr
 800049a:	f090 0f00 	teq	r0, #0
 800049e:	bf17      	itett	ne
 80004a0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80004a4:	4608      	moveq	r0, r1
 80004a6:	f091 0f00 	teqne	r1, #0
 80004aa:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80004ae:	d014      	beq.n	80004da <__aeabi_fmul+0x15e>
 80004b0:	ea92 0f0c 	teq	r2, ip
 80004b4:	d101      	bne.n	80004ba <__aeabi_fmul+0x13e>
 80004b6:	0242      	lsls	r2, r0, #9
 80004b8:	d10f      	bne.n	80004da <__aeabi_fmul+0x15e>
 80004ba:	ea93 0f0c 	teq	r3, ip
 80004be:	d103      	bne.n	80004c8 <__aeabi_fmul+0x14c>
 80004c0:	024b      	lsls	r3, r1, #9
 80004c2:	bf18      	it	ne
 80004c4:	4608      	movne	r0, r1
 80004c6:	d108      	bne.n	80004da <__aeabi_fmul+0x15e>
 80004c8:	ea80 0001 	eor.w	r0, r0, r1
 80004cc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004d0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004d4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004d8:	4770      	bx	lr
 80004da:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004de:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004e2:	4770      	bx	lr

080004e4 <__aeabi_fdiv>:
 80004e4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004e8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004ec:	bf1e      	ittt	ne
 80004ee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004f2:	ea92 0f0c 	teqne	r2, ip
 80004f6:	ea93 0f0c 	teqne	r3, ip
 80004fa:	d069      	beq.n	80005d0 <__aeabi_fdiv+0xec>
 80004fc:	eba2 0203 	sub.w	r2, r2, r3
 8000500:	ea80 0c01 	eor.w	ip, r0, r1
 8000504:	0249      	lsls	r1, r1, #9
 8000506:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800050a:	d037      	beq.n	800057c <__aeabi_fdiv+0x98>
 800050c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000510:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000514:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000518:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800051c:	428b      	cmp	r3, r1
 800051e:	bf38      	it	cc
 8000520:	005b      	lslcc	r3, r3, #1
 8000522:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000526:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800052a:	428b      	cmp	r3, r1
 800052c:	bf24      	itt	cs
 800052e:	1a5b      	subcs	r3, r3, r1
 8000530:	ea40 000c 	orrcs.w	r0, r0, ip
 8000534:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000538:	bf24      	itt	cs
 800053a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800053e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000542:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000546:	bf24      	itt	cs
 8000548:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800054c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000550:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000554:	bf24      	itt	cs
 8000556:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800055a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800055e:	011b      	lsls	r3, r3, #4
 8000560:	bf18      	it	ne
 8000562:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000566:	d1e0      	bne.n	800052a <__aeabi_fdiv+0x46>
 8000568:	2afd      	cmp	r2, #253	@ 0xfd
 800056a:	f63f af50 	bhi.w	800040e <__aeabi_fmul+0x92>
 800056e:	428b      	cmp	r3, r1
 8000570:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000574:	bf08      	it	eq
 8000576:	f020 0001 	biceq.w	r0, r0, #1
 800057a:	4770      	bx	lr
 800057c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000580:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000584:	327f      	adds	r2, #127	@ 0x7f
 8000586:	bfc2      	ittt	gt
 8000588:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800058c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000590:	4770      	bxgt	lr
 8000592:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000596:	f04f 0300 	mov.w	r3, #0
 800059a:	3a01      	subs	r2, #1
 800059c:	e737      	b.n	800040e <__aeabi_fmul+0x92>
 800059e:	f092 0f00 	teq	r2, #0
 80005a2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80005a6:	bf02      	ittt	eq
 80005a8:	0040      	lsleq	r0, r0, #1
 80005aa:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80005ae:	3a01      	subeq	r2, #1
 80005b0:	d0f9      	beq.n	80005a6 <__aeabi_fdiv+0xc2>
 80005b2:	ea40 000c 	orr.w	r0, r0, ip
 80005b6:	f093 0f00 	teq	r3, #0
 80005ba:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005be:	bf02      	ittt	eq
 80005c0:	0049      	lsleq	r1, r1, #1
 80005c2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005c6:	3b01      	subeq	r3, #1
 80005c8:	d0f9      	beq.n	80005be <__aeabi_fdiv+0xda>
 80005ca:	ea41 010c 	orr.w	r1, r1, ip
 80005ce:	e795      	b.n	80004fc <__aeabi_fdiv+0x18>
 80005d0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d4:	ea92 0f0c 	teq	r2, ip
 80005d8:	d108      	bne.n	80005ec <__aeabi_fdiv+0x108>
 80005da:	0242      	lsls	r2, r0, #9
 80005dc:	f47f af7d 	bne.w	80004da <__aeabi_fmul+0x15e>
 80005e0:	ea93 0f0c 	teq	r3, ip
 80005e4:	f47f af70 	bne.w	80004c8 <__aeabi_fmul+0x14c>
 80005e8:	4608      	mov	r0, r1
 80005ea:	e776      	b.n	80004da <__aeabi_fmul+0x15e>
 80005ec:	ea93 0f0c 	teq	r3, ip
 80005f0:	d104      	bne.n	80005fc <__aeabi_fdiv+0x118>
 80005f2:	024b      	lsls	r3, r1, #9
 80005f4:	f43f af4c 	beq.w	8000490 <__aeabi_fmul+0x114>
 80005f8:	4608      	mov	r0, r1
 80005fa:	e76e      	b.n	80004da <__aeabi_fmul+0x15e>
 80005fc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000600:	bf18      	it	ne
 8000602:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000606:	d1ca      	bne.n	800059e <__aeabi_fdiv+0xba>
 8000608:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800060c:	f47f af5c 	bne.w	80004c8 <__aeabi_fmul+0x14c>
 8000610:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000614:	f47f af3c 	bne.w	8000490 <__aeabi_fmul+0x114>
 8000618:	e75f      	b.n	80004da <__aeabi_fmul+0x15e>
 800061a:	bf00      	nop

0800061c <__gesf2>:
 800061c:	f04f 3cff 	mov.w	ip, #4294967295
 8000620:	e006      	b.n	8000630 <__cmpsf2+0x4>
 8000622:	bf00      	nop

08000624 <__lesf2>:
 8000624:	f04f 0c01 	mov.w	ip, #1
 8000628:	e002      	b.n	8000630 <__cmpsf2+0x4>
 800062a:	bf00      	nop

0800062c <__cmpsf2>:
 800062c:	f04f 0c01 	mov.w	ip, #1
 8000630:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000634:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000638:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800063c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000640:	bf18      	it	ne
 8000642:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000646:	d011      	beq.n	800066c <__cmpsf2+0x40>
 8000648:	b001      	add	sp, #4
 800064a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800064e:	bf18      	it	ne
 8000650:	ea90 0f01 	teqne	r0, r1
 8000654:	bf58      	it	pl
 8000656:	ebb2 0003 	subspl.w	r0, r2, r3
 800065a:	bf88      	it	hi
 800065c:	17c8      	asrhi	r0, r1, #31
 800065e:	bf38      	it	cc
 8000660:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000664:	bf18      	it	ne
 8000666:	f040 0001 	orrne.w	r0, r0, #1
 800066a:	4770      	bx	lr
 800066c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000670:	d102      	bne.n	8000678 <__cmpsf2+0x4c>
 8000672:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000676:	d105      	bne.n	8000684 <__cmpsf2+0x58>
 8000678:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800067c:	d1e4      	bne.n	8000648 <__cmpsf2+0x1c>
 800067e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000682:	d0e1      	beq.n	8000648 <__cmpsf2+0x1c>
 8000684:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop

0800068c <__aeabi_cfrcmple>:
 800068c:	4684      	mov	ip, r0
 800068e:	4608      	mov	r0, r1
 8000690:	4661      	mov	r1, ip
 8000692:	e7ff      	b.n	8000694 <__aeabi_cfcmpeq>

08000694 <__aeabi_cfcmpeq>:
 8000694:	b50f      	push	{r0, r1, r2, r3, lr}
 8000696:	f7ff ffc9 	bl	800062c <__cmpsf2>
 800069a:	2800      	cmp	r0, #0
 800069c:	bf48      	it	mi
 800069e:	f110 0f00 	cmnmi.w	r0, #0
 80006a2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080006a4 <__aeabi_fcmpeq>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff fff4 	bl	8000694 <__aeabi_cfcmpeq>
 80006ac:	bf0c      	ite	eq
 80006ae:	2001      	moveq	r0, #1
 80006b0:	2000      	movne	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmplt>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffea 	bl	8000694 <__aeabi_cfcmpeq>
 80006c0:	bf34      	ite	cc
 80006c2:	2001      	movcc	r0, #1
 80006c4:	2000      	movcs	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmple>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffe0 	bl	8000694 <__aeabi_cfcmpeq>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpge>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffd2 	bl	800068c <__aeabi_cfrcmple>
 80006e8:	bf94      	ite	ls
 80006ea:	2001      	movls	r0, #1
 80006ec:	2000      	movhi	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_fcmpgt>:
 80006f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f8:	f7ff ffc8 	bl	800068c <__aeabi_cfrcmple>
 80006fc:	bf34      	ite	cc
 80006fe:	2001      	movcc	r0, #1
 8000700:	2000      	movcs	r0, #0
 8000702:	f85d fb08 	ldr.w	pc, [sp], #8
 8000706:	bf00      	nop

08000708 <__aeabi_f2iz>:
 8000708:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800070c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000710:	d30f      	bcc.n	8000732 <__aeabi_f2iz+0x2a>
 8000712:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000716:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800071a:	d90d      	bls.n	8000738 <__aeabi_f2iz+0x30>
 800071c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000720:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000724:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000728:	fa23 f002 	lsr.w	r0, r3, r2
 800072c:	bf18      	it	ne
 800072e:	4240      	negne	r0, r0
 8000730:	4770      	bx	lr
 8000732:	f04f 0000 	mov.w	r0, #0
 8000736:	4770      	bx	lr
 8000738:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800073c:	d101      	bne.n	8000742 <__aeabi_f2iz+0x3a>
 800073e:	0242      	lsls	r2, r0, #9
 8000740:	d105      	bne.n	800074e <__aeabi_f2iz+0x46>
 8000742:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000746:	bf08      	it	eq
 8000748:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800074c:	4770      	bx	lr
 800074e:	f04f 0000 	mov.w	r0, #0
 8000752:	4770      	bx	lr

08000754 <__aeabi_f2uiz>:
 8000754:	0042      	lsls	r2, r0, #1
 8000756:	d20e      	bcs.n	8000776 <__aeabi_f2uiz+0x22>
 8000758:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800075c:	d30b      	bcc.n	8000776 <__aeabi_f2uiz+0x22>
 800075e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000762:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000766:	d409      	bmi.n	800077c <__aeabi_f2uiz+0x28>
 8000768:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800076c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000770:	fa23 f002 	lsr.w	r0, r3, r2
 8000774:	4770      	bx	lr
 8000776:	f04f 0000 	mov.w	r0, #0
 800077a:	4770      	bx	lr
 800077c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000780:	d101      	bne.n	8000786 <__aeabi_f2uiz+0x32>
 8000782:	0242      	lsls	r2, r0, #9
 8000784:	d102      	bne.n	800078c <__aeabi_f2uiz+0x38>
 8000786:	f04f 30ff 	mov.w	r0, #4294967295
 800078a:	4770      	bx	lr
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop

08000794 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000798:	f001 fa5c 	bl	8001c54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800079c:	f000 f80e 	bl	80007bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007a0:	f000 f87c 	bl	800089c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80007a4:	f000 f850 	bl	8000848 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  testResult = LAT_process_superLoop();
 80007a8:	f000 fbaa 	bl	8000f00 <LAT_process_superLoop>
 80007ac:	4603      	mov	r3, r0
 80007ae:	461a      	mov	r2, r3
 80007b0:	4b01      	ldr	r3, [pc, #4]	@ (80007b8 <main+0x24>)
 80007b2:	701a      	strb	r2, [r3, #0]
  //uart_test_tx_only();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007b4:	bf00      	nop
 80007b6:	e7fd      	b.n	80007b4 <main+0x20>
 80007b8:	200000c0 	.word	0x200000c0

080007bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b090      	sub	sp, #64	@ 0x40
 80007c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007c2:	f107 0318 	add.w	r3, r7, #24
 80007c6:	2228      	movs	r2, #40	@ 0x28
 80007c8:	2100      	movs	r1, #0
 80007ca:	4618      	mov	r0, r3
 80007cc:	f003 f8bc 	bl	8003948 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d0:	1d3b      	adds	r3, r7, #4
 80007d2:	2200      	movs	r2, #0
 80007d4:	601a      	str	r2, [r3, #0]
 80007d6:	605a      	str	r2, [r3, #4]
 80007d8:	609a      	str	r2, [r3, #8]
 80007da:	60da      	str	r2, [r3, #12]
 80007dc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007de:	2301      	movs	r3, #1
 80007e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007e2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007e6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80007e8:	2300      	movs	r3, #0
 80007ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007ec:	2301      	movs	r3, #1
 80007ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007f0:	2302      	movs	r3, #2
 80007f2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007f4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80007fa:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80007fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000800:	f107 0318 	add.w	r3, r7, #24
 8000804:	4618      	mov	r0, r3
 8000806:	f001 fdef 	bl	80023e8 <HAL_RCC_OscConfig>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000810:	f000 f872 	bl	80008f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000814:	230f      	movs	r3, #15
 8000816:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000818:	2302      	movs	r3, #2
 800081a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800081c:	2300      	movs	r3, #0
 800081e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000820:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000824:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000826:	2300      	movs	r3, #0
 8000828:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800082a:	1d3b      	adds	r3, r7, #4
 800082c:	2102      	movs	r1, #2
 800082e:	4618      	mov	r0, r3
 8000830:	f002 f85c 	bl	80028ec <HAL_RCC_ClockConfig>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800083a:	f000 f85d 	bl	80008f8 <Error_Handler>
  }
}
 800083e:	bf00      	nop
 8000840:	3740      	adds	r7, #64	@ 0x40
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
	...

08000848 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800084c:	4b11      	ldr	r3, [pc, #68]	@ (8000894 <MX_USART2_UART_Init+0x4c>)
 800084e:	4a12      	ldr	r2, [pc, #72]	@ (8000898 <MX_USART2_UART_Init+0x50>)
 8000850:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000852:	4b10      	ldr	r3, [pc, #64]	@ (8000894 <MX_USART2_UART_Init+0x4c>)
 8000854:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000858:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800085a:	4b0e      	ldr	r3, [pc, #56]	@ (8000894 <MX_USART2_UART_Init+0x4c>)
 800085c:	2200      	movs	r2, #0
 800085e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000860:	4b0c      	ldr	r3, [pc, #48]	@ (8000894 <MX_USART2_UART_Init+0x4c>)
 8000862:	2200      	movs	r2, #0
 8000864:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000866:	4b0b      	ldr	r3, [pc, #44]	@ (8000894 <MX_USART2_UART_Init+0x4c>)
 8000868:	2200      	movs	r2, #0
 800086a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800086c:	4b09      	ldr	r3, [pc, #36]	@ (8000894 <MX_USART2_UART_Init+0x4c>)
 800086e:	220c      	movs	r2, #12
 8000870:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000872:	4b08      	ldr	r3, [pc, #32]	@ (8000894 <MX_USART2_UART_Init+0x4c>)
 8000874:	2200      	movs	r2, #0
 8000876:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000878:	4b06      	ldr	r3, [pc, #24]	@ (8000894 <MX_USART2_UART_Init+0x4c>)
 800087a:	2200      	movs	r2, #0
 800087c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800087e:	4805      	ldr	r0, [pc, #20]	@ (8000894 <MX_USART2_UART_Init+0x4c>)
 8000880:	f002 f9c2 	bl	8002c08 <HAL_UART_Init>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800088a:	f000 f835 	bl	80008f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800088e:	bf00      	nop
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	20000078 	.word	0x20000078
 8000898:	40004400 	.word	0x40004400

0800089c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800089c:	b480      	push	{r7}
 800089e:	b085      	sub	sp, #20
 80008a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008a2:	4b14      	ldr	r3, [pc, #80]	@ (80008f4 <MX_GPIO_Init+0x58>)
 80008a4:	699b      	ldr	r3, [r3, #24]
 80008a6:	4a13      	ldr	r2, [pc, #76]	@ (80008f4 <MX_GPIO_Init+0x58>)
 80008a8:	f043 0310 	orr.w	r3, r3, #16
 80008ac:	6193      	str	r3, [r2, #24]
 80008ae:	4b11      	ldr	r3, [pc, #68]	@ (80008f4 <MX_GPIO_Init+0x58>)
 80008b0:	699b      	ldr	r3, [r3, #24]
 80008b2:	f003 0310 	and.w	r3, r3, #16
 80008b6:	60fb      	str	r3, [r7, #12]
 80008b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008ba:	4b0e      	ldr	r3, [pc, #56]	@ (80008f4 <MX_GPIO_Init+0x58>)
 80008bc:	699b      	ldr	r3, [r3, #24]
 80008be:	4a0d      	ldr	r2, [pc, #52]	@ (80008f4 <MX_GPIO_Init+0x58>)
 80008c0:	f043 0320 	orr.w	r3, r3, #32
 80008c4:	6193      	str	r3, [r2, #24]
 80008c6:	4b0b      	ldr	r3, [pc, #44]	@ (80008f4 <MX_GPIO_Init+0x58>)
 80008c8:	699b      	ldr	r3, [r3, #24]
 80008ca:	f003 0320 	and.w	r3, r3, #32
 80008ce:	60bb      	str	r3, [r7, #8]
 80008d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d2:	4b08      	ldr	r3, [pc, #32]	@ (80008f4 <MX_GPIO_Init+0x58>)
 80008d4:	699b      	ldr	r3, [r3, #24]
 80008d6:	4a07      	ldr	r2, [pc, #28]	@ (80008f4 <MX_GPIO_Init+0x58>)
 80008d8:	f043 0304 	orr.w	r3, r3, #4
 80008dc:	6193      	str	r3, [r2, #24]
 80008de:	4b05      	ldr	r3, [pc, #20]	@ (80008f4 <MX_GPIO_Init+0x58>)
 80008e0:	699b      	ldr	r3, [r3, #24]
 80008e2:	f003 0304 	and.w	r3, r3, #4
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008ea:	bf00      	nop
 80008ec:	3714      	adds	r7, #20
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bc80      	pop	{r7}
 80008f2:	4770      	bx	lr
 80008f4:	40021000 	.word	0x40021000

080008f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008fc:	b672      	cpsid	i
}
 80008fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000900:	bf00      	nop
 8000902:	e7fd      	b.n	8000900 <Error_Handler+0x8>

08000904 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000904:	b480      	push	{r7}
 8000906:	b085      	sub	sp, #20
 8000908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800090a:	4b15      	ldr	r3, [pc, #84]	@ (8000960 <HAL_MspInit+0x5c>)
 800090c:	699b      	ldr	r3, [r3, #24]
 800090e:	4a14      	ldr	r2, [pc, #80]	@ (8000960 <HAL_MspInit+0x5c>)
 8000910:	f043 0301 	orr.w	r3, r3, #1
 8000914:	6193      	str	r3, [r2, #24]
 8000916:	4b12      	ldr	r3, [pc, #72]	@ (8000960 <HAL_MspInit+0x5c>)
 8000918:	699b      	ldr	r3, [r3, #24]
 800091a:	f003 0301 	and.w	r3, r3, #1
 800091e:	60bb      	str	r3, [r7, #8]
 8000920:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000922:	4b0f      	ldr	r3, [pc, #60]	@ (8000960 <HAL_MspInit+0x5c>)
 8000924:	69db      	ldr	r3, [r3, #28]
 8000926:	4a0e      	ldr	r2, [pc, #56]	@ (8000960 <HAL_MspInit+0x5c>)
 8000928:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800092c:	61d3      	str	r3, [r2, #28]
 800092e:	4b0c      	ldr	r3, [pc, #48]	@ (8000960 <HAL_MspInit+0x5c>)
 8000930:	69db      	ldr	r3, [r3, #28]
 8000932:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000936:	607b      	str	r3, [r7, #4]
 8000938:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800093a:	4b0a      	ldr	r3, [pc, #40]	@ (8000964 <HAL_MspInit+0x60>)
 800093c:	685b      	ldr	r3, [r3, #4]
 800093e:	60fb      	str	r3, [r7, #12]
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000946:	60fb      	str	r3, [r7, #12]
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800094e:	60fb      	str	r3, [r7, #12]
 8000950:	4a04      	ldr	r2, [pc, #16]	@ (8000964 <HAL_MspInit+0x60>)
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000956:	bf00      	nop
 8000958:	3714      	adds	r7, #20
 800095a:	46bd      	mov	sp, r7
 800095c:	bc80      	pop	{r7}
 800095e:	4770      	bx	lr
 8000960:	40021000 	.word	0x40021000
 8000964:	40010000 	.word	0x40010000

08000968 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b088      	sub	sp, #32
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000970:	f107 0310 	add.w	r3, r7, #16
 8000974:	2200      	movs	r2, #0
 8000976:	601a      	str	r2, [r3, #0]
 8000978:	605a      	str	r2, [r3, #4]
 800097a:	609a      	str	r2, [r3, #8]
 800097c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	4a1f      	ldr	r2, [pc, #124]	@ (8000a00 <HAL_UART_MspInit+0x98>)
 8000984:	4293      	cmp	r3, r2
 8000986:	d137      	bne.n	80009f8 <HAL_UART_MspInit+0x90>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000988:	4b1e      	ldr	r3, [pc, #120]	@ (8000a04 <HAL_UART_MspInit+0x9c>)
 800098a:	69db      	ldr	r3, [r3, #28]
 800098c:	4a1d      	ldr	r2, [pc, #116]	@ (8000a04 <HAL_UART_MspInit+0x9c>)
 800098e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000992:	61d3      	str	r3, [r2, #28]
 8000994:	4b1b      	ldr	r3, [pc, #108]	@ (8000a04 <HAL_UART_MspInit+0x9c>)
 8000996:	69db      	ldr	r3, [r3, #28]
 8000998:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800099c:	60fb      	str	r3, [r7, #12]
 800099e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a0:	4b18      	ldr	r3, [pc, #96]	@ (8000a04 <HAL_UART_MspInit+0x9c>)
 80009a2:	699b      	ldr	r3, [r3, #24]
 80009a4:	4a17      	ldr	r2, [pc, #92]	@ (8000a04 <HAL_UART_MspInit+0x9c>)
 80009a6:	f043 0304 	orr.w	r3, r3, #4
 80009aa:	6193      	str	r3, [r2, #24]
 80009ac:	4b15      	ldr	r3, [pc, #84]	@ (8000a04 <HAL_UART_MspInit+0x9c>)
 80009ae:	699b      	ldr	r3, [r3, #24]
 80009b0:	f003 0304 	and.w	r3, r3, #4
 80009b4:	60bb      	str	r3, [r7, #8]
 80009b6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80009b8:	2304      	movs	r3, #4
 80009ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009bc:	2302      	movs	r3, #2
 80009be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009c0:	2303      	movs	r3, #3
 80009c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c4:	f107 0310 	add.w	r3, r7, #16
 80009c8:	4619      	mov	r1, r3
 80009ca:	480f      	ldr	r0, [pc, #60]	@ (8000a08 <HAL_UART_MspInit+0xa0>)
 80009cc:	f001 fb88 	bl	80020e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80009d0:	2308      	movs	r3, #8
 80009d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009d4:	2300      	movs	r3, #0
 80009d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d8:	2300      	movs	r3, #0
 80009da:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009dc:	f107 0310 	add.w	r3, r7, #16
 80009e0:	4619      	mov	r1, r3
 80009e2:	4809      	ldr	r0, [pc, #36]	@ (8000a08 <HAL_UART_MspInit+0xa0>)
 80009e4:	f001 fb7c 	bl	80020e0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80009e8:	2200      	movs	r2, #0
 80009ea:	2100      	movs	r1, #0
 80009ec:	2026      	movs	r0, #38	@ 0x26
 80009ee:	f001 fa8e 	bl	8001f0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80009f2:	2026      	movs	r0, #38	@ 0x26
 80009f4:	f001 faa7 	bl	8001f46 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80009f8:	bf00      	nop
 80009fa:	3720      	adds	r7, #32
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	40004400 	.word	0x40004400
 8000a04:	40021000 	.word	0x40021000
 8000a08:	40010800 	.word	0x40010800

08000a0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a10:	bf00      	nop
 8000a12:	e7fd      	b.n	8000a10 <NMI_Handler+0x4>

08000a14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a18:	bf00      	nop
 8000a1a:	e7fd      	b.n	8000a18 <HardFault_Handler+0x4>

08000a1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a20:	bf00      	nop
 8000a22:	e7fd      	b.n	8000a20 <MemManage_Handler+0x4>

08000a24 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a28:	bf00      	nop
 8000a2a:	e7fd      	b.n	8000a28 <BusFault_Handler+0x4>

08000a2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a30:	bf00      	nop
 8000a32:	e7fd      	b.n	8000a30 <UsageFault_Handler+0x4>

08000a34 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a38:	bf00      	nop
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bc80      	pop	{r7}
 8000a3e:	4770      	bx	lr

08000a40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a44:	bf00      	nop
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bc80      	pop	{r7}
 8000a4a:	4770      	bx	lr

08000a4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a50:	bf00      	nop
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bc80      	pop	{r7}
 8000a56:	4770      	bx	lr

08000a58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a5c:	f001 f940 	bl	8001ce0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a60:	bf00      	nop
 8000a62:	bd80      	pop	{r7, pc}

08000a64 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000a68:	4802      	ldr	r0, [pc, #8]	@ (8000a74 <USART2_IRQHandler+0x10>)
 8000a6a:	f002 f9cd 	bl	8002e08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000a6e:	bf00      	nop
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	20000078 	.word	0x20000078

08000a78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b086      	sub	sp, #24
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a80:	4a14      	ldr	r2, [pc, #80]	@ (8000ad4 <_sbrk+0x5c>)
 8000a82:	4b15      	ldr	r3, [pc, #84]	@ (8000ad8 <_sbrk+0x60>)
 8000a84:	1ad3      	subs	r3, r2, r3
 8000a86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a88:	697b      	ldr	r3, [r7, #20]
 8000a8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a8c:	4b13      	ldr	r3, [pc, #76]	@ (8000adc <_sbrk+0x64>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d102      	bne.n	8000a9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a94:	4b11      	ldr	r3, [pc, #68]	@ (8000adc <_sbrk+0x64>)
 8000a96:	4a12      	ldr	r2, [pc, #72]	@ (8000ae0 <_sbrk+0x68>)
 8000a98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a9a:	4b10      	ldr	r3, [pc, #64]	@ (8000adc <_sbrk+0x64>)
 8000a9c:	681a      	ldr	r2, [r3, #0]
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	4413      	add	r3, r2
 8000aa2:	693a      	ldr	r2, [r7, #16]
 8000aa4:	429a      	cmp	r2, r3
 8000aa6:	d207      	bcs.n	8000ab8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000aa8:	f002 ff56 	bl	8003958 <__errno>
 8000aac:	4603      	mov	r3, r0
 8000aae:	220c      	movs	r2, #12
 8000ab0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ab6:	e009      	b.n	8000acc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ab8:	4b08      	ldr	r3, [pc, #32]	@ (8000adc <_sbrk+0x64>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000abe:	4b07      	ldr	r3, [pc, #28]	@ (8000adc <_sbrk+0x64>)
 8000ac0:	681a      	ldr	r2, [r3, #0]
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	4413      	add	r3, r2
 8000ac6:	4a05      	ldr	r2, [pc, #20]	@ (8000adc <_sbrk+0x64>)
 8000ac8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000aca:	68fb      	ldr	r3, [r7, #12]
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	3718      	adds	r7, #24
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	20005000 	.word	0x20005000
 8000ad8:	00000400 	.word	0x00000400
 8000adc:	200000c4 	.word	0x200000c4
 8000ae0:	200002f0 	.word	0x200002f0

08000ae4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ae8:	bf00      	nop
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bc80      	pop	{r7}
 8000aee:	4770      	bx	lr

08000af0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000af0:	f7ff fff8 	bl	8000ae4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000af4:	480b      	ldr	r0, [pc, #44]	@ (8000b24 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000af6:	490c      	ldr	r1, [pc, #48]	@ (8000b28 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000af8:	4a0c      	ldr	r2, [pc, #48]	@ (8000b2c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000afa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000afc:	e002      	b.n	8000b04 <LoopCopyDataInit>

08000afe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000afe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b02:	3304      	adds	r3, #4

08000b04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b08:	d3f9      	bcc.n	8000afe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b0a:	4a09      	ldr	r2, [pc, #36]	@ (8000b30 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000b0c:	4c09      	ldr	r4, [pc, #36]	@ (8000b34 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b10:	e001      	b.n	8000b16 <LoopFillZerobss>

08000b12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b14:	3204      	adds	r2, #4

08000b16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b18:	d3fb      	bcc.n	8000b12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b1a:	f002 ff23 	bl	8003964 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b1e:	f7ff fe39 	bl	8000794 <main>
  bx lr
 8000b22:	4770      	bx	lr
  ldr r0, =_sdata
 8000b24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b28:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000b2c:	08004464 	.word	0x08004464
  ldr r2, =_sbss
 8000b30:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000b34:	200002f0 	.word	0x200002f0

08000b38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b38:	e7fe      	b.n	8000b38 <ADC1_2_IRQHandler>
	...

08000b3c <LAT_receiveByte>:
static typLAT_errCode LAT_errCode;

/*---- RxISR ----*/

inline static void LAT_receiveByte(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
	// 1.  
	if(LAT_rxInfo.rxByte == LAT_STRING_PREFIX)
 8000b40:	4b30      	ldr	r3, [pc, #192]	@ (8000c04 <LAT_receiveByte+0xc8>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	b2db      	uxtb	r3, r3
 8000b46:	2b24      	cmp	r3, #36	@ 0x24
 8000b48:	d10f      	bne.n	8000b6a <LAT_receiveByte+0x2e>
	{
		LAT_rxInfo.rxBufferIdx = 0;
 8000b4a:	4b2e      	ldr	r3, [pc, #184]	@ (8000c04 <LAT_receiveByte+0xc8>)
 8000b4c:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8000b50:	2200      	movs	r2, #0
 8000b52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8000b56:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
		LAT_rxInfo.rxLineRdy = false;
 8000b60:	4b28      	ldr	r3, [pc, #160]	@ (8000c04 <LAT_receiveByte+0xc8>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	else
	{
		// do nothing
	}
}
 8000b68:	e04a      	b.n	8000c00 <LAT_receiveByte+0xc4>
	else if (LAT_rxInfo.rxByte == LAT_STRING_SUFFIX)
 8000b6a:	4b26      	ldr	r3, [pc, #152]	@ (8000c04 <LAT_receiveByte+0xc8>)
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	b2db      	uxtb	r3, r3
 8000b70:	2b0a      	cmp	r3, #10
 8000b72:	d12a      	bne.n	8000bca <LAT_receiveByte+0x8e>
		if(LAT_rxInfo.rxBufferIdx > 0) //   
 8000b74:	4b23      	ldr	r3, [pc, #140]	@ (8000c04 <LAT_receiveByte+0xc8>)
 8000b76:	f8b3 3041 	ldrh.w	r3, [r3, #65]	@ 0x41
 8000b7a:	b29b      	uxth	r3, r3
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d03f      	beq.n	8000c00 <LAT_receiveByte+0xc4>
			LAT_rxInfo.rxLineBuffer[LAT_rxInfo.rxBufferIdx] = '\0';
 8000b80:	4b20      	ldr	r3, [pc, #128]	@ (8000c04 <LAT_receiveByte+0xc8>)
 8000b82:	f8b3 3041 	ldrh.w	r3, [r3, #65]	@ 0x41
 8000b86:	b29b      	uxth	r3, r3
 8000b88:	461a      	mov	r2, r3
 8000b8a:	4b1e      	ldr	r3, [pc, #120]	@ (8000c04 <LAT_receiveByte+0xc8>)
 8000b8c:	4413      	add	r3, r2
 8000b8e:	2200      	movs	r2, #0
 8000b90:	705a      	strb	r2, [r3, #1]
			memset(LAT_rxInfo.rxCompareBuff, 0 , LAT_RX_LINE_LENGTH);
 8000b92:	2220      	movs	r2, #32
 8000b94:	2100      	movs	r1, #0
 8000b96:	481c      	ldr	r0, [pc, #112]	@ (8000c08 <LAT_receiveByte+0xcc>)
 8000b98:	f002 fed6 	bl	8003948 <memset>
			strcpy(LAT_rxInfo.rxCompareBuff, LAT_rxInfo.rxLineBuffer);
 8000b9c:	491b      	ldr	r1, [pc, #108]	@ (8000c0c <LAT_receiveByte+0xd0>)
 8000b9e:	481a      	ldr	r0, [pc, #104]	@ (8000c08 <LAT_receiveByte+0xcc>)
 8000ba0:	f002 ff06 	bl	80039b0 <strcpy>
			memset(LAT_rxInfo.rxLineBuffer, 0 , LAT_RX_LINE_LENGTH);
 8000ba4:	2220      	movs	r2, #32
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	4818      	ldr	r0, [pc, #96]	@ (8000c0c <LAT_receiveByte+0xd0>)
 8000baa:	f002 fecd 	bl	8003948 <memset>
			LAT_rxInfo.rxLineRdy = true;
 8000bae:	4b15      	ldr	r3, [pc, #84]	@ (8000c04 <LAT_receiveByte+0xc8>)
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			LAT_rxInfo.rxLineCnt++;
 8000bb6:	4b13      	ldr	r3, [pc, #76]	@ (8000c04 <LAT_receiveByte+0xc8>)
 8000bb8:	f8b3 3043 	ldrh.w	r3, [r3, #67]	@ 0x43
 8000bbc:	b29b      	uxth	r3, r3
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	b29a      	uxth	r2, r3
 8000bc2:	4b10      	ldr	r3, [pc, #64]	@ (8000c04 <LAT_receiveByte+0xc8>)
 8000bc4:	f8a3 2043 	strh.w	r2, [r3, #67]	@ 0x43
}
 8000bc8:	e01a      	b.n	8000c00 <LAT_receiveByte+0xc4>
	else if(LAT_rxInfo.rxByte != '\r' && LAT_rxInfo.rxBufferIdx < (LAT_RX_LINE_LENGTH - 1))
 8000bca:	4b0e      	ldr	r3, [pc, #56]	@ (8000c04 <LAT_receiveByte+0xc8>)
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	2b0d      	cmp	r3, #13
 8000bd2:	d015      	beq.n	8000c00 <LAT_receiveByte+0xc4>
 8000bd4:	4b0b      	ldr	r3, [pc, #44]	@ (8000c04 <LAT_receiveByte+0xc8>)
 8000bd6:	f8b3 3041 	ldrh.w	r3, [r3, #65]	@ 0x41
 8000bda:	b29b      	uxth	r3, r3
 8000bdc:	2b1e      	cmp	r3, #30
 8000bde:	d80f      	bhi.n	8000c00 <LAT_receiveByte+0xc4>
		LAT_rxInfo.rxLineBuffer[LAT_rxInfo.rxBufferIdx++] = LAT_rxInfo.rxByte;
 8000be0:	4b08      	ldr	r3, [pc, #32]	@ (8000c04 <LAT_receiveByte+0xc8>)
 8000be2:	f8b3 3041 	ldrh.w	r3, [r3, #65]	@ 0x41
 8000be6:	b29b      	uxth	r3, r3
 8000be8:	1c5a      	adds	r2, r3, #1
 8000bea:	b291      	uxth	r1, r2
 8000bec:	4a05      	ldr	r2, [pc, #20]	@ (8000c04 <LAT_receiveByte+0xc8>)
 8000bee:	f8a2 1041 	strh.w	r1, [r2, #65]	@ 0x41
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	4b03      	ldr	r3, [pc, #12]	@ (8000c04 <LAT_receiveByte+0xc8>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	b2da      	uxtb	r2, r3
 8000bfa:	4b02      	ldr	r3, [pc, #8]	@ (8000c04 <LAT_receiveByte+0xc8>)
 8000bfc:	440b      	add	r3, r1
 8000bfe:	705a      	strb	r2, [r3, #1]
}
 8000c00:	bf00      	nop
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	200000c8 	.word	0x200000c8
 8000c08:	200000e9 	.word	0x200000e9
 8000c0c:	200000c9 	.word	0x200000c9

08000c10 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
	if(huart == LAT_UART_HANDLER)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	4a07      	ldr	r2, [pc, #28]	@ (8000c38 <HAL_UART_RxCpltCallback+0x28>)
 8000c1c:	4293      	cmp	r3, r2
 8000c1e:	d101      	bne.n	8000c24 <HAL_UART_RxCpltCallback+0x14>
	{
		LAT_receiveByte();
 8000c20:	f7ff ff8c 	bl	8000b3c <LAT_receiveByte>
	}

	HAL_UART_Receive_IT(LAT_UART_HANDLER, (uint8_t*) &LAT_rxInfo.rxByte, 1);
 8000c24:	2201      	movs	r2, #1
 8000c26:	4905      	ldr	r1, [pc, #20]	@ (8000c3c <HAL_UART_RxCpltCallback+0x2c>)
 8000c28:	4803      	ldr	r0, [pc, #12]	@ (8000c38 <HAL_UART_RxCpltCallback+0x28>)
 8000c2a:	f002 f8c8 	bl	8002dbe <HAL_UART_Receive_IT>
}
 8000c2e:	bf00      	nop
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	20000078 	.word	0x20000078
 8000c3c:	200000c8 	.word	0x200000c8

08000c40 <LAT_send_data>:

/*---- unit functions----*/

bool LAT_send_data(const char *msg, uint32_t timeout_ms)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b096      	sub	sp, #88	@ 0x58
 8000c44:	af02      	add	r7, sp, #8
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	6039      	str	r1, [r7, #0]
	char txTempBuf[LAT_TX_LINE_LENGTH + 3]; // ($) (\n)  
    bool result;
    uint8_t txTempBuf_length = 0;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
    HAL_StatusTypeDef temp = HAL_OK;
 8000c50:	2300      	movs	r3, #0
 8000c52:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    //   : $ +  + \n
    if(LAT_txInfo.txLineBuff_size > LAT_TX_LINE_LENGTH)
 8000c56:	4b22      	ldr	r3, [pc, #136]	@ (8000ce0 <LAT_send_data+0xa0>)
 8000c58:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	2b40      	cmp	r3, #64	@ 0x40
 8000c60:	d906      	bls.n	8000c70 <LAT_send_data+0x30>
    {
    	LAT_errCode = LAT_TRANSMIT_WRONG_LENGTH;
 8000c62:	4b20      	ldr	r3, [pc, #128]	@ (8000ce4 <LAT_send_data+0xa4>)
 8000c64:	220a      	movs	r2, #10
 8000c66:	701a      	strb	r2, [r3, #0]
    	result = false;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8000c6e:	e030      	b.n	8000cd2 <LAT_send_data+0x92>
    }

    else
    {
    	//   
    	txTempBuf_length = snprintf(txTempBuf, sizeof(txTempBuf),
 8000c70:	f107 0008 	add.w	r0, r7, #8
 8000c74:	230a      	movs	r3, #10
 8000c76:	9301      	str	r3, [sp, #4]
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	9300      	str	r3, [sp, #0]
 8000c7c:	2324      	movs	r3, #36	@ 0x24
 8000c7e:	4a1a      	ldr	r2, [pc, #104]	@ (8000ce8 <LAT_send_data+0xa8>)
 8000c80:	2143      	movs	r1, #67	@ 0x43
 8000c82:	f002 fe2b 	bl	80038dc <sniprintf>
 8000c86:	4603      	mov	r3, r0
 8000c88:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
    			"%c%s%c", LAT_STRING_PREFIX, msg,LAT_STRING_SUFFIX);

    	temp = HAL_UART_Transmit(LAT_UART_HANDLER, (uint8_t*)txTempBuf,
 8000c8c:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000c90:	b29a      	uxth	r2, r3
 8000c92:	f107 0108 	add.w	r1, r7, #8
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	4814      	ldr	r0, [pc, #80]	@ (8000cec <LAT_send_data+0xac>)
 8000c9a:	f002 f805 	bl	8002ca8 <HAL_UART_Transmit>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
    			txTempBuf_length, timeout_ms);
    	result = (temp == HAL_OK);
 8000ca4:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	bf0c      	ite	eq
 8000cac:	2301      	moveq	r3, #1
 8000cae:	2300      	movne	r3, #0
 8000cb0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    	if(result == false)
 8000cb4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000cb8:	f083 0301 	eor.w	r3, r3, #1
 8000cbc:	b2db      	uxtb	r3, r3
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d002      	beq.n	8000cc8 <LAT_send_data+0x88>
    		LAT_errCode = LAT_TRANSMIT_TIMEOUT;
 8000cc2:	4b08      	ldr	r3, [pc, #32]	@ (8000ce4 <LAT_send_data+0xa4>)
 8000cc4:	2209      	movs	r2, #9
 8000cc6:	701a      	strb	r2, [r3, #0]

    	memset(LAT_txInfo.txLineBuffer, 0, LAT_TX_LINE_LENGTH);
 8000cc8:	2240      	movs	r2, #64	@ 0x40
 8000cca:	2100      	movs	r1, #0
 8000ccc:	4804      	ldr	r0, [pc, #16]	@ (8000ce0 <LAT_send_data+0xa0>)
 8000cce:	f002 fe3b 	bl	8003948 <memset>
    }

    return result;
 8000cd2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3750      	adds	r7, #80	@ 0x50
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	20000110 	.word	0x20000110
 8000ce4:	20000153 	.word	0x20000153
 8000ce8:	0800428c 	.word	0x0800428c
 8000cec:	20000078 	.word	0x20000078

08000cf0 <LAT_wait_data>:

bool LAT_wait_data(const char *expectedData, uint32_t timeout_ms)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b084      	sub	sp, #16
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
 8000cf8:	6039      	str	r1, [r7, #0]
	uint32_t start = HAL_GetTick();
 8000cfa:	f001 f803 	bl	8001d04 <HAL_GetTick>
 8000cfe:	60b8      	str	r0, [r7, #8]
	bool result;

	while(HAL_GetTick() - start < timeout_ms)
 8000d00:	e01d      	b.n	8000d3e <LAT_wait_data+0x4e>
	{
		if(LAT_rxInfo.rxLineRdy == true)
 8000d02:	4b1c      	ldr	r3, [pc, #112]	@ (8000d74 <LAT_wait_data+0x84>)
 8000d04:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000d08:	b2db      	uxtb	r3, r3
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d017      	beq.n	8000d3e <LAT_wait_data+0x4e>
  __ASM volatile ("cpsid i" : : : "memory");
 8000d0e:	b672      	cpsid	i
}
 8000d10:	bf00      	nop
		{
			// ~ critical Section for rxCompareBuff and rxLineRdy member var
			LAT_DISABLE_ISR();

			if(strcmp((const char *)LAT_rxInfo.rxCompareBuff, expectedData) == 0)
 8000d12:	6879      	ldr	r1, [r7, #4]
 8000d14:	4818      	ldr	r0, [pc, #96]	@ (8000d78 <LAT_wait_data+0x88>)
 8000d16:	f7ff fa19 	bl	800014c <strcmp>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d106      	bne.n	8000d2e <LAT_wait_data+0x3e>
			{
				LAT_rxInfo.rxLineRdy = false;
 8000d20:	4b14      	ldr	r3, [pc, #80]	@ (8000d74 <LAT_wait_data+0x84>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

				result = true;
 8000d28:	2301      	movs	r3, #1
 8000d2a:	73fb      	strb	r3, [r7, #15]
 8000d2c:	e004      	b.n	8000d38 <LAT_wait_data+0x48>
			}
			else
			{
				LAT_errCode = LAT_RECEIVE_WRONG_STRING;
 8000d2e:	4b13      	ldr	r3, [pc, #76]	@ (8000d7c <LAT_wait_data+0x8c>)
 8000d30:	220c      	movs	r2, #12
 8000d32:	701a      	strb	r2, [r3, #0]

				result = false;
 8000d34:	2300      	movs	r3, #0
 8000d36:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 8000d38:	b662      	cpsie	i
}
 8000d3a:	bf00      	nop
			}

			LAT_ENABLE_ISR();
			break;
 8000d3c:	e007      	b.n	8000d4e <LAT_wait_data+0x5e>
	while(HAL_GetTick() - start < timeout_ms)
 8000d3e:	f000 ffe1 	bl	8001d04 <HAL_GetTick>
 8000d42:	4602      	mov	r2, r0
 8000d44:	68bb      	ldr	r3, [r7, #8]
 8000d46:	1ad3      	subs	r3, r2, r3
 8000d48:	683a      	ldr	r2, [r7, #0]
 8000d4a:	429a      	cmp	r2, r3
 8000d4c:	d8d9      	bhi.n	8000d02 <LAT_wait_data+0x12>
		}
	}

	if(HAL_GetTick() - start >= timeout_ms)
 8000d4e:	f000 ffd9 	bl	8001d04 <HAL_GetTick>
 8000d52:	4602      	mov	r2, r0
 8000d54:	68bb      	ldr	r3, [r7, #8]
 8000d56:	1ad3      	subs	r3, r2, r3
 8000d58:	683a      	ldr	r2, [r7, #0]
 8000d5a:	429a      	cmp	r2, r3
 8000d5c:	d804      	bhi.n	8000d68 <LAT_wait_data+0x78>
	{
		result = false;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	73fb      	strb	r3, [r7, #15]
		LAT_errCode = LAT_RECEIVE_TIMEOUT;
 8000d62:	4b06      	ldr	r3, [pc, #24]	@ (8000d7c <LAT_wait_data+0x8c>)
 8000d64:	220b      	movs	r2, #11
 8000d66:	701a      	strb	r2, [r3, #0]
	}

	return result;
 8000d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3710      	adds	r7, #16
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	200000c8 	.word	0x200000c8
 8000d78:	200000e9 	.word	0x200000e9
 8000d7c:	20000153 	.word	0x20000153

08000d80 <LAT_update_Rxerr_bgn>:

void LAT_update_Rxerr_bgn(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
	if (LAT_errCode == LAT_RECEIVE_WRONG_STRING)
 8000d84:	4b09      	ldr	r3, [pc, #36]	@ (8000dac <LAT_update_Rxerr_bgn+0x2c>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	2b0c      	cmp	r3, #12
 8000d8a:	d103      	bne.n	8000d94 <LAT_update_Rxerr_bgn+0x14>
	{
		LAT_errCode = LAT_HANDSHAKE_BGN_WRONG_RX;
 8000d8c:	4b07      	ldr	r3, [pc, #28]	@ (8000dac <LAT_update_Rxerr_bgn+0x2c>)
 8000d8e:	2201      	movs	r2, #1
 8000d90:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		// do nothing
	}
}
 8000d92:	e006      	b.n	8000da2 <LAT_update_Rxerr_bgn+0x22>
	else if (LAT_errCode == LAT_RECEIVE_TIMEOUT)
 8000d94:	4b05      	ldr	r3, [pc, #20]	@ (8000dac <LAT_update_Rxerr_bgn+0x2c>)
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	2b0b      	cmp	r3, #11
 8000d9a:	d102      	bne.n	8000da2 <LAT_update_Rxerr_bgn+0x22>
		LAT_errCode = LAT_HANDSHAKE_BGN_TIMEOUT_RX;
 8000d9c:	4b03      	ldr	r3, [pc, #12]	@ (8000dac <LAT_update_Rxerr_bgn+0x2c>)
 8000d9e:	2202      	movs	r2, #2
 8000da0:	701a      	strb	r2, [r3, #0]
}
 8000da2:	bf00      	nop
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bc80      	pop	{r7}
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop
 8000dac:	20000153 	.word	0x20000153

08000db0 <LAT_update_Txerr_bgn>:

void LAT_update_Txerr_bgn(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
	if (LAT_errCode == LAT_TRANSMIT_WRONG_LENGTH)
 8000db4:	4b09      	ldr	r3, [pc, #36]	@ (8000ddc <LAT_update_Txerr_bgn+0x2c>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	2b0a      	cmp	r3, #10
 8000dba:	d103      	bne.n	8000dc4 <LAT_update_Txerr_bgn+0x14>
	{
		LAT_errCode =  LAT_HANDSHAKE_BGN_LENGTH_TX;
 8000dbc:	4b07      	ldr	r3, [pc, #28]	@ (8000ddc <LAT_update_Txerr_bgn+0x2c>)
 8000dbe:	2203      	movs	r2, #3
 8000dc0:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		// do nothing
	}
}
 8000dc2:	e006      	b.n	8000dd2 <LAT_update_Txerr_bgn+0x22>
	else if (LAT_errCode == LAT_TRANSMIT_TIMEOUT)
 8000dc4:	4b05      	ldr	r3, [pc, #20]	@ (8000ddc <LAT_update_Txerr_bgn+0x2c>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	2b09      	cmp	r3, #9
 8000dca:	d102      	bne.n	8000dd2 <LAT_update_Txerr_bgn+0x22>
		LAT_errCode = LAT_HANDSHAKE_BGN_TIMEOUT_TX;
 8000dcc:	4b03      	ldr	r3, [pc, #12]	@ (8000ddc <LAT_update_Txerr_bgn+0x2c>)
 8000dce:	2204      	movs	r2, #4
 8000dd0:	701a      	strb	r2, [r3, #0]
}
 8000dd2:	bf00      	nop
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bc80      	pop	{r7}
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	20000153 	.word	0x20000153

08000de0 <LAT_update_Rxerr_end>:

void LAT_update_Rxerr_end(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
	if (LAT_errCode == LAT_RECEIVE_WRONG_STRING)
 8000de4:	4b09      	ldr	r3, [pc, #36]	@ (8000e0c <LAT_update_Rxerr_end+0x2c>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	2b0c      	cmp	r3, #12
 8000dea:	d103      	bne.n	8000df4 <LAT_update_Rxerr_end+0x14>
	{
		LAT_errCode = LAT_HANDSHAKE_END_WRONG_RX;
 8000dec:	4b07      	ldr	r3, [pc, #28]	@ (8000e0c <LAT_update_Rxerr_end+0x2c>)
 8000dee:	2205      	movs	r2, #5
 8000df0:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		// do nothing
	}
}
 8000df2:	e006      	b.n	8000e02 <LAT_update_Rxerr_end+0x22>
	else if (LAT_errCode == LAT_RECEIVE_TIMEOUT)
 8000df4:	4b05      	ldr	r3, [pc, #20]	@ (8000e0c <LAT_update_Rxerr_end+0x2c>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	2b0b      	cmp	r3, #11
 8000dfa:	d102      	bne.n	8000e02 <LAT_update_Rxerr_end+0x22>
		LAT_errCode = LAT_HANDSHAKE_END_TIMEOUT_RX;
 8000dfc:	4b03      	ldr	r3, [pc, #12]	@ (8000e0c <LAT_update_Rxerr_end+0x2c>)
 8000dfe:	2206      	movs	r2, #6
 8000e00:	701a      	strb	r2, [r3, #0]
}
 8000e02:	bf00      	nop
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bc80      	pop	{r7}
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	20000153 	.word	0x20000153

08000e10 <LAT_update_Txerr_end>:

void LAT_update_Txerr_end(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
	if (LAT_errCode == LAT_TRANSMIT_WRONG_LENGTH)
 8000e14:	4b09      	ldr	r3, [pc, #36]	@ (8000e3c <LAT_update_Txerr_end+0x2c>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	2b0a      	cmp	r3, #10
 8000e1a:	d103      	bne.n	8000e24 <LAT_update_Txerr_end+0x14>
	{
		LAT_errCode =  LAT_HANDSHAKE_END_LENGTH_TX;
 8000e1c:	4b07      	ldr	r3, [pc, #28]	@ (8000e3c <LAT_update_Txerr_end+0x2c>)
 8000e1e:	2207      	movs	r2, #7
 8000e20:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		// do nothing
	}
}
 8000e22:	e006      	b.n	8000e32 <LAT_update_Txerr_end+0x22>
	else if (LAT_errCode == LAT_TRANSMIT_TIMEOUT)
 8000e24:	4b05      	ldr	r3, [pc, #20]	@ (8000e3c <LAT_update_Txerr_end+0x2c>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	2b09      	cmp	r3, #9
 8000e2a:	d102      	bne.n	8000e32 <LAT_update_Txerr_end+0x22>
		LAT_errCode = LAT_HANDSHAKE_END_TIMEOUT_TX;
 8000e2c:	4b03      	ldr	r3, [pc, #12]	@ (8000e3c <LAT_update_Txerr_end+0x2c>)
 8000e2e:	2208      	movs	r2, #8
 8000e30:	701a      	strb	r2, [r3, #0]
}
 8000e32:	bf00      	nop
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bc80      	pop	{r7}
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	20000153 	.word	0x20000153

08000e40 <LAT_handshake_begin>:

/*---- handshake ----*/

bool LAT_handshake_begin(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
	if(LAT_wait_data(LAT_PC_TO_MCU_RDY, LAT_1ST_TIMEOUT_MS) == false)
 8000e44:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000e48:	4816      	ldr	r0, [pc, #88]	@ (8000ea4 <LAT_handshake_begin+0x64>)
 8000e4a:	f7ff ff51 	bl	8000cf0 <LAT_wait_data>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	f083 0301 	eor.w	r3, r3, #1
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d003      	beq.n	8000e62 <LAT_handshake_begin+0x22>
	{
		LAT_update_Rxerr_bgn();
 8000e5a:	f7ff ff91 	bl	8000d80 <LAT_update_Rxerr_bgn>
		return false;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	e01e      	b.n	8000ea0 <LAT_handshake_begin+0x60>
	}

	if(LAT_send_data(LAT_MCU_TO_PC_ACK, LAT_TX_TIMEOUT_MS * strlen(LAT_MCU_TO_PC_ACK)) == false)
 8000e62:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8000e66:	4810      	ldr	r0, [pc, #64]	@ (8000ea8 <LAT_handshake_begin+0x68>)
 8000e68:	f7ff feea 	bl	8000c40 <LAT_send_data>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	f083 0301 	eor.w	r3, r3, #1
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d003      	beq.n	8000e80 <LAT_handshake_begin+0x40>
	{
		LAT_update_Txerr_bgn();
 8000e78:	f7ff ff9a 	bl	8000db0 <LAT_update_Txerr_bgn>
		return false;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	e00f      	b.n	8000ea0 <LAT_handshake_begin+0x60>
	}

	if(LAT_wait_data(LAT_PC_TO_MCU_GO, LAT_RX_TIMEOUT_MS * strlen(LAT_PC_TO_MCU_GO)) == false)
 8000e80:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000e84:	4809      	ldr	r0, [pc, #36]	@ (8000eac <LAT_handshake_begin+0x6c>)
 8000e86:	f7ff ff33 	bl	8000cf0 <LAT_wait_data>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	f083 0301 	eor.w	r3, r3, #1
 8000e90:	b2db      	uxtb	r3, r3
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d003      	beq.n	8000e9e <LAT_handshake_begin+0x5e>
	{
		LAT_update_Rxerr_bgn();
 8000e96:	f7ff ff73 	bl	8000d80 <LAT_update_Rxerr_bgn>
		return false;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	e000      	b.n	8000ea0 <LAT_handshake_begin+0x60>
	}
	else
		return true;
 8000e9e:	2301      	movs	r3, #1
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	08004294 	.word	0x08004294
 8000ea8:	08004298 	.word	0x08004298
 8000eac:	0800429c 	.word	0x0800429c

08000eb0 <LAT_handshake_end>:

bool LAT_handshake_end(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
	if(LAT_send_data(LAT_MCU_TO_PC_END, LAT_TX_TIMEOUT_MS * strlen(LAT_MCU_TO_PC_END)) == false)
 8000eb4:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8000eb8:	480f      	ldr	r0, [pc, #60]	@ (8000ef8 <LAT_handshake_end+0x48>)
 8000eba:	f7ff fec1 	bl	8000c40 <LAT_send_data>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	f083 0301 	eor.w	r3, r3, #1
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d003      	beq.n	8000ed2 <LAT_handshake_end+0x22>
	{
		LAT_update_Txerr_end();
 8000eca:	f7ff ffa1 	bl	8000e10 <LAT_update_Txerr_end>
		return false;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	e00f      	b.n	8000ef2 <LAT_handshake_end+0x42>
	}

	if(LAT_wait_data(LAT_MCU_TO_PC_ACK, LAT_RX_TIMEOUT_MS * strlen(LAT_MCU_TO_PC_ACK)) == false)
 8000ed2:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8000ed6:	4809      	ldr	r0, [pc, #36]	@ (8000efc <LAT_handshake_end+0x4c>)
 8000ed8:	f7ff ff0a 	bl	8000cf0 <LAT_wait_data>
 8000edc:	4603      	mov	r3, r0
 8000ede:	f083 0301 	eor.w	r3, r3, #1
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d003      	beq.n	8000ef0 <LAT_handshake_end+0x40>
	{
		LAT_update_Rxerr_end();
 8000ee8:	f7ff ff7a 	bl	8000de0 <LAT_update_Rxerr_end>
		return false;
 8000eec:	2300      	movs	r3, #0
 8000eee:	e000      	b.n	8000ef2 <LAT_handshake_end+0x42>
	}
	else
		return true;
 8000ef0:	2301      	movs	r3, #1
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	080042a0 	.word	0x080042a0
 8000efc:	08004298 	.word	0x08004298

08000f00 <LAT_process_superLoop>:
}

/*---- logic automatic tester flow ----*/

typLAT_errCode LAT_process_superLoop(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(LAT_UART_HANDLER,(uint8_t*) &LAT_rxInfo.rxByte, 1);
 8000f04:	2201      	movs	r2, #1
 8000f06:	4912      	ldr	r1, [pc, #72]	@ (8000f50 <LAT_process_superLoop+0x50>)
 8000f08:	4812      	ldr	r0, [pc, #72]	@ (8000f54 <LAT_process_superLoop+0x54>)
 8000f0a:	f001 ff58 	bl	8002dbe <HAL_UART_Receive_IT>

	if(LAT_handshake_begin() == false)
 8000f0e:	f7ff ff97 	bl	8000e40 <LAT_handshake_begin>
 8000f12:	4603      	mov	r3, r0
 8000f14:	f083 0301 	eor.w	r3, r3, #1
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d002      	beq.n	8000f24 <LAT_process_superLoop+0x24>
		return LAT_errCode;
 8000f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f58 <LAT_process_superLoop+0x58>)
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	e012      	b.n	8000f4a <LAT_process_superLoop+0x4a>

	if(LAT_logic_test() == false)
 8000f24:	f000 fe52 	bl	8001bcc <LAT_logic_test>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	f083 0301 	eor.w	r3, r3, #1
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d006      	beq.n	8000f42 <LAT_process_superLoop+0x42>
	{
		if(LAT_errCode != LAT_LOGICTEST_NONE)
 8000f34:	4b08      	ldr	r3, [pc, #32]	@ (8000f58 <LAT_process_superLoop+0x58>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	2b0e      	cmp	r3, #14
 8000f3a:	d002      	beq.n	8000f42 <LAT_process_superLoop+0x42>
			LAT_errCode = LAT_LOGICTEST_FAILED;
 8000f3c:	4b06      	ldr	r3, [pc, #24]	@ (8000f58 <LAT_process_superLoop+0x58>)
 8000f3e:	220d      	movs	r2, #13
 8000f40:	701a      	strb	r2, [r3, #0]
	}

	LAT_handshake_end();
 8000f42:	f7ff ffb5 	bl	8000eb0 <LAT_handshake_end>

	return LAT_errCode;
 8000f46:	4b04      	ldr	r3, [pc, #16]	@ (8000f58 <LAT_process_superLoop+0x58>)
 8000f48:	781b      	ldrb	r3, [r3, #0]
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	200000c8 	.word	0x200000c8
 8000f54:	20000078 	.word	0x20000078
 8000f58:	20000153 	.word	0x20000153

08000f5c <ipol_u16u16>:
 *              (x1 - x0)
 */
#define IPOL_CAL_SLOPE( x0, x1, y0, y1, input)		( y0 + (y1 - y0) / (x1 - x0) * (input - x0) )

uint16_t ipol_u16u16(const uint16_t* mapX, const uint16_t* mapY, uint16_t mapSize, uint16_t input)
{
 8000f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f5e:	b089      	sub	sp, #36	@ 0x24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	60f8      	str	r0, [r7, #12]
 8000f64:	60b9      	str	r1, [r7, #8]
 8000f66:	4611      	mov	r1, r2
 8000f68:	461a      	mov	r2, r3
 8000f6a:	460b      	mov	r3, r1
 8000f6c:	80fb      	strh	r3, [r7, #6]
 8000f6e:	4613      	mov	r3, r2
 8000f70:	80bb      	strh	r3, [r7, #4]
	uint16_t mapIdx;
	uint16_t x0 = 0, x1 = 0;
 8000f72:	2300      	movs	r3, #0
 8000f74:	83bb      	strh	r3, [r7, #28]
 8000f76:	2300      	movs	r3, #0
 8000f78:	837b      	strh	r3, [r7, #26]
	uint16_t y0 = 0, y1 = 0;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	833b      	strh	r3, [r7, #24]
 8000f7e:	2300      	movs	r3, #0
 8000f80:	82fb      	strh	r3, [r7, #22]

	/*-----------------------------------------*/
	// check map size validity
	/*-----------------------------------------*/

	if (mapSize < MIN_MAP_SIZE)
 8000f82:	88fb      	ldrh	r3, [r7, #6]
 8000f84:	2b01      	cmp	r3, #1
 8000f86:	d801      	bhi.n	8000f8c <ipol_u16u16+0x30>
	{
		return 0; // map size is too small
 8000f88:	2300      	movs	r3, #0
 8000f8a:	e0af      	b.n	80010ec <ipol_u16u16+0x190>

	/*-----------------------------------------*/
	// check boundary condition (ascending map only)
	/*-----------------------------------------*/

	if (input < mapX[0])
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	881b      	ldrh	r3, [r3, #0]
 8000f90:	88ba      	ldrh	r2, [r7, #4]
 8000f92:	429a      	cmp	r2, r3
 8000f94:	d202      	bcs.n	8000f9c <ipol_u16u16+0x40>
	{
		return (uint16_t)mapY[0];
 8000f96:	68bb      	ldr	r3, [r7, #8]
 8000f98:	881b      	ldrh	r3, [r3, #0]
 8000f9a:	e0a7      	b.n	80010ec <ipol_u16u16+0x190>
	}
	else if (input > mapX[mapSize - 1])
 8000f9c:	88fb      	ldrh	r3, [r7, #6]
 8000f9e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8000fa2:	3b01      	subs	r3, #1
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	68fa      	ldr	r2, [r7, #12]
 8000fa8:	4413      	add	r3, r2
 8000faa:	881b      	ldrh	r3, [r3, #0]
 8000fac:	88ba      	ldrh	r2, [r7, #4]
 8000fae:	429a      	cmp	r2, r3
 8000fb0:	d908      	bls.n	8000fc4 <ipol_u16u16+0x68>
	{
		return (uint16_t)mapY[mapSize - 1];
 8000fb2:	88fb      	ldrh	r3, [r7, #6]
 8000fb4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8000fb8:	3b01      	subs	r3, #1
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	68ba      	ldr	r2, [r7, #8]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	881b      	ldrh	r3, [r3, #0]
 8000fc2:	e093      	b.n	80010ec <ipol_u16u16+0x190>

	/*-----------------------------------------*/
	// find a proper index for interpolation
	/*-----------------------------------------*/

	for (mapIdx = 0; mapIdx < mapSize-1; mapIdx++)
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	83fb      	strh	r3, [r7, #30]
 8000fc8:	e02e      	b.n	8001028 <ipol_u16u16+0xcc>
	{
		if (mapX[mapIdx] <= input && input <= mapX[mapIdx + 1]) // x is ascending
 8000fca:	8bfb      	ldrh	r3, [r7, #30]
 8000fcc:	005b      	lsls	r3, r3, #1
 8000fce:	68fa      	ldr	r2, [r7, #12]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	881b      	ldrh	r3, [r3, #0]
 8000fd4:	88ba      	ldrh	r2, [r7, #4]
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	d323      	bcc.n	8001022 <ipol_u16u16+0xc6>
 8000fda:	8bfb      	ldrh	r3, [r7, #30]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	68fa      	ldr	r2, [r7, #12]
 8000fe2:	4413      	add	r3, r2
 8000fe4:	881b      	ldrh	r3, [r3, #0]
 8000fe6:	88ba      	ldrh	r2, [r7, #4]
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	d81a      	bhi.n	8001022 <ipol_u16u16+0xc6>
		{
			x0 = mapX[mapIdx];
 8000fec:	8bfb      	ldrh	r3, [r7, #30]
 8000fee:	005b      	lsls	r3, r3, #1
 8000ff0:	68fa      	ldr	r2, [r7, #12]
 8000ff2:	4413      	add	r3, r2
 8000ff4:	881b      	ldrh	r3, [r3, #0]
 8000ff6:	83bb      	strh	r3, [r7, #28]
			x1 = mapX[mapIdx + 1];
 8000ff8:	8bfb      	ldrh	r3, [r7, #30]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	68fa      	ldr	r2, [r7, #12]
 8001000:	4413      	add	r3, r2
 8001002:	881b      	ldrh	r3, [r3, #0]
 8001004:	837b      	strh	r3, [r7, #26]
			y0 = mapY[mapIdx];
 8001006:	8bfb      	ldrh	r3, [r7, #30]
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	68ba      	ldr	r2, [r7, #8]
 800100c:	4413      	add	r3, r2
 800100e:	881b      	ldrh	r3, [r3, #0]
 8001010:	833b      	strh	r3, [r7, #24]
			y1 = mapY[mapIdx + 1];
 8001012:	8bfb      	ldrh	r3, [r7, #30]
 8001014:	3301      	adds	r3, #1
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	68ba      	ldr	r2, [r7, #8]
 800101a:	4413      	add	r3, r2
 800101c:	881b      	ldrh	r3, [r3, #0]
 800101e:	82fb      	strh	r3, [r7, #22]
			break;
 8001020:	e007      	b.n	8001032 <ipol_u16u16+0xd6>
	for (mapIdx = 0; mapIdx < mapSize-1; mapIdx++)
 8001022:	8bfb      	ldrh	r3, [r7, #30]
 8001024:	3301      	adds	r3, #1
 8001026:	83fb      	strh	r3, [r7, #30]
 8001028:	8bfa      	ldrh	r2, [r7, #30]
 800102a:	88fb      	ldrh	r3, [r7, #6]
 800102c:	3b01      	subs	r3, #1
 800102e:	429a      	cmp	r2, r3
 8001030:	dbcb      	blt.n	8000fca <ipol_u16u16+0x6e>
	}

	/*-----------------------------------------*/
	// saturation check
	/*-----------------------------------------*/
	result = IPOL_CAL_SLOPE((float)x0, (float)x1, (float)y0, (float)y1, (float)input);
 8001032:	8b3b      	ldrh	r3, [r7, #24]
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff f949 	bl	80002cc <__aeabi_ui2f>
 800103a:	4604      	mov	r4, r0
 800103c:	8afb      	ldrh	r3, [r7, #22]
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff f944 	bl	80002cc <__aeabi_ui2f>
 8001044:	4605      	mov	r5, r0
 8001046:	8b3b      	ldrh	r3, [r7, #24]
 8001048:	4618      	mov	r0, r3
 800104a:	f7ff f93f 	bl	80002cc <__aeabi_ui2f>
 800104e:	4603      	mov	r3, r0
 8001050:	4619      	mov	r1, r3
 8001052:	4628      	mov	r0, r5
 8001054:	f7ff f888 	bl	8000168 <__aeabi_fsub>
 8001058:	4603      	mov	r3, r0
 800105a:	461e      	mov	r6, r3
 800105c:	8b7b      	ldrh	r3, [r7, #26]
 800105e:	4618      	mov	r0, r3
 8001060:	f7ff f934 	bl	80002cc <__aeabi_ui2f>
 8001064:	4605      	mov	r5, r0
 8001066:	8bbb      	ldrh	r3, [r7, #28]
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff f92f 	bl	80002cc <__aeabi_ui2f>
 800106e:	4603      	mov	r3, r0
 8001070:	4619      	mov	r1, r3
 8001072:	4628      	mov	r0, r5
 8001074:	f7ff f878 	bl	8000168 <__aeabi_fsub>
 8001078:	4603      	mov	r3, r0
 800107a:	4619      	mov	r1, r3
 800107c:	4630      	mov	r0, r6
 800107e:	f7ff fa31 	bl	80004e4 <__aeabi_fdiv>
 8001082:	4603      	mov	r3, r0
 8001084:	461e      	mov	r6, r3
 8001086:	88bb      	ldrh	r3, [r7, #4]
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff f91f 	bl	80002cc <__aeabi_ui2f>
 800108e:	4605      	mov	r5, r0
 8001090:	8bbb      	ldrh	r3, [r7, #28]
 8001092:	4618      	mov	r0, r3
 8001094:	f7ff f91a 	bl	80002cc <__aeabi_ui2f>
 8001098:	4603      	mov	r3, r0
 800109a:	4619      	mov	r1, r3
 800109c:	4628      	mov	r0, r5
 800109e:	f7ff f863 	bl	8000168 <__aeabi_fsub>
 80010a2:	4603      	mov	r3, r0
 80010a4:	4619      	mov	r1, r3
 80010a6:	4630      	mov	r0, r6
 80010a8:	f7ff f968 	bl	800037c <__aeabi_fmul>
 80010ac:	4603      	mov	r3, r0
 80010ae:	4619      	mov	r1, r3
 80010b0:	4620      	mov	r0, r4
 80010b2:	f7ff f85b 	bl	800016c <__addsf3>
 80010b6:	4603      	mov	r3, r0
 80010b8:	613b      	str	r3, [r7, #16]

	if (result > (float)UINT16_MAX)			return UINT16_MAX;
 80010ba:	490e      	ldr	r1, [pc, #56]	@ (80010f4 <ipol_u16u16+0x198>)
 80010bc:	6938      	ldr	r0, [r7, #16]
 80010be:	f7ff fb19 	bl	80006f4 <__aeabi_fcmpgt>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d002      	beq.n	80010ce <ipol_u16u16+0x172>
 80010c8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010cc:	e00e      	b.n	80010ec <ipol_u16u16+0x190>
	else if (result < (float)UINT16_MIN)	return UINT16_MIN;
 80010ce:	f04f 0100 	mov.w	r1, #0
 80010d2:	6938      	ldr	r0, [r7, #16]
 80010d4:	f7ff faf0 	bl	80006b8 <__aeabi_fcmplt>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <ipol_u16u16+0x186>
 80010de:	2300      	movs	r3, #0
 80010e0:	e004      	b.n	80010ec <ipol_u16u16+0x190>
	else									return (uint16_t)result;
 80010e2:	6938      	ldr	r0, [r7, #16]
 80010e4:	f7ff fb36 	bl	8000754 <__aeabi_f2uiz>
 80010e8:	4603      	mov	r3, r0
 80010ea:	b29b      	uxth	r3, r3
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	3724      	adds	r7, #36	@ 0x24
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010f4:	477fff00 	.word	0x477fff00

080010f8 <ipol_u16u32>:

uint32_t ipol_u16u32(const uint16_t* mapX, const uint32_t* mapY, uint16_t mapSize, uint16_t input)
{
 80010f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010fa:	b08b      	sub	sp, #44	@ 0x2c
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	60f8      	str	r0, [r7, #12]
 8001100:	60b9      	str	r1, [r7, #8]
 8001102:	4611      	mov	r1, r2
 8001104:	461a      	mov	r2, r3
 8001106:	460b      	mov	r3, r1
 8001108:	80fb      	strh	r3, [r7, #6]
 800110a:	4613      	mov	r3, r2
 800110c:	80bb      	strh	r3, [r7, #4]
	uint16_t mapIdx;
	uint16_t x0 = 0, x1 = 0;
 800110e:	2300      	movs	r3, #0
 8001110:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001112:	2300      	movs	r3, #0
 8001114:	847b      	strh	r3, [r7, #34]	@ 0x22
	uint32_t y0 = 0, y1 = 0;
 8001116:	2300      	movs	r3, #0
 8001118:	61fb      	str	r3, [r7, #28]
 800111a:	2300      	movs	r3, #0
 800111c:	61bb      	str	r3, [r7, #24]
	float result;

	/*-----------------------------------------*/
	// check map size validity
	/*-----------------------------------------*/
	if (mapSize < MIN_MAP_SIZE)
 800111e:	88fb      	ldrh	r3, [r7, #6]
 8001120:	2b01      	cmp	r3, #1
 8001122:	d801      	bhi.n	8001128 <ipol_u16u32+0x30>
	{
		return 0; // map size is too small
 8001124:	2300      	movs	r3, #0
 8001126:	e0a2      	b.n	800126e <ipol_u16u32+0x176>
	}

	/*-----------------------------------------*/
	// check boundary condition (ascending map only)
	/*-----------------------------------------*/
	if (input < mapX[0])
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	881b      	ldrh	r3, [r3, #0]
 800112c:	88ba      	ldrh	r2, [r7, #4]
 800112e:	429a      	cmp	r2, r3
 8001130:	d202      	bcs.n	8001138 <ipol_u16u32+0x40>
	{
		return (uint32_t)mapY[0];
 8001132:	68bb      	ldr	r3, [r7, #8]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	e09a      	b.n	800126e <ipol_u16u32+0x176>
	}
	else if (input > mapX[mapSize - 1])
 8001138:	88fb      	ldrh	r3, [r7, #6]
 800113a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800113e:	3b01      	subs	r3, #1
 8001140:	005b      	lsls	r3, r3, #1
 8001142:	68fa      	ldr	r2, [r7, #12]
 8001144:	4413      	add	r3, r2
 8001146:	881b      	ldrh	r3, [r3, #0]
 8001148:	88ba      	ldrh	r2, [r7, #4]
 800114a:	429a      	cmp	r2, r3
 800114c:	d908      	bls.n	8001160 <ipol_u16u32+0x68>
	{
		return (uint32_t)mapY[mapSize - 1];
 800114e:	88fb      	ldrh	r3, [r7, #6]
 8001150:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001154:	3b01      	subs	r3, #1
 8001156:	009b      	lsls	r3, r3, #2
 8001158:	68ba      	ldr	r2, [r7, #8]
 800115a:	4413      	add	r3, r2
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	e086      	b.n	800126e <ipol_u16u32+0x176>
	}

	/*-----------------------------------------*/
	// find a proper index for interpolation
	/*-----------------------------------------*/
	for (mapIdx = 0; mapIdx < mapSize - 1; mapIdx++)
 8001160:	2300      	movs	r3, #0
 8001162:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001164:	e02e      	b.n	80011c4 <ipol_u16u32+0xcc>
	{
		if (mapX[mapIdx] <= input && input <= mapX[mapIdx + 1]) // x is ascending
 8001166:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	68fa      	ldr	r2, [r7, #12]
 800116c:	4413      	add	r3, r2
 800116e:	881b      	ldrh	r3, [r3, #0]
 8001170:	88ba      	ldrh	r2, [r7, #4]
 8001172:	429a      	cmp	r2, r3
 8001174:	d323      	bcc.n	80011be <ipol_u16u32+0xc6>
 8001176:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001178:	3301      	adds	r3, #1
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	68fa      	ldr	r2, [r7, #12]
 800117e:	4413      	add	r3, r2
 8001180:	881b      	ldrh	r3, [r3, #0]
 8001182:	88ba      	ldrh	r2, [r7, #4]
 8001184:	429a      	cmp	r2, r3
 8001186:	d81a      	bhi.n	80011be <ipol_u16u32+0xc6>
		{
			x0 = mapX[mapIdx];
 8001188:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800118a:	005b      	lsls	r3, r3, #1
 800118c:	68fa      	ldr	r2, [r7, #12]
 800118e:	4413      	add	r3, r2
 8001190:	881b      	ldrh	r3, [r3, #0]
 8001192:	84bb      	strh	r3, [r7, #36]	@ 0x24
			x1 = mapX[mapIdx + 1];
 8001194:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001196:	3301      	adds	r3, #1
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	68fa      	ldr	r2, [r7, #12]
 800119c:	4413      	add	r3, r2
 800119e:	881b      	ldrh	r3, [r3, #0]
 80011a0:	847b      	strh	r3, [r7, #34]	@ 0x22
			y0 = mapY[mapIdx];
 80011a2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	68ba      	ldr	r2, [r7, #8]
 80011a8:	4413      	add	r3, r2
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	61fb      	str	r3, [r7, #28]
			y1 = mapY[mapIdx + 1];
 80011ae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80011b0:	3301      	adds	r3, #1
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	68ba      	ldr	r2, [r7, #8]
 80011b6:	4413      	add	r3, r2
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	61bb      	str	r3, [r7, #24]
			break;
 80011bc:	e007      	b.n	80011ce <ipol_u16u32+0xd6>
	for (mapIdx = 0; mapIdx < mapSize - 1; mapIdx++)
 80011be:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80011c0:	3301      	adds	r3, #1
 80011c2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80011c4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80011c6:	88fb      	ldrh	r3, [r7, #6]
 80011c8:	3b01      	subs	r3, #1
 80011ca:	429a      	cmp	r2, r3
 80011cc:	dbcb      	blt.n	8001166 <ipol_u16u32+0x6e>
	}

	/*-----------------------------------------*/
	// saturation check
	/*-----------------------------------------*/
	result = IPOL_CAL_SLOPE((float)x0, (float)x1, (float)y0, (float)y1, (float)input);
 80011ce:	69f8      	ldr	r0, [r7, #28]
 80011d0:	f7ff f87c 	bl	80002cc <__aeabi_ui2f>
 80011d4:	4604      	mov	r4, r0
 80011d6:	69b8      	ldr	r0, [r7, #24]
 80011d8:	f7ff f878 	bl	80002cc <__aeabi_ui2f>
 80011dc:	4605      	mov	r5, r0
 80011de:	69f8      	ldr	r0, [r7, #28]
 80011e0:	f7ff f874 	bl	80002cc <__aeabi_ui2f>
 80011e4:	4603      	mov	r3, r0
 80011e6:	4619      	mov	r1, r3
 80011e8:	4628      	mov	r0, r5
 80011ea:	f7fe ffbd 	bl	8000168 <__aeabi_fsub>
 80011ee:	4603      	mov	r3, r0
 80011f0:	461e      	mov	r6, r3
 80011f2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff f869 	bl	80002cc <__aeabi_ui2f>
 80011fa:	4605      	mov	r5, r0
 80011fc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff f864 	bl	80002cc <__aeabi_ui2f>
 8001204:	4603      	mov	r3, r0
 8001206:	4619      	mov	r1, r3
 8001208:	4628      	mov	r0, r5
 800120a:	f7fe ffad 	bl	8000168 <__aeabi_fsub>
 800120e:	4603      	mov	r3, r0
 8001210:	4619      	mov	r1, r3
 8001212:	4630      	mov	r0, r6
 8001214:	f7ff f966 	bl	80004e4 <__aeabi_fdiv>
 8001218:	4603      	mov	r3, r0
 800121a:	461e      	mov	r6, r3
 800121c:	88bb      	ldrh	r3, [r7, #4]
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff f854 	bl	80002cc <__aeabi_ui2f>
 8001224:	4605      	mov	r5, r0
 8001226:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001228:	4618      	mov	r0, r3
 800122a:	f7ff f84f 	bl	80002cc <__aeabi_ui2f>
 800122e:	4603      	mov	r3, r0
 8001230:	4619      	mov	r1, r3
 8001232:	4628      	mov	r0, r5
 8001234:	f7fe ff98 	bl	8000168 <__aeabi_fsub>
 8001238:	4603      	mov	r3, r0
 800123a:	4619      	mov	r1, r3
 800123c:	4630      	mov	r0, r6
 800123e:	f7ff f89d 	bl	800037c <__aeabi_fmul>
 8001242:	4603      	mov	r3, r0
 8001244:	4619      	mov	r1, r3
 8001246:	4620      	mov	r0, r4
 8001248:	f7fe ff90 	bl	800016c <__addsf3>
 800124c:	4603      	mov	r3, r0
 800124e:	617b      	str	r3, [r7, #20]

	if (result < (float)UINT16_MIN)	return UINT32_MAX;
 8001250:	f04f 0100 	mov.w	r1, #0
 8001254:	6978      	ldr	r0, [r7, #20]
 8001256:	f7ff fa2f 	bl	80006b8 <__aeabi_fcmplt>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d002      	beq.n	8001266 <ipol_u16u32+0x16e>
 8001260:	f04f 33ff 	mov.w	r3, #4294967295
 8001264:	e003      	b.n	800126e <ipol_u16u32+0x176>
	else							return (uint32_t)result;
 8001266:	6978      	ldr	r0, [r7, #20]
 8001268:	f7ff fa74 	bl	8000754 <__aeabi_f2uiz>
 800126c:	4603      	mov	r3, r0
}
 800126e:	4618      	mov	r0, r3
 8001270:	372c      	adds	r7, #44	@ 0x2c
 8001272:	46bd      	mov	sp, r7
 8001274:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001278 <ipol_s16s16>:

int16_t ipol_s16s16(const int16_t* mapX, const int16_t* mapY, uint16_t mapSize, int16_t input)
{
 8001278:	b5f0      	push	{r4, r5, r6, r7, lr}
 800127a:	b089      	sub	sp, #36	@ 0x24
 800127c:	af00      	add	r7, sp, #0
 800127e:	60f8      	str	r0, [r7, #12]
 8001280:	60b9      	str	r1, [r7, #8]
 8001282:	4611      	mov	r1, r2
 8001284:	461a      	mov	r2, r3
 8001286:	460b      	mov	r3, r1
 8001288:	80fb      	strh	r3, [r7, #6]
 800128a:	4613      	mov	r3, r2
 800128c:	80bb      	strh	r3, [r7, #4]
	uint16_t mapIdx;
	int16_t x0 = 0, x1 = 0;
 800128e:	2300      	movs	r3, #0
 8001290:	83bb      	strh	r3, [r7, #28]
 8001292:	2300      	movs	r3, #0
 8001294:	837b      	strh	r3, [r7, #26]
	int16_t y0 = 0, y1 = 0;
 8001296:	2300      	movs	r3, #0
 8001298:	833b      	strh	r3, [r7, #24]
 800129a:	2300      	movs	r3, #0
 800129c:	82fb      	strh	r3, [r7, #22]
	float result;

	/*-----------------------------------------*/
	// check map size validity
	/*-----------------------------------------*/
	if (mapSize < MIN_MAP_SIZE)
 800129e:	88fb      	ldrh	r3, [r7, #6]
 80012a0:	2b01      	cmp	r3, #1
 80012a2:	d801      	bhi.n	80012a8 <ipol_s16s16+0x30>
	{
		return 0; // map size is too small
 80012a4:	2300      	movs	r3, #0
 80012a6:	e0c0      	b.n	800142a <ipol_s16s16+0x1b2>
	}
	/*-----------------------------------------*/
	// check boundary condition (ascending map only)
	/*-----------------------------------------*/
	if (input < mapX[0])
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012ae:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80012b2:	429a      	cmp	r2, r3
 80012b4:	da03      	bge.n	80012be <ipol_s16s16+0x46>
	{
		return (int16_t)mapY[0];
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012bc:	e0b5      	b.n	800142a <ipol_s16s16+0x1b2>
	}
	else if (input > mapX[mapSize - 1])
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80012c4:	3b01      	subs	r3, #1
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	68fa      	ldr	r2, [r7, #12]
 80012ca:	4413      	add	r3, r2
 80012cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012d0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80012d4:	429a      	cmp	r2, r3
 80012d6:	dd09      	ble.n	80012ec <ipol_s16s16+0x74>
	{
		return (int16_t)mapY[mapSize - 1];
 80012d8:	88fb      	ldrh	r3, [r7, #6]
 80012da:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80012de:	3b01      	subs	r3, #1
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	68ba      	ldr	r2, [r7, #8]
 80012e4:	4413      	add	r3, r2
 80012e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012ea:	e09e      	b.n	800142a <ipol_s16s16+0x1b2>
		// do nothing
	}
	/*-----------------------------------------*/
	// find a proper index for interpolation
	/*-----------------------------------------*/
	for (mapIdx = 0; mapIdx < mapSize - 1; mapIdx++)
 80012ec:	2300      	movs	r3, #0
 80012ee:	83fb      	strh	r3, [r7, #30]
 80012f0:	e032      	b.n	8001358 <ipol_s16s16+0xe0>
	{
		if (mapX[mapIdx] <= input && input <= mapX[mapIdx + 1]) // x is ascending
 80012f2:	8bfb      	ldrh	r3, [r7, #30]
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	68fa      	ldr	r2, [r7, #12]
 80012f8:	4413      	add	r3, r2
 80012fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012fe:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001302:	429a      	cmp	r2, r3
 8001304:	db25      	blt.n	8001352 <ipol_s16s16+0xda>
 8001306:	8bfb      	ldrh	r3, [r7, #30]
 8001308:	3301      	adds	r3, #1
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	68fa      	ldr	r2, [r7, #12]
 800130e:	4413      	add	r3, r2
 8001310:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001314:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001318:	429a      	cmp	r2, r3
 800131a:	dc1a      	bgt.n	8001352 <ipol_s16s16+0xda>
		{
			x0 = mapX[mapIdx];
 800131c:	8bfb      	ldrh	r3, [r7, #30]
 800131e:	005b      	lsls	r3, r3, #1
 8001320:	68fa      	ldr	r2, [r7, #12]
 8001322:	4413      	add	r3, r2
 8001324:	881b      	ldrh	r3, [r3, #0]
 8001326:	83bb      	strh	r3, [r7, #28]
			x1 = mapX[mapIdx + 1];
 8001328:	8bfb      	ldrh	r3, [r7, #30]
 800132a:	3301      	adds	r3, #1
 800132c:	005b      	lsls	r3, r3, #1
 800132e:	68fa      	ldr	r2, [r7, #12]
 8001330:	4413      	add	r3, r2
 8001332:	881b      	ldrh	r3, [r3, #0]
 8001334:	837b      	strh	r3, [r7, #26]
			y0 = mapY[mapIdx];
 8001336:	8bfb      	ldrh	r3, [r7, #30]
 8001338:	005b      	lsls	r3, r3, #1
 800133a:	68ba      	ldr	r2, [r7, #8]
 800133c:	4413      	add	r3, r2
 800133e:	881b      	ldrh	r3, [r3, #0]
 8001340:	833b      	strh	r3, [r7, #24]
			y1 = mapY[mapIdx + 1];
 8001342:	8bfb      	ldrh	r3, [r7, #30]
 8001344:	3301      	adds	r3, #1
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	68ba      	ldr	r2, [r7, #8]
 800134a:	4413      	add	r3, r2
 800134c:	881b      	ldrh	r3, [r3, #0]
 800134e:	82fb      	strh	r3, [r7, #22]
			break;
 8001350:	e007      	b.n	8001362 <ipol_s16s16+0xea>
	for (mapIdx = 0; mapIdx < mapSize - 1; mapIdx++)
 8001352:	8bfb      	ldrh	r3, [r7, #30]
 8001354:	3301      	adds	r3, #1
 8001356:	83fb      	strh	r3, [r7, #30]
 8001358:	8bfa      	ldrh	r2, [r7, #30]
 800135a:	88fb      	ldrh	r3, [r7, #6]
 800135c:	3b01      	subs	r3, #1
 800135e:	429a      	cmp	r2, r3
 8001360:	dbc7      	blt.n	80012f2 <ipol_s16s16+0x7a>


	/*-----------------------------------------*/
	// saturation check
	/*-----------------------------------------*/
	result = IPOL_CAL_SLOPE((float)x0, (float)x1, (float)y0, (float)y1, (float)input);
 8001362:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001366:	4618      	mov	r0, r3
 8001368:	f7fe ffb4 	bl	80002d4 <__aeabi_i2f>
 800136c:	4604      	mov	r4, r0
 800136e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001372:	4618      	mov	r0, r3
 8001374:	f7fe ffae 	bl	80002d4 <__aeabi_i2f>
 8001378:	4605      	mov	r5, r0
 800137a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800137e:	4618      	mov	r0, r3
 8001380:	f7fe ffa8 	bl	80002d4 <__aeabi_i2f>
 8001384:	4603      	mov	r3, r0
 8001386:	4619      	mov	r1, r3
 8001388:	4628      	mov	r0, r5
 800138a:	f7fe feed 	bl	8000168 <__aeabi_fsub>
 800138e:	4603      	mov	r3, r0
 8001390:	461e      	mov	r6, r3
 8001392:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001396:	4618      	mov	r0, r3
 8001398:	f7fe ff9c 	bl	80002d4 <__aeabi_i2f>
 800139c:	4605      	mov	r5, r0
 800139e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7fe ff96 	bl	80002d4 <__aeabi_i2f>
 80013a8:	4603      	mov	r3, r0
 80013aa:	4619      	mov	r1, r3
 80013ac:	4628      	mov	r0, r5
 80013ae:	f7fe fedb 	bl	8000168 <__aeabi_fsub>
 80013b2:	4603      	mov	r3, r0
 80013b4:	4619      	mov	r1, r3
 80013b6:	4630      	mov	r0, r6
 80013b8:	f7ff f894 	bl	80004e4 <__aeabi_fdiv>
 80013bc:	4603      	mov	r3, r0
 80013be:	461e      	mov	r6, r3
 80013c0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7fe ff85 	bl	80002d4 <__aeabi_i2f>
 80013ca:	4605      	mov	r5, r0
 80013cc:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7fe ff7f 	bl	80002d4 <__aeabi_i2f>
 80013d6:	4603      	mov	r3, r0
 80013d8:	4619      	mov	r1, r3
 80013da:	4628      	mov	r0, r5
 80013dc:	f7fe fec4 	bl	8000168 <__aeabi_fsub>
 80013e0:	4603      	mov	r3, r0
 80013e2:	4619      	mov	r1, r3
 80013e4:	4630      	mov	r0, r6
 80013e6:	f7fe ffc9 	bl	800037c <__aeabi_fmul>
 80013ea:	4603      	mov	r3, r0
 80013ec:	4619      	mov	r1, r3
 80013ee:	4620      	mov	r0, r4
 80013f0:	f7fe febc 	bl	800016c <__addsf3>
 80013f4:	4603      	mov	r3, r0
 80013f6:	613b      	str	r3, [r7, #16]

	if(result > (float)INT16_MAX)		return INT16_MAX;
 80013f8:	490e      	ldr	r1, [pc, #56]	@ (8001434 <ipol_s16s16+0x1bc>)
 80013fa:	6938      	ldr	r0, [r7, #16]
 80013fc:	f7ff f97a 	bl	80006f4 <__aeabi_fcmpgt>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d002      	beq.n	800140c <ipol_s16s16+0x194>
 8001406:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800140a:	e00e      	b.n	800142a <ipol_s16s16+0x1b2>
	else if(result < (float)INT16_MIN)	return INT16_MIN;
 800140c:	f04f 4147 	mov.w	r1, #3338665984	@ 0xc7000000
 8001410:	6938      	ldr	r0, [r7, #16]
 8001412:	f7ff f951 	bl	80006b8 <__aeabi_fcmplt>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <ipol_s16s16+0x1a8>
 800141c:	4b06      	ldr	r3, [pc, #24]	@ (8001438 <ipol_s16s16+0x1c0>)
 800141e:	e004      	b.n	800142a <ipol_s16s16+0x1b2>
	else								return (int16_t)result;
 8001420:	6938      	ldr	r0, [r7, #16]
 8001422:	f7ff f971 	bl	8000708 <__aeabi_f2iz>
 8001426:	4603      	mov	r3, r0
 8001428:	b21b      	sxth	r3, r3
}
 800142a:	4618      	mov	r0, r3
 800142c:	3724      	adds	r7, #36	@ 0x24
 800142e:	46bd      	mov	sp, r7
 8001430:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001432:	bf00      	nop
 8001434:	46fffe00 	.word	0x46fffe00
 8001438:	ffff8000 	.word	0xffff8000

0800143c <ipol_s16u16>:

int16_t ipol_s16u16(const int16_t* mapX, const uint16_t* mapY, uint16_t mapSize, int16_t input)
{
 800143c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800143e:	b089      	sub	sp, #36	@ 0x24
 8001440:	af00      	add	r7, sp, #0
 8001442:	60f8      	str	r0, [r7, #12]
 8001444:	60b9      	str	r1, [r7, #8]
 8001446:	4611      	mov	r1, r2
 8001448:	461a      	mov	r2, r3
 800144a:	460b      	mov	r3, r1
 800144c:	80fb      	strh	r3, [r7, #6]
 800144e:	4613      	mov	r3, r2
 8001450:	80bb      	strh	r3, [r7, #4]
	uint16_t mapIdx;
	int16_t x0 = 0, x1 = 0;
 8001452:	2300      	movs	r3, #0
 8001454:	83bb      	strh	r3, [r7, #28]
 8001456:	2300      	movs	r3, #0
 8001458:	837b      	strh	r3, [r7, #26]
	uint16_t y0 = 0, y1 = 0;
 800145a:	2300      	movs	r3, #0
 800145c:	833b      	strh	r3, [r7, #24]
 800145e:	2300      	movs	r3, #0
 8001460:	82fb      	strh	r3, [r7, #22]
	float result;
	/*-----------------------------------------*/
	// check map size validity
	/*-----------------------------------------*/
	if (mapSize < MIN_MAP_SIZE)
 8001462:	88fb      	ldrh	r3, [r7, #6]
 8001464:	2b01      	cmp	r3, #1
 8001466:	d801      	bhi.n	800146c <ipol_s16u16+0x30>
	{
		return 0; // map size is too small
 8001468:	2300      	movs	r3, #0
 800146a:	e0be      	b.n	80015ea <ipol_s16u16+0x1ae>
	}
	/*-----------------------------------------*/
	// check boundary condition (ascending map only)
	/*-----------------------------------------*/
	if (input < mapX[0])
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001472:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001476:	429a      	cmp	r2, r3
 8001478:	da03      	bge.n	8001482 <ipol_s16u16+0x46>
	{
		return (int16_t)mapY[0];
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	881b      	ldrh	r3, [r3, #0]
 800147e:	b21b      	sxth	r3, r3
 8001480:	e0b3      	b.n	80015ea <ipol_s16u16+0x1ae>
	}
	else if (input > mapX[mapSize - 1])
 8001482:	88fb      	ldrh	r3, [r7, #6]
 8001484:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8001488:	3b01      	subs	r3, #1
 800148a:	005b      	lsls	r3, r3, #1
 800148c:	68fa      	ldr	r2, [r7, #12]
 800148e:	4413      	add	r3, r2
 8001490:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001494:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001498:	429a      	cmp	r2, r3
 800149a:	dd09      	ble.n	80014b0 <ipol_s16u16+0x74>
	{
		return (int16_t)mapY[mapSize - 1];
 800149c:	88fb      	ldrh	r3, [r7, #6]
 800149e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80014a2:	3b01      	subs	r3, #1
 80014a4:	005b      	lsls	r3, r3, #1
 80014a6:	68ba      	ldr	r2, [r7, #8]
 80014a8:	4413      	add	r3, r2
 80014aa:	881b      	ldrh	r3, [r3, #0]
 80014ac:	b21b      	sxth	r3, r3
 80014ae:	e09c      	b.n	80015ea <ipol_s16u16+0x1ae>
		// do nothing
	}
	/*-----------------------------------------*/
	// find a proper index for interpolation
	/*-----------------------------------------*/
	for (mapIdx = 0; mapIdx < mapSize - 1; mapIdx++)
 80014b0:	2300      	movs	r3, #0
 80014b2:	83fb      	strh	r3, [r7, #30]
 80014b4:	e032      	b.n	800151c <ipol_s16u16+0xe0>
	{
		if (mapX[mapIdx] <= input && input <= mapX[mapIdx + 1]) // x is ascending
 80014b6:	8bfb      	ldrh	r3, [r7, #30]
 80014b8:	005b      	lsls	r3, r3, #1
 80014ba:	68fa      	ldr	r2, [r7, #12]
 80014bc:	4413      	add	r3, r2
 80014be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014c2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80014c6:	429a      	cmp	r2, r3
 80014c8:	db25      	blt.n	8001516 <ipol_s16u16+0xda>
 80014ca:	8bfb      	ldrh	r3, [r7, #30]
 80014cc:	3301      	adds	r3, #1
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	68fa      	ldr	r2, [r7, #12]
 80014d2:	4413      	add	r3, r2
 80014d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014d8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80014dc:	429a      	cmp	r2, r3
 80014de:	dc1a      	bgt.n	8001516 <ipol_s16u16+0xda>
		{
			x0 = mapX[mapIdx];
 80014e0:	8bfb      	ldrh	r3, [r7, #30]
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	68fa      	ldr	r2, [r7, #12]
 80014e6:	4413      	add	r3, r2
 80014e8:	881b      	ldrh	r3, [r3, #0]
 80014ea:	83bb      	strh	r3, [r7, #28]
			x1 = mapX[mapIdx + 1];
 80014ec:	8bfb      	ldrh	r3, [r7, #30]
 80014ee:	3301      	adds	r3, #1
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	68fa      	ldr	r2, [r7, #12]
 80014f4:	4413      	add	r3, r2
 80014f6:	881b      	ldrh	r3, [r3, #0]
 80014f8:	837b      	strh	r3, [r7, #26]
			y0 = mapY[mapIdx];
 80014fa:	8bfb      	ldrh	r3, [r7, #30]
 80014fc:	005b      	lsls	r3, r3, #1
 80014fe:	68ba      	ldr	r2, [r7, #8]
 8001500:	4413      	add	r3, r2
 8001502:	881b      	ldrh	r3, [r3, #0]
 8001504:	833b      	strh	r3, [r7, #24]
			y1 = mapY[mapIdx + 1];
 8001506:	8bfb      	ldrh	r3, [r7, #30]
 8001508:	3301      	adds	r3, #1
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	68ba      	ldr	r2, [r7, #8]
 800150e:	4413      	add	r3, r2
 8001510:	881b      	ldrh	r3, [r3, #0]
 8001512:	82fb      	strh	r3, [r7, #22]
			break;
 8001514:	e007      	b.n	8001526 <ipol_s16u16+0xea>
	for (mapIdx = 0; mapIdx < mapSize - 1; mapIdx++)
 8001516:	8bfb      	ldrh	r3, [r7, #30]
 8001518:	3301      	adds	r3, #1
 800151a:	83fb      	strh	r3, [r7, #30]
 800151c:	8bfa      	ldrh	r2, [r7, #30]
 800151e:	88fb      	ldrh	r3, [r7, #6]
 8001520:	3b01      	subs	r3, #1
 8001522:	429a      	cmp	r2, r3
 8001524:	dbc7      	blt.n	80014b6 <ipol_s16u16+0x7a>
		}
	}
	/*-----------------------------------------*/
	// saturation check
	/*-----------------------------------------*/
	result = IPOL_CAL_SLOPE((float)x0, (float)x1, (float)y0, (float)y1, (float)input);
 8001526:	8b3b      	ldrh	r3, [r7, #24]
 8001528:	4618      	mov	r0, r3
 800152a:	f7fe fecf 	bl	80002cc <__aeabi_ui2f>
 800152e:	4604      	mov	r4, r0
 8001530:	8afb      	ldrh	r3, [r7, #22]
 8001532:	4618      	mov	r0, r3
 8001534:	f7fe feca 	bl	80002cc <__aeabi_ui2f>
 8001538:	4605      	mov	r5, r0
 800153a:	8b3b      	ldrh	r3, [r7, #24]
 800153c:	4618      	mov	r0, r3
 800153e:	f7fe fec5 	bl	80002cc <__aeabi_ui2f>
 8001542:	4603      	mov	r3, r0
 8001544:	4619      	mov	r1, r3
 8001546:	4628      	mov	r0, r5
 8001548:	f7fe fe0e 	bl	8000168 <__aeabi_fsub>
 800154c:	4603      	mov	r3, r0
 800154e:	461e      	mov	r6, r3
 8001550:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001554:	4618      	mov	r0, r3
 8001556:	f7fe febd 	bl	80002d4 <__aeabi_i2f>
 800155a:	4605      	mov	r5, r0
 800155c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001560:	4618      	mov	r0, r3
 8001562:	f7fe feb7 	bl	80002d4 <__aeabi_i2f>
 8001566:	4603      	mov	r3, r0
 8001568:	4619      	mov	r1, r3
 800156a:	4628      	mov	r0, r5
 800156c:	f7fe fdfc 	bl	8000168 <__aeabi_fsub>
 8001570:	4603      	mov	r3, r0
 8001572:	4619      	mov	r1, r3
 8001574:	4630      	mov	r0, r6
 8001576:	f7fe ffb5 	bl	80004e4 <__aeabi_fdiv>
 800157a:	4603      	mov	r3, r0
 800157c:	461e      	mov	r6, r3
 800157e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001582:	4618      	mov	r0, r3
 8001584:	f7fe fea6 	bl	80002d4 <__aeabi_i2f>
 8001588:	4605      	mov	r5, r0
 800158a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800158e:	4618      	mov	r0, r3
 8001590:	f7fe fea0 	bl	80002d4 <__aeabi_i2f>
 8001594:	4603      	mov	r3, r0
 8001596:	4619      	mov	r1, r3
 8001598:	4628      	mov	r0, r5
 800159a:	f7fe fde5 	bl	8000168 <__aeabi_fsub>
 800159e:	4603      	mov	r3, r0
 80015a0:	4619      	mov	r1, r3
 80015a2:	4630      	mov	r0, r6
 80015a4:	f7fe feea 	bl	800037c <__aeabi_fmul>
 80015a8:	4603      	mov	r3, r0
 80015aa:	4619      	mov	r1, r3
 80015ac:	4620      	mov	r0, r4
 80015ae:	f7fe fddd 	bl	800016c <__addsf3>
 80015b2:	4603      	mov	r3, r0
 80015b4:	613b      	str	r3, [r7, #16]

	if (result > (float)INT16_MAX)			return INT16_MAX;
 80015b6:	490f      	ldr	r1, [pc, #60]	@ (80015f4 <ipol_s16u16+0x1b8>)
 80015b8:	6938      	ldr	r0, [r7, #16]
 80015ba:	f7ff f89b 	bl	80006f4 <__aeabi_fcmpgt>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d002      	beq.n	80015ca <ipol_s16u16+0x18e>
 80015c4:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80015c8:	e00f      	b.n	80015ea <ipol_s16u16+0x1ae>
	else if (result < (float)INT16_MIN)		return INT16_MIN;
 80015ca:	f04f 4147 	mov.w	r1, #3338665984	@ 0xc7000000
 80015ce:	6938      	ldr	r0, [r7, #16]
 80015d0:	f7ff f872 	bl	80006b8 <__aeabi_fcmplt>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <ipol_s16u16+0x1a2>
 80015da:	4b07      	ldr	r3, [pc, #28]	@ (80015f8 <ipol_s16u16+0x1bc>)
 80015dc:	e005      	b.n	80015ea <ipol_s16u16+0x1ae>
	else									return (uint16_t)result;
 80015de:	6938      	ldr	r0, [r7, #16]
 80015e0:	f7ff f8b8 	bl	8000754 <__aeabi_f2uiz>
 80015e4:	4603      	mov	r3, r0
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	b21b      	sxth	r3, r3
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3724      	adds	r7, #36	@ 0x24
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015f2:	bf00      	nop
 80015f4:	46fffe00 	.word	0x46fffe00
 80015f8:	ffff8000 	.word	0xffff8000

080015fc <ipol_u32s16>:

int16_t ipol_u32s16(const uint32_t* mapX, const int16_t* mapY, uint16_t mapSize, uint32_t input)
{
 80015fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015fe:	b08b      	sub	sp, #44	@ 0x2c
 8001600:	af00      	add	r7, sp, #0
 8001602:	60f8      	str	r0, [r7, #12]
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	603b      	str	r3, [r7, #0]
 8001608:	4613      	mov	r3, r2
 800160a:	80fb      	strh	r3, [r7, #6]
	uint16_t mapIdx;
	uint32_t x0 = 0, x1 = 0;
 800160c:	2300      	movs	r3, #0
 800160e:	623b      	str	r3, [r7, #32]
 8001610:	2300      	movs	r3, #0
 8001612:	61fb      	str	r3, [r7, #28]
	int16_t y0 = 0, y1 = 0;
 8001614:	2300      	movs	r3, #0
 8001616:	837b      	strh	r3, [r7, #26]
 8001618:	2300      	movs	r3, #0
 800161a:	833b      	strh	r3, [r7, #24]
	float result;
	/*-----------------------------------------*/
	// check map size validity
	/*-----------------------------------------*/
	if (mapSize < MIN_MAP_SIZE)
 800161c:	88fb      	ldrh	r3, [r7, #6]
 800161e:	2b01      	cmp	r3, #1
 8001620:	d801      	bhi.n	8001626 <ipol_u32s16+0x2a>
	{
		return 0; // map size is too small
 8001622:	2300      	movs	r3, #0
 8001624:	e0b0      	b.n	8001788 <ipol_u32s16+0x18c>
	}
	/*-----------------------------------------*/
	// check boundary condition (ascending map only)
	/*-----------------------------------------*/
	if (input < mapX[0])
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	683a      	ldr	r2, [r7, #0]
 800162c:	429a      	cmp	r2, r3
 800162e:	d203      	bcs.n	8001638 <ipol_u32s16+0x3c>
	{
		return (int16_t)mapY[0];
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001636:	e0a7      	b.n	8001788 <ipol_u32s16+0x18c>
	}
	else if (input > mapX[mapSize - 1])
 8001638:	88fb      	ldrh	r3, [r7, #6]
 800163a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800163e:	3b01      	subs	r3, #1
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	68fa      	ldr	r2, [r7, #12]
 8001644:	4413      	add	r3, r2
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	683a      	ldr	r2, [r7, #0]
 800164a:	429a      	cmp	r2, r3
 800164c:	d909      	bls.n	8001662 <ipol_u32s16+0x66>
	{
		return (int16_t)mapY[mapSize - 1];
 800164e:	88fb      	ldrh	r3, [r7, #6]
 8001650:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8001654:	3b01      	subs	r3, #1
 8001656:	005b      	lsls	r3, r3, #1
 8001658:	68ba      	ldr	r2, [r7, #8]
 800165a:	4413      	add	r3, r2
 800165c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001660:	e092      	b.n	8001788 <ipol_u32s16+0x18c>
		// do nothing
	}
	/*-----------------------------------------*/
	// find a proper index for interpolation
	/*-----------------------------------------*/
	for (mapIdx = 0; mapIdx < mapSize - 1; mapIdx++)
 8001662:	2300      	movs	r3, #0
 8001664:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001666:	e02e      	b.n	80016c6 <ipol_u32s16+0xca>
	{
		if (mapX[mapIdx] <= input && input <= mapX[mapIdx + 1]) // x is ascending
 8001668:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	68fa      	ldr	r2, [r7, #12]
 800166e:	4413      	add	r3, r2
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	683a      	ldr	r2, [r7, #0]
 8001674:	429a      	cmp	r2, r3
 8001676:	d323      	bcc.n	80016c0 <ipol_u32s16+0xc4>
 8001678:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800167a:	3301      	adds	r3, #1
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	68fa      	ldr	r2, [r7, #12]
 8001680:	4413      	add	r3, r2
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	683a      	ldr	r2, [r7, #0]
 8001686:	429a      	cmp	r2, r3
 8001688:	d81a      	bhi.n	80016c0 <ipol_u32s16+0xc4>
		{
			x0 = mapX[mapIdx];
 800168a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	68fa      	ldr	r2, [r7, #12]
 8001690:	4413      	add	r3, r2
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	623b      	str	r3, [r7, #32]
			x1 = mapX[mapIdx + 1];
 8001696:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001698:	3301      	adds	r3, #1
 800169a:	009b      	lsls	r3, r3, #2
 800169c:	68fa      	ldr	r2, [r7, #12]
 800169e:	4413      	add	r3, r2
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	61fb      	str	r3, [r7, #28]
			y0 = mapY[mapIdx];
 80016a4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80016a6:	005b      	lsls	r3, r3, #1
 80016a8:	68ba      	ldr	r2, [r7, #8]
 80016aa:	4413      	add	r3, r2
 80016ac:	881b      	ldrh	r3, [r3, #0]
 80016ae:	837b      	strh	r3, [r7, #26]
			y1 = mapY[mapIdx + 1];
 80016b0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80016b2:	3301      	adds	r3, #1
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	68ba      	ldr	r2, [r7, #8]
 80016b8:	4413      	add	r3, r2
 80016ba:	881b      	ldrh	r3, [r3, #0]
 80016bc:	833b      	strh	r3, [r7, #24]
			break;
 80016be:	e007      	b.n	80016d0 <ipol_u32s16+0xd4>
	for (mapIdx = 0; mapIdx < mapSize - 1; mapIdx++)
 80016c0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80016c2:	3301      	adds	r3, #1
 80016c4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80016c6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80016c8:	88fb      	ldrh	r3, [r7, #6]
 80016ca:	3b01      	subs	r3, #1
 80016cc:	429a      	cmp	r2, r3
 80016ce:	dbcb      	blt.n	8001668 <ipol_u32s16+0x6c>
		}
	}
	/*-----------------------------------------*/
	// saturation check
	/*-----------------------------------------*/
	result = IPOL_CAL_SLOPE((float)x0, (float)x1, (float)y0, (float)y1, (float)input);
 80016d0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7fe fdfd 	bl	80002d4 <__aeabi_i2f>
 80016da:	4604      	mov	r4, r0
 80016dc:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7fe fdf7 	bl	80002d4 <__aeabi_i2f>
 80016e6:	4605      	mov	r5, r0
 80016e8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7fe fdf1 	bl	80002d4 <__aeabi_i2f>
 80016f2:	4603      	mov	r3, r0
 80016f4:	4619      	mov	r1, r3
 80016f6:	4628      	mov	r0, r5
 80016f8:	f7fe fd36 	bl	8000168 <__aeabi_fsub>
 80016fc:	4603      	mov	r3, r0
 80016fe:	461e      	mov	r6, r3
 8001700:	69f8      	ldr	r0, [r7, #28]
 8001702:	f7fe fde3 	bl	80002cc <__aeabi_ui2f>
 8001706:	4605      	mov	r5, r0
 8001708:	6a38      	ldr	r0, [r7, #32]
 800170a:	f7fe fddf 	bl	80002cc <__aeabi_ui2f>
 800170e:	4603      	mov	r3, r0
 8001710:	4619      	mov	r1, r3
 8001712:	4628      	mov	r0, r5
 8001714:	f7fe fd28 	bl	8000168 <__aeabi_fsub>
 8001718:	4603      	mov	r3, r0
 800171a:	4619      	mov	r1, r3
 800171c:	4630      	mov	r0, r6
 800171e:	f7fe fee1 	bl	80004e4 <__aeabi_fdiv>
 8001722:	4603      	mov	r3, r0
 8001724:	461e      	mov	r6, r3
 8001726:	6838      	ldr	r0, [r7, #0]
 8001728:	f7fe fdd0 	bl	80002cc <__aeabi_ui2f>
 800172c:	4605      	mov	r5, r0
 800172e:	6a38      	ldr	r0, [r7, #32]
 8001730:	f7fe fdcc 	bl	80002cc <__aeabi_ui2f>
 8001734:	4603      	mov	r3, r0
 8001736:	4619      	mov	r1, r3
 8001738:	4628      	mov	r0, r5
 800173a:	f7fe fd15 	bl	8000168 <__aeabi_fsub>
 800173e:	4603      	mov	r3, r0
 8001740:	4619      	mov	r1, r3
 8001742:	4630      	mov	r0, r6
 8001744:	f7fe fe1a 	bl	800037c <__aeabi_fmul>
 8001748:	4603      	mov	r3, r0
 800174a:	4619      	mov	r1, r3
 800174c:	4620      	mov	r0, r4
 800174e:	f7fe fd0d 	bl	800016c <__addsf3>
 8001752:	4603      	mov	r3, r0
 8001754:	617b      	str	r3, [r7, #20]

	if (result > (float)INT16_MAX)			return INT16_MAX;
 8001756:	490e      	ldr	r1, [pc, #56]	@ (8001790 <ipol_u32s16+0x194>)
 8001758:	6978      	ldr	r0, [r7, #20]
 800175a:	f7fe ffcb 	bl	80006f4 <__aeabi_fcmpgt>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d002      	beq.n	800176a <ipol_u32s16+0x16e>
 8001764:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001768:	e00e      	b.n	8001788 <ipol_u32s16+0x18c>
	else if (result < (float)INT16_MIN)		return INT16_MIN;
 800176a:	f04f 4147 	mov.w	r1, #3338665984	@ 0xc7000000
 800176e:	6978      	ldr	r0, [r7, #20]
 8001770:	f7fe ffa2 	bl	80006b8 <__aeabi_fcmplt>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <ipol_u32s16+0x182>
 800177a:	4b06      	ldr	r3, [pc, #24]	@ (8001794 <ipol_u32s16+0x198>)
 800177c:	e004      	b.n	8001788 <ipol_u32s16+0x18c>
	else									return (int16_t)result;
 800177e:	6978      	ldr	r0, [r7, #20]
 8001780:	f7fe ffc2 	bl	8000708 <__aeabi_f2iz>
 8001784:	4603      	mov	r3, r0
 8001786:	b21b      	sxth	r3, r3
 8001788:	4618      	mov	r0, r3
 800178a:	372c      	adds	r7, #44	@ 0x2c
 800178c:	46bd      	mov	sp, r7
 800178e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001790:	46fffe00 	.word	0x46fffe00
 8001794:	ffff8000 	.word	0xffff8000

08001798 <logicTest_cnvrtTostr_andSend>:
		 780, 1000, 1260, 1560, 1900, 2280, 2700, 3160, 3660, 4200 };

/*---- packaging calculated Result and Send ----*/

bool logicTest_cnvrtTostr_andSend(uint16_t tcx1, uint32_t tcx2, int16_t tcx3, uint16_t tcx4, int16_t tcx5)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b088      	sub	sp, #32
 800179c:	af04      	add	r7, sp, #16
 800179e:	60b9      	str	r1, [r7, #8]
 80017a0:	4611      	mov	r1, r2
 80017a2:	461a      	mov	r2, r3
 80017a4:	4603      	mov	r3, r0
 80017a6:	81fb      	strh	r3, [r7, #14]
 80017a8:	460b      	mov	r3, r1
 80017aa:	81bb      	strh	r3, [r7, #12]
 80017ac:	4613      	mov	r3, r2
 80017ae:	80fb      	strh	r3, [r7, #6]
	// number -> str
	// ** CAUTION : logic auto tester by UART use data by string **

	snprintf((char *)logicTest_resultArr, LOGIC_TEST_RSLT_SIZE, "%u,%lu,%d,%u,%d",
 80017b0:	89f8      	ldrh	r0, [r7, #14]
 80017b2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80017b6:	88fa      	ldrh	r2, [r7, #6]
 80017b8:	f9b7 1018 	ldrsh.w	r1, [r7, #24]
 80017bc:	9103      	str	r1, [sp, #12]
 80017be:	9202      	str	r2, [sp, #8]
 80017c0:	9301      	str	r3, [sp, #4]
 80017c2:	68bb      	ldr	r3, [r7, #8]
 80017c4:	9300      	str	r3, [sp, #0]
 80017c6:	4603      	mov	r3, r0
 80017c8:	4a07      	ldr	r2, [pc, #28]	@ (80017e8 <logicTest_cnvrtTostr_andSend+0x50>)
 80017ca:	2140      	movs	r1, #64	@ 0x40
 80017cc:	4807      	ldr	r0, [pc, #28]	@ (80017ec <logicTest_cnvrtTostr_andSend+0x54>)
 80017ce:	f002 f885 	bl	80038dc <sniprintf>
			tcx1, (unsigned long) tcx2, tcx3, tcx4, tcx5);

	return LAT_send_data((const char*)logicTest_resultArr, LAT_TX_TIMEOUT_MS);
 80017d2:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80017d6:	4805      	ldr	r0, [pc, #20]	@ (80017ec <logicTest_cnvrtTostr_andSend+0x54>)
 80017d8:	f7ff fa32 	bl	8000c40 <LAT_send_data>
 80017dc:	4603      	mov	r3, r0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3710      	adds	r7, #16
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	080042a4 	.word	0x080042a4
 80017ec:	20000154 	.word	0x20000154

080017f0 <logicTest_TC0X>:

/*---- TC0X ----*/
bool logicTest_TC0X(void)
{
 80017f0:	b590      	push	{r4, r7, lr}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af02      	add	r7, sp, #8
	// TC01
	logicTest_u16u16Val = ipol_u16u16(sampleX_u16, sampleY_u16, LOGIC_TEST_MAPSIZE, 1500);
 80017f6:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80017fa:	2214      	movs	r2, #20
 80017fc:	4923      	ldr	r1, [pc, #140]	@ (800188c <logicTest_TC0X+0x9c>)
 80017fe:	4824      	ldr	r0, [pc, #144]	@ (8001890 <logicTest_TC0X+0xa0>)
 8001800:	f7ff fbac 	bl	8000f5c <ipol_u16u16>
 8001804:	4603      	mov	r3, r0
 8001806:	461a      	mov	r2, r3
 8001808:	4b22      	ldr	r3, [pc, #136]	@ (8001894 <logicTest_TC0X+0xa4>)
 800180a:	801a      	strh	r2, [r3, #0]
	// TC02
	logicTest_u16u32Val = ipol_u16u32(sampleX_u16, sampleY_u32, LOGIC_TEST_MAPSIZE, 2000);
 800180c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001810:	2214      	movs	r2, #20
 8001812:	4921      	ldr	r1, [pc, #132]	@ (8001898 <logicTest_TC0X+0xa8>)
 8001814:	481e      	ldr	r0, [pc, #120]	@ (8001890 <logicTest_TC0X+0xa0>)
 8001816:	f7ff fc6f 	bl	80010f8 <ipol_u16u32>
 800181a:	4603      	mov	r3, r0
 800181c:	4a1f      	ldr	r2, [pc, #124]	@ (800189c <logicTest_TC0X+0xac>)
 800181e:	6013      	str	r3, [r2, #0]
	// TC03
	logicTest_s16s16Val = ipol_s16s16(sampleX_s16, sampleY_s16, LOGIC_TEST_MAPSIZE, 1600);
 8001820:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 8001824:	2214      	movs	r2, #20
 8001826:	491e      	ldr	r1, [pc, #120]	@ (80018a0 <logicTest_TC0X+0xb0>)
 8001828:	481e      	ldr	r0, [pc, #120]	@ (80018a4 <logicTest_TC0X+0xb4>)
 800182a:	f7ff fd25 	bl	8001278 <ipol_s16s16>
 800182e:	4603      	mov	r3, r0
 8001830:	461a      	mov	r2, r3
 8001832:	4b1d      	ldr	r3, [pc, #116]	@ (80018a8 <logicTest_TC0X+0xb8>)
 8001834:	801a      	strh	r2, [r3, #0]
	// TC04
	logicTest_s16u16Val = ipol_s16u16(sampleX_s16, sampleY_u16, LOGIC_TEST_MAPSIZE, 1500);
 8001836:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800183a:	2214      	movs	r2, #20
 800183c:	4913      	ldr	r1, [pc, #76]	@ (800188c <logicTest_TC0X+0x9c>)
 800183e:	4819      	ldr	r0, [pc, #100]	@ (80018a4 <logicTest_TC0X+0xb4>)
 8001840:	f7ff fdfc 	bl	800143c <ipol_s16u16>
 8001844:	4603      	mov	r3, r0
 8001846:	b29a      	uxth	r2, r3
 8001848:	4b18      	ldr	r3, [pc, #96]	@ (80018ac <logicTest_TC0X+0xbc>)
 800184a:	801a      	strh	r2, [r3, #0]
	// TC05
	logicTest_u32s16Val = ipol_u32s16(sampleX_u32, sampleY_s16, LOGIC_TEST_MAPSIZE, 50000);
 800184c:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8001850:	2214      	movs	r2, #20
 8001852:	4913      	ldr	r1, [pc, #76]	@ (80018a0 <logicTest_TC0X+0xb0>)
 8001854:	4816      	ldr	r0, [pc, #88]	@ (80018b0 <logicTest_TC0X+0xc0>)
 8001856:	f7ff fed1 	bl	80015fc <ipol_u32s16>
 800185a:	4603      	mov	r3, r0
 800185c:	461a      	mov	r2, r3
 800185e:	4b15      	ldr	r3, [pc, #84]	@ (80018b4 <logicTest_TC0X+0xc4>)
 8001860:	801a      	strh	r2, [r3, #0]

	return logicTest_cnvrtTostr_andSend(logicTest_u16u16Val,
 8001862:	4b0c      	ldr	r3, [pc, #48]	@ (8001894 <logicTest_TC0X+0xa4>)
 8001864:	8818      	ldrh	r0, [r3, #0]
 8001866:	4b0d      	ldr	r3, [pc, #52]	@ (800189c <logicTest_TC0X+0xac>)
 8001868:	6819      	ldr	r1, [r3, #0]
 800186a:	4b0f      	ldr	r3, [pc, #60]	@ (80018a8 <logicTest_TC0X+0xb8>)
 800186c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001870:	4b0e      	ldr	r3, [pc, #56]	@ (80018ac <logicTest_TC0X+0xbc>)
 8001872:	881c      	ldrh	r4, [r3, #0]
 8001874:	4b0f      	ldr	r3, [pc, #60]	@ (80018b4 <logicTest_TC0X+0xc4>)
 8001876:	f9b3 3000 	ldrsh.w	r3, [r3]
 800187a:	9300      	str	r3, [sp, #0]
 800187c:	4623      	mov	r3, r4
 800187e:	f7ff ff8b 	bl	8001798 <logicTest_cnvrtTostr_andSend>
 8001882:	4603      	mov	r3, r0
			logicTest_u16u32Val, logicTest_s16s16Val, logicTest_s16u16Val,
			logicTest_u32s16Val);
}
 8001884:	4618      	mov	r0, r3
 8001886:	3704      	adds	r7, #4
 8001888:	46bd      	mov	sp, r7
 800188a:	bd90      	pop	{r4, r7, pc}
 800188c:	0800436c 	.word	0x0800436c
 8001890:	080042cc 	.word	0x080042cc
 8001894:	20000194 	.word	0x20000194
 8001898:	080043bc 	.word	0x080043bc
 800189c:	20000198 	.word	0x20000198
 80018a0:	08004394 	.word	0x08004394
 80018a4:	080042f4 	.word	0x080042f4
 80018a8:	2000019c 	.word	0x2000019c
 80018ac:	2000019e 	.word	0x2000019e
 80018b0:	0800431c 	.word	0x0800431c
 80018b4:	200001a0 	.word	0x200001a0

080018b8 <logicTest_TC1X>:
/*---- TC1X ----*/
bool logicTest_TC1X(void)
{
 80018b8:	b590      	push	{r4, r7, lr}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af02      	add	r7, sp, #8
	// TC11
	logicTest_u16u16Val = ipol_u16u16(sampleX_u16, sampleY_u16, LOGIC_TEST_MAPSIZE, 0);
 80018be:	2300      	movs	r3, #0
 80018c0:	2214      	movs	r2, #20
 80018c2:	4923      	ldr	r1, [pc, #140]	@ (8001950 <logicTest_TC1X+0x98>)
 80018c4:	4823      	ldr	r0, [pc, #140]	@ (8001954 <logicTest_TC1X+0x9c>)
 80018c6:	f7ff fb49 	bl	8000f5c <ipol_u16u16>
 80018ca:	4603      	mov	r3, r0
 80018cc:	461a      	mov	r2, r3
 80018ce:	4b22      	ldr	r3, [pc, #136]	@ (8001958 <logicTest_TC1X+0xa0>)
 80018d0:	801a      	strh	r2, [r3, #0]
	// TC12
	logicTest_u16u32Val = ipol_u16u32(sampleX_u16, sampleY_u32, LOGIC_TEST_MAPSIZE, 0);
 80018d2:	2300      	movs	r3, #0
 80018d4:	2214      	movs	r2, #20
 80018d6:	4921      	ldr	r1, [pc, #132]	@ (800195c <logicTest_TC1X+0xa4>)
 80018d8:	481e      	ldr	r0, [pc, #120]	@ (8001954 <logicTest_TC1X+0x9c>)
 80018da:	f7ff fc0d 	bl	80010f8 <ipol_u16u32>
 80018de:	4603      	mov	r3, r0
 80018e0:	4a1f      	ldr	r2, [pc, #124]	@ (8001960 <logicTest_TC1X+0xa8>)
 80018e2:	6013      	str	r3, [r2, #0]
	// TC13
	logicTest_s16s16Val = ipol_s16s16(sampleX_s16, sampleY_s16, LOGIC_TEST_MAPSIZE, -100);
 80018e4:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 80018e8:	2214      	movs	r2, #20
 80018ea:	491e      	ldr	r1, [pc, #120]	@ (8001964 <logicTest_TC1X+0xac>)
 80018ec:	481e      	ldr	r0, [pc, #120]	@ (8001968 <logicTest_TC1X+0xb0>)
 80018ee:	f7ff fcc3 	bl	8001278 <ipol_s16s16>
 80018f2:	4603      	mov	r3, r0
 80018f4:	461a      	mov	r2, r3
 80018f6:	4b1d      	ldr	r3, [pc, #116]	@ (800196c <logicTest_TC1X+0xb4>)
 80018f8:	801a      	strh	r2, [r3, #0]
	// TC14
	logicTest_s16u16Val = ipol_s16u16(sampleX_s16, sampleY_u16, LOGIC_TEST_MAPSIZE, -50);
 80018fa:	f06f 0331 	mvn.w	r3, #49	@ 0x31
 80018fe:	2214      	movs	r2, #20
 8001900:	4913      	ldr	r1, [pc, #76]	@ (8001950 <logicTest_TC1X+0x98>)
 8001902:	4819      	ldr	r0, [pc, #100]	@ (8001968 <logicTest_TC1X+0xb0>)
 8001904:	f7ff fd9a 	bl	800143c <ipol_s16u16>
 8001908:	4603      	mov	r3, r0
 800190a:	b29a      	uxth	r2, r3
 800190c:	4b18      	ldr	r3, [pc, #96]	@ (8001970 <logicTest_TC1X+0xb8>)
 800190e:	801a      	strh	r2, [r3, #0]
	// TC15
	logicTest_u32s16Val = ipol_u32s16(sampleX_u32, sampleY_s16, LOGIC_TEST_MAPSIZE, 0);
 8001910:	2300      	movs	r3, #0
 8001912:	2214      	movs	r2, #20
 8001914:	4913      	ldr	r1, [pc, #76]	@ (8001964 <logicTest_TC1X+0xac>)
 8001916:	4817      	ldr	r0, [pc, #92]	@ (8001974 <logicTest_TC1X+0xbc>)
 8001918:	f7ff fe70 	bl	80015fc <ipol_u32s16>
 800191c:	4603      	mov	r3, r0
 800191e:	461a      	mov	r2, r3
 8001920:	4b15      	ldr	r3, [pc, #84]	@ (8001978 <logicTest_TC1X+0xc0>)
 8001922:	801a      	strh	r2, [r3, #0]

	return logicTest_cnvrtTostr_andSend(logicTest_u16u16Val,
 8001924:	4b0c      	ldr	r3, [pc, #48]	@ (8001958 <logicTest_TC1X+0xa0>)
 8001926:	8818      	ldrh	r0, [r3, #0]
 8001928:	4b0d      	ldr	r3, [pc, #52]	@ (8001960 <logicTest_TC1X+0xa8>)
 800192a:	6819      	ldr	r1, [r3, #0]
 800192c:	4b0f      	ldr	r3, [pc, #60]	@ (800196c <logicTest_TC1X+0xb4>)
 800192e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001932:	4b0f      	ldr	r3, [pc, #60]	@ (8001970 <logicTest_TC1X+0xb8>)
 8001934:	881c      	ldrh	r4, [r3, #0]
 8001936:	4b10      	ldr	r3, [pc, #64]	@ (8001978 <logicTest_TC1X+0xc0>)
 8001938:	f9b3 3000 	ldrsh.w	r3, [r3]
 800193c:	9300      	str	r3, [sp, #0]
 800193e:	4623      	mov	r3, r4
 8001940:	f7ff ff2a 	bl	8001798 <logicTest_cnvrtTostr_andSend>
 8001944:	4603      	mov	r3, r0
			logicTest_u16u32Val, logicTest_s16s16Val, logicTest_s16u16Val,
			logicTest_u32s16Val);
}
 8001946:	4618      	mov	r0, r3
 8001948:	3704      	adds	r7, #4
 800194a:	46bd      	mov	sp, r7
 800194c:	bd90      	pop	{r4, r7, pc}
 800194e:	bf00      	nop
 8001950:	0800436c 	.word	0x0800436c
 8001954:	080042cc 	.word	0x080042cc
 8001958:	20000194 	.word	0x20000194
 800195c:	080043bc 	.word	0x080043bc
 8001960:	20000198 	.word	0x20000198
 8001964:	08004394 	.word	0x08004394
 8001968:	080042f4 	.word	0x080042f4
 800196c:	2000019c 	.word	0x2000019c
 8001970:	2000019e 	.word	0x2000019e
 8001974:	0800431c 	.word	0x0800431c
 8001978:	200001a0 	.word	0x200001a0

0800197c <logicTest_TC2X>:
/*---- TC2X ----*/
bool logicTest_TC2X(void)
{
 800197c:	b590      	push	{r4, r7, lr}
 800197e:	b083      	sub	sp, #12
 8001980:	af02      	add	r7, sp, #8
	// TC21
	logicTest_u16u16Val = ipol_u16u16(sampleX_u16, sampleY_u16, LOGIC_TEST_MAPSIZE, 510);
 8001982:	f44f 73ff 	mov.w	r3, #510	@ 0x1fe
 8001986:	2214      	movs	r2, #20
 8001988:	4923      	ldr	r1, [pc, #140]	@ (8001a18 <logicTest_TC2X+0x9c>)
 800198a:	4824      	ldr	r0, [pc, #144]	@ (8001a1c <logicTest_TC2X+0xa0>)
 800198c:	f7ff fae6 	bl	8000f5c <ipol_u16u16>
 8001990:	4603      	mov	r3, r0
 8001992:	461a      	mov	r2, r3
 8001994:	4b22      	ldr	r3, [pc, #136]	@ (8001a20 <logicTest_TC2X+0xa4>)
 8001996:	801a      	strh	r2, [r3, #0]
	// TC22
	logicTest_u16u32Val = ipol_u16u32(sampleX_u16, sampleY_u32, LOGIC_TEST_MAPSIZE, 510);
 8001998:	f44f 73ff 	mov.w	r3, #510	@ 0x1fe
 800199c:	2214      	movs	r2, #20
 800199e:	4921      	ldr	r1, [pc, #132]	@ (8001a24 <logicTest_TC2X+0xa8>)
 80019a0:	481e      	ldr	r0, [pc, #120]	@ (8001a1c <logicTest_TC2X+0xa0>)
 80019a2:	f7ff fba9 	bl	80010f8 <ipol_u16u32>
 80019a6:	4603      	mov	r3, r0
 80019a8:	4a1f      	ldr	r2, [pc, #124]	@ (8001a28 <logicTest_TC2X+0xac>)
 80019aa:	6013      	str	r3, [r2, #0]
	// TC23
	logicTest_s16s16Val = ipol_s16s16(sampleX_s16, sampleY_s16, LOGIC_TEST_MAPSIZE, 510);
 80019ac:	f44f 73ff 	mov.w	r3, #510	@ 0x1fe
 80019b0:	2214      	movs	r2, #20
 80019b2:	491e      	ldr	r1, [pc, #120]	@ (8001a2c <logicTest_TC2X+0xb0>)
 80019b4:	481e      	ldr	r0, [pc, #120]	@ (8001a30 <logicTest_TC2X+0xb4>)
 80019b6:	f7ff fc5f 	bl	8001278 <ipol_s16s16>
 80019ba:	4603      	mov	r3, r0
 80019bc:	461a      	mov	r2, r3
 80019be:	4b1d      	ldr	r3, [pc, #116]	@ (8001a34 <logicTest_TC2X+0xb8>)
 80019c0:	801a      	strh	r2, [r3, #0]
	// TC24
	logicTest_s16u16Val = ipol_s16u16(sampleX_s16, sampleY_u16, LOGIC_TEST_MAPSIZE, 510);
 80019c2:	f44f 73ff 	mov.w	r3, #510	@ 0x1fe
 80019c6:	2214      	movs	r2, #20
 80019c8:	4913      	ldr	r1, [pc, #76]	@ (8001a18 <logicTest_TC2X+0x9c>)
 80019ca:	4819      	ldr	r0, [pc, #100]	@ (8001a30 <logicTest_TC2X+0xb4>)
 80019cc:	f7ff fd36 	bl	800143c <ipol_s16u16>
 80019d0:	4603      	mov	r3, r0
 80019d2:	b29a      	uxth	r2, r3
 80019d4:	4b18      	ldr	r3, [pc, #96]	@ (8001a38 <logicTest_TC2X+0xbc>)
 80019d6:	801a      	strh	r2, [r3, #0]
	// TC25
	logicTest_u32s16Val = ipol_u32s16(sampleX_u32, sampleY_s16, LOGIC_TEST_MAPSIZE, 510);
 80019d8:	f44f 73ff 	mov.w	r3, #510	@ 0x1fe
 80019dc:	2214      	movs	r2, #20
 80019de:	4913      	ldr	r1, [pc, #76]	@ (8001a2c <logicTest_TC2X+0xb0>)
 80019e0:	4816      	ldr	r0, [pc, #88]	@ (8001a3c <logicTest_TC2X+0xc0>)
 80019e2:	f7ff fe0b 	bl	80015fc <ipol_u32s16>
 80019e6:	4603      	mov	r3, r0
 80019e8:	461a      	mov	r2, r3
 80019ea:	4b15      	ldr	r3, [pc, #84]	@ (8001a40 <logicTest_TC2X+0xc4>)
 80019ec:	801a      	strh	r2, [r3, #0]

	return logicTest_cnvrtTostr_andSend(logicTest_u16u16Val,
 80019ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001a20 <logicTest_TC2X+0xa4>)
 80019f0:	8818      	ldrh	r0, [r3, #0]
 80019f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001a28 <logicTest_TC2X+0xac>)
 80019f4:	6819      	ldr	r1, [r3, #0]
 80019f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001a34 <logicTest_TC2X+0xb8>)
 80019f8:	f9b3 2000 	ldrsh.w	r2, [r3]
 80019fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001a38 <logicTest_TC2X+0xbc>)
 80019fe:	881c      	ldrh	r4, [r3, #0]
 8001a00:	4b0f      	ldr	r3, [pc, #60]	@ (8001a40 <logicTest_TC2X+0xc4>)
 8001a02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a06:	9300      	str	r3, [sp, #0]
 8001a08:	4623      	mov	r3, r4
 8001a0a:	f7ff fec5 	bl	8001798 <logicTest_cnvrtTostr_andSend>
 8001a0e:	4603      	mov	r3, r0
			logicTest_u16u32Val, logicTest_s16s16Val, logicTest_s16u16Val,
			logicTest_u32s16Val);
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3704      	adds	r7, #4
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd90      	pop	{r4, r7, pc}
 8001a18:	0800436c 	.word	0x0800436c
 8001a1c:	080042cc 	.word	0x080042cc
 8001a20:	20000194 	.word	0x20000194
 8001a24:	080043bc 	.word	0x080043bc
 8001a28:	20000198 	.word	0x20000198
 8001a2c:	08004394 	.word	0x08004394
 8001a30:	080042f4 	.word	0x080042f4
 8001a34:	2000019c 	.word	0x2000019c
 8001a38:	2000019e 	.word	0x2000019e
 8001a3c:	0800431c 	.word	0x0800431c
 8001a40:	200001a0 	.word	0x200001a0

08001a44 <logicTest_TC3X>:
/*---- TC3X ----*/
bool logicTest_TC3X(void)
{
 8001a44:	b590      	push	{r4, r7, lr}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af02      	add	r7, sp, #8
	// TC31
	logicTest_u16u16Val = ipol_u16u16(sampleX_u16, sampleY_u16, LOGIC_TEST_MAPSIZE, 300);
 8001a4a:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001a4e:	2214      	movs	r2, #20
 8001a50:	4923      	ldr	r1, [pc, #140]	@ (8001ae0 <logicTest_TC3X+0x9c>)
 8001a52:	4824      	ldr	r0, [pc, #144]	@ (8001ae4 <logicTest_TC3X+0xa0>)
 8001a54:	f7ff fa82 	bl	8000f5c <ipol_u16u16>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	4b22      	ldr	r3, [pc, #136]	@ (8001ae8 <logicTest_TC3X+0xa4>)
 8001a5e:	801a      	strh	r2, [r3, #0]
	// TC32
	logicTest_u16u32Val = ipol_u16u32(sampleX_u16, sampleY_u32, LOGIC_TEST_MAPSIZE, 300);
 8001a60:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001a64:	2214      	movs	r2, #20
 8001a66:	4921      	ldr	r1, [pc, #132]	@ (8001aec <logicTest_TC3X+0xa8>)
 8001a68:	481e      	ldr	r0, [pc, #120]	@ (8001ae4 <logicTest_TC3X+0xa0>)
 8001a6a:	f7ff fb45 	bl	80010f8 <ipol_u16u32>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	4a1f      	ldr	r2, [pc, #124]	@ (8001af0 <logicTest_TC3X+0xac>)
 8001a72:	6013      	str	r3, [r2, #0]
	// TC33
	logicTest_s16s16Val = ipol_s16s16(sampleX_s16, sampleY_s16, LOGIC_TEST_MAPSIZE, 300);
 8001a74:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001a78:	2214      	movs	r2, #20
 8001a7a:	491e      	ldr	r1, [pc, #120]	@ (8001af4 <logicTest_TC3X+0xb0>)
 8001a7c:	481e      	ldr	r0, [pc, #120]	@ (8001af8 <logicTest_TC3X+0xb4>)
 8001a7e:	f7ff fbfb 	bl	8001278 <ipol_s16s16>
 8001a82:	4603      	mov	r3, r0
 8001a84:	461a      	mov	r2, r3
 8001a86:	4b1d      	ldr	r3, [pc, #116]	@ (8001afc <logicTest_TC3X+0xb8>)
 8001a88:	801a      	strh	r2, [r3, #0]
	// TC34
	logicTest_s16u16Val = ipol_s16u16(sampleX_s16, sampleY_u16, LOGIC_TEST_MAPSIZE, 300);
 8001a8a:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001a8e:	2214      	movs	r2, #20
 8001a90:	4913      	ldr	r1, [pc, #76]	@ (8001ae0 <logicTest_TC3X+0x9c>)
 8001a92:	4819      	ldr	r0, [pc, #100]	@ (8001af8 <logicTest_TC3X+0xb4>)
 8001a94:	f7ff fcd2 	bl	800143c <ipol_s16u16>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	b29a      	uxth	r2, r3
 8001a9c:	4b18      	ldr	r3, [pc, #96]	@ (8001b00 <logicTest_TC3X+0xbc>)
 8001a9e:	801a      	strh	r2, [r3, #0]
	// TC35
	logicTest_u32s16Val = ipol_u32s16(sampleX_u32, sampleY_s16, LOGIC_TEST_MAPSIZE, 300);
 8001aa0:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001aa4:	2214      	movs	r2, #20
 8001aa6:	4913      	ldr	r1, [pc, #76]	@ (8001af4 <logicTest_TC3X+0xb0>)
 8001aa8:	4816      	ldr	r0, [pc, #88]	@ (8001b04 <logicTest_TC3X+0xc0>)
 8001aaa:	f7ff fda7 	bl	80015fc <ipol_u32s16>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	4b15      	ldr	r3, [pc, #84]	@ (8001b08 <logicTest_TC3X+0xc4>)
 8001ab4:	801a      	strh	r2, [r3, #0]

	return logicTest_cnvrtTostr_andSend( logicTest_u16u16Val,
 8001ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae8 <logicTest_TC3X+0xa4>)
 8001ab8:	8818      	ldrh	r0, [r3, #0]
 8001aba:	4b0d      	ldr	r3, [pc, #52]	@ (8001af0 <logicTest_TC3X+0xac>)
 8001abc:	6819      	ldr	r1, [r3, #0]
 8001abe:	4b0f      	ldr	r3, [pc, #60]	@ (8001afc <logicTest_TC3X+0xb8>)
 8001ac0:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001ac4:	4b0e      	ldr	r3, [pc, #56]	@ (8001b00 <logicTest_TC3X+0xbc>)
 8001ac6:	881c      	ldrh	r4, [r3, #0]
 8001ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8001b08 <logicTest_TC3X+0xc4>)
 8001aca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ace:	9300      	str	r3, [sp, #0]
 8001ad0:	4623      	mov	r3, r4
 8001ad2:	f7ff fe61 	bl	8001798 <logicTest_cnvrtTostr_andSend>
 8001ad6:	4603      	mov	r3, r0
			logicTest_u16u32Val, logicTest_s16s16Val, logicTest_s16u16Val,
			logicTest_u32s16Val);
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3704      	adds	r7, #4
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd90      	pop	{r4, r7, pc}
 8001ae0:	0800436c 	.word	0x0800436c
 8001ae4:	080042cc 	.word	0x080042cc
 8001ae8:	20000194 	.word	0x20000194
 8001aec:	080043bc 	.word	0x080043bc
 8001af0:	20000198 	.word	0x20000198
 8001af4:	08004394 	.word	0x08004394
 8001af8:	080042f4 	.word	0x080042f4
 8001afc:	2000019c 	.word	0x2000019c
 8001b00:	2000019e 	.word	0x2000019e
 8001b04:	0800431c 	.word	0x0800431c
 8001b08:	200001a0 	.word	0x200001a0

08001b0c <logicTest_TC4X>:
/*---- TC4X ----*/
bool logicTest_TC4X(void)
{
 8001b0c:	b590      	push	{r4, r7, lr}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af02      	add	r7, sp, #8
	// TC41
	logicTest_u16u16Val = ipol_u16u16(sampleX_u16, sampleY_u16, LOGIC_TEST_MAPSIZE, 115);
 8001b12:	2373      	movs	r3, #115	@ 0x73
 8001b14:	2214      	movs	r2, #20
 8001b16:	4922      	ldr	r1, [pc, #136]	@ (8001ba0 <logicTest_TC4X+0x94>)
 8001b18:	4822      	ldr	r0, [pc, #136]	@ (8001ba4 <logicTest_TC4X+0x98>)
 8001b1a:	f7ff fa1f 	bl	8000f5c <ipol_u16u16>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	461a      	mov	r2, r3
 8001b22:	4b21      	ldr	r3, [pc, #132]	@ (8001ba8 <logicTest_TC4X+0x9c>)
 8001b24:	801a      	strh	r2, [r3, #0]
	// TC42
	logicTest_u16u32Val = ipol_u16u32(sampleX_u16, sampleY_u32, LOGIC_TEST_MAPSIZE, 115);
 8001b26:	2373      	movs	r3, #115	@ 0x73
 8001b28:	2214      	movs	r2, #20
 8001b2a:	4920      	ldr	r1, [pc, #128]	@ (8001bac <logicTest_TC4X+0xa0>)
 8001b2c:	481d      	ldr	r0, [pc, #116]	@ (8001ba4 <logicTest_TC4X+0x98>)
 8001b2e:	f7ff fae3 	bl	80010f8 <ipol_u16u32>
 8001b32:	4603      	mov	r3, r0
 8001b34:	4a1e      	ldr	r2, [pc, #120]	@ (8001bb0 <logicTest_TC4X+0xa4>)
 8001b36:	6013      	str	r3, [r2, #0]
	// TC43
	logicTest_s16s16Val = ipol_s16s16(sampleX_s16, sampleY_s16, LOGIC_TEST_MAPSIZE, 115);
 8001b38:	2373      	movs	r3, #115	@ 0x73
 8001b3a:	2214      	movs	r2, #20
 8001b3c:	491d      	ldr	r1, [pc, #116]	@ (8001bb4 <logicTest_TC4X+0xa8>)
 8001b3e:	481e      	ldr	r0, [pc, #120]	@ (8001bb8 <logicTest_TC4X+0xac>)
 8001b40:	f7ff fb9a 	bl	8001278 <ipol_s16s16>
 8001b44:	4603      	mov	r3, r0
 8001b46:	461a      	mov	r2, r3
 8001b48:	4b1c      	ldr	r3, [pc, #112]	@ (8001bbc <logicTest_TC4X+0xb0>)
 8001b4a:	801a      	strh	r2, [r3, #0]
	// TC44
	logicTest_s16u16Val = ipol_s16u16(sampleX_s16, sampleY_u16, LOGIC_TEST_MAPSIZE, 115);
 8001b4c:	2373      	movs	r3, #115	@ 0x73
 8001b4e:	2214      	movs	r2, #20
 8001b50:	4913      	ldr	r1, [pc, #76]	@ (8001ba0 <logicTest_TC4X+0x94>)
 8001b52:	4819      	ldr	r0, [pc, #100]	@ (8001bb8 <logicTest_TC4X+0xac>)
 8001b54:	f7ff fc72 	bl	800143c <ipol_s16u16>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	b29a      	uxth	r2, r3
 8001b5c:	4b18      	ldr	r3, [pc, #96]	@ (8001bc0 <logicTest_TC4X+0xb4>)
 8001b5e:	801a      	strh	r2, [r3, #0]
	// TC45
	logicTest_u32s16Val = ipol_u32s16(sampleX_u32, sampleY_s16, LOGIC_TEST_MAPSIZE, 115);
 8001b60:	2373      	movs	r3, #115	@ 0x73
 8001b62:	2214      	movs	r2, #20
 8001b64:	4913      	ldr	r1, [pc, #76]	@ (8001bb4 <logicTest_TC4X+0xa8>)
 8001b66:	4817      	ldr	r0, [pc, #92]	@ (8001bc4 <logicTest_TC4X+0xb8>)
 8001b68:	f7ff fd48 	bl	80015fc <ipol_u32s16>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	461a      	mov	r2, r3
 8001b70:	4b15      	ldr	r3, [pc, #84]	@ (8001bc8 <logicTest_TC4X+0xbc>)
 8001b72:	801a      	strh	r2, [r3, #0]

	return logicTest_cnvrtTostr_andSend(logicTest_u16u16Val,
 8001b74:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba8 <logicTest_TC4X+0x9c>)
 8001b76:	8818      	ldrh	r0, [r3, #0]
 8001b78:	4b0d      	ldr	r3, [pc, #52]	@ (8001bb0 <logicTest_TC4X+0xa4>)
 8001b7a:	6819      	ldr	r1, [r3, #0]
 8001b7c:	4b0f      	ldr	r3, [pc, #60]	@ (8001bbc <logicTest_TC4X+0xb0>)
 8001b7e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001b82:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc0 <logicTest_TC4X+0xb4>)
 8001b84:	881c      	ldrh	r4, [r3, #0]
 8001b86:	4b10      	ldr	r3, [pc, #64]	@ (8001bc8 <logicTest_TC4X+0xbc>)
 8001b88:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b8c:	9300      	str	r3, [sp, #0]
 8001b8e:	4623      	mov	r3, r4
 8001b90:	f7ff fe02 	bl	8001798 <logicTest_cnvrtTostr_andSend>
 8001b94:	4603      	mov	r3, r0
			logicTest_u16u32Val, logicTest_s16s16Val, logicTest_s16u16Val,
			logicTest_u32s16Val);
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3704      	adds	r7, #4
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd90      	pop	{r4, r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	0800436c 	.word	0x0800436c
 8001ba4:	080042cc 	.word	0x080042cc
 8001ba8:	20000194 	.word	0x20000194
 8001bac:	080043bc 	.word	0x080043bc
 8001bb0:	20000198 	.word	0x20000198
 8001bb4:	08004394 	.word	0x08004394
 8001bb8:	080042f4 	.word	0x080042f4
 8001bbc:	2000019c 	.word	0x2000019c
 8001bc0:	2000019e 	.word	0x2000019e
 8001bc4:	0800431c 	.word	0x0800431c
 8001bc8:	200001a0 	.word	0x200001a0

08001bcc <LAT_logic_test>:

/*---- reDefined userLogic for test ----*/

bool LAT_logic_test(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
	if (logicTest_TC0X() == false)
 8001bd0:	f7ff fe0e 	bl	80017f0 <logicTest_TC0X>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	f083 0301 	eor.w	r3, r3, #1
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d001      	beq.n	8001be4 <LAT_logic_test+0x18>
		return false;
 8001be0:	2300      	movs	r3, #0
 8001be2:	e034      	b.n	8001c4e <LAT_logic_test+0x82>
	else
		HAL_Delay(10); // wait a few ms for processing pc's buffer to empty
 8001be4:	200a      	movs	r0, #10
 8001be6:	f000 f897 	bl	8001d18 <HAL_Delay>

	if (logicTest_TC1X() == false)
 8001bea:	f7ff fe65 	bl	80018b8 <logicTest_TC1X>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	f083 0301 	eor.w	r3, r3, #1
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <LAT_logic_test+0x32>
		return false;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	e027      	b.n	8001c4e <LAT_logic_test+0x82>
	else
		HAL_Delay(10);
 8001bfe:	200a      	movs	r0, #10
 8001c00:	f000 f88a 	bl	8001d18 <HAL_Delay>

	if (logicTest_TC2X() == false)
 8001c04:	f7ff feba 	bl	800197c <logicTest_TC2X>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	f083 0301 	eor.w	r3, r3, #1
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d001      	beq.n	8001c18 <LAT_logic_test+0x4c>
		return false;
 8001c14:	2300      	movs	r3, #0
 8001c16:	e01a      	b.n	8001c4e <LAT_logic_test+0x82>
	else
		HAL_Delay(10);
 8001c18:	200a      	movs	r0, #10
 8001c1a:	f000 f87d 	bl	8001d18 <HAL_Delay>

	if (logicTest_TC3X() == false)
 8001c1e:	f7ff ff11 	bl	8001a44 <logicTest_TC3X>
 8001c22:	4603      	mov	r3, r0
 8001c24:	f083 0301 	eor.w	r3, r3, #1
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <LAT_logic_test+0x66>
		return false;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	e00d      	b.n	8001c4e <LAT_logic_test+0x82>
	else
		HAL_Delay(10);
 8001c32:	200a      	movs	r0, #10
 8001c34:	f000 f870 	bl	8001d18 <HAL_Delay>

	if(logicTest_TC4X() == false)
 8001c38:	f7ff ff68 	bl	8001b0c <logicTest_TC4X>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	f083 0301 	eor.w	r3, r3, #1
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <LAT_logic_test+0x80>
		return false;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	e000      	b.n	8001c4e <LAT_logic_test+0x82>
	else
		return true;
 8001c4c:	2301      	movs	r3, #1
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	bd80      	pop	{r7, pc}
	...

08001c54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c58:	4b08      	ldr	r3, [pc, #32]	@ (8001c7c <HAL_Init+0x28>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a07      	ldr	r2, [pc, #28]	@ (8001c7c <HAL_Init+0x28>)
 8001c5e:	f043 0310 	orr.w	r3, r3, #16
 8001c62:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c64:	2003      	movs	r0, #3
 8001c66:	f000 f947 	bl	8001ef8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c6a:	200f      	movs	r0, #15
 8001c6c:	f000 f808 	bl	8001c80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c70:	f7fe fe48 	bl	8000904 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c74:	2300      	movs	r3, #0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40022000 	.word	0x40022000

08001c80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c88:	4b12      	ldr	r3, [pc, #72]	@ (8001cd4 <HAL_InitTick+0x54>)
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	4b12      	ldr	r3, [pc, #72]	@ (8001cd8 <HAL_InitTick+0x58>)
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	4619      	mov	r1, r3
 8001c92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c96:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f000 f95f 	bl	8001f62 <HAL_SYSTICK_Config>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e00e      	b.n	8001ccc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2b0f      	cmp	r3, #15
 8001cb2:	d80a      	bhi.n	8001cca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	6879      	ldr	r1, [r7, #4]
 8001cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cbc:	f000 f927 	bl	8001f0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cc0:	4a06      	ldr	r2, [pc, #24]	@ (8001cdc <HAL_InitTick+0x5c>)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	e000      	b.n	8001ccc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	3708      	adds	r7, #8
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	20000000 	.word	0x20000000
 8001cd8:	20000008 	.word	0x20000008
 8001cdc:	20000004 	.word	0x20000004

08001ce0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ce4:	4b05      	ldr	r3, [pc, #20]	@ (8001cfc <HAL_IncTick+0x1c>)
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	461a      	mov	r2, r3
 8001cea:	4b05      	ldr	r3, [pc, #20]	@ (8001d00 <HAL_IncTick+0x20>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4413      	add	r3, r2
 8001cf0:	4a03      	ldr	r2, [pc, #12]	@ (8001d00 <HAL_IncTick+0x20>)
 8001cf2:	6013      	str	r3, [r2, #0]
}
 8001cf4:	bf00      	nop
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bc80      	pop	{r7}
 8001cfa:	4770      	bx	lr
 8001cfc:	20000008 	.word	0x20000008
 8001d00:	200001a4 	.word	0x200001a4

08001d04 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  return uwTick;
 8001d08:	4b02      	ldr	r3, [pc, #8]	@ (8001d14 <HAL_GetTick+0x10>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bc80      	pop	{r7}
 8001d12:	4770      	bx	lr
 8001d14:	200001a4 	.word	0x200001a4

08001d18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d20:	f7ff fff0 	bl	8001d04 <HAL_GetTick>
 8001d24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d30:	d005      	beq.n	8001d3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d32:	4b0a      	ldr	r3, [pc, #40]	@ (8001d5c <HAL_Delay+0x44>)
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	461a      	mov	r2, r3
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	4413      	add	r3, r2
 8001d3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d3e:	bf00      	nop
 8001d40:	f7ff ffe0 	bl	8001d04 <HAL_GetTick>
 8001d44:	4602      	mov	r2, r0
 8001d46:	68bb      	ldr	r3, [r7, #8]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	68fa      	ldr	r2, [r7, #12]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d8f7      	bhi.n	8001d40 <HAL_Delay+0x28>
  {
  }
}
 8001d50:	bf00      	nop
 8001d52:	bf00      	nop
 8001d54:	3710      	adds	r7, #16
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	20000008 	.word	0x20000008

08001d60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b085      	sub	sp, #20
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	f003 0307 	and.w	r3, r3, #7
 8001d6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d70:	4b0c      	ldr	r3, [pc, #48]	@ (8001da4 <__NVIC_SetPriorityGrouping+0x44>)
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d76:	68ba      	ldr	r2, [r7, #8]
 8001d78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d92:	4a04      	ldr	r2, [pc, #16]	@ (8001da4 <__NVIC_SetPriorityGrouping+0x44>)
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	60d3      	str	r3, [r2, #12]
}
 8001d98:	bf00      	nop
 8001d9a:	3714      	adds	r7, #20
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bc80      	pop	{r7}
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	e000ed00 	.word	0xe000ed00

08001da8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dac:	4b04      	ldr	r3, [pc, #16]	@ (8001dc0 <__NVIC_GetPriorityGrouping+0x18>)
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	0a1b      	lsrs	r3, r3, #8
 8001db2:	f003 0307 	and.w	r3, r3, #7
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bc80      	pop	{r7}
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	e000ed00 	.word	0xe000ed00

08001dc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	4603      	mov	r3, r0
 8001dcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	db0b      	blt.n	8001dee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dd6:	79fb      	ldrb	r3, [r7, #7]
 8001dd8:	f003 021f 	and.w	r2, r3, #31
 8001ddc:	4906      	ldr	r1, [pc, #24]	@ (8001df8 <__NVIC_EnableIRQ+0x34>)
 8001dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de2:	095b      	lsrs	r3, r3, #5
 8001de4:	2001      	movs	r0, #1
 8001de6:	fa00 f202 	lsl.w	r2, r0, r2
 8001dea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001dee:	bf00      	nop
 8001df0:	370c      	adds	r7, #12
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bc80      	pop	{r7}
 8001df6:	4770      	bx	lr
 8001df8:	e000e100 	.word	0xe000e100

08001dfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	4603      	mov	r3, r0
 8001e04:	6039      	str	r1, [r7, #0]
 8001e06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	db0a      	blt.n	8001e26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	b2da      	uxtb	r2, r3
 8001e14:	490c      	ldr	r1, [pc, #48]	@ (8001e48 <__NVIC_SetPriority+0x4c>)
 8001e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1a:	0112      	lsls	r2, r2, #4
 8001e1c:	b2d2      	uxtb	r2, r2
 8001e1e:	440b      	add	r3, r1
 8001e20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e24:	e00a      	b.n	8001e3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	b2da      	uxtb	r2, r3
 8001e2a:	4908      	ldr	r1, [pc, #32]	@ (8001e4c <__NVIC_SetPriority+0x50>)
 8001e2c:	79fb      	ldrb	r3, [r7, #7]
 8001e2e:	f003 030f 	and.w	r3, r3, #15
 8001e32:	3b04      	subs	r3, #4
 8001e34:	0112      	lsls	r2, r2, #4
 8001e36:	b2d2      	uxtb	r2, r2
 8001e38:	440b      	add	r3, r1
 8001e3a:	761a      	strb	r2, [r3, #24]
}
 8001e3c:	bf00      	nop
 8001e3e:	370c      	adds	r7, #12
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bc80      	pop	{r7}
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	e000e100 	.word	0xe000e100
 8001e4c:	e000ed00 	.word	0xe000ed00

08001e50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b089      	sub	sp, #36	@ 0x24
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	60f8      	str	r0, [r7, #12]
 8001e58:	60b9      	str	r1, [r7, #8]
 8001e5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	f003 0307 	and.w	r3, r3, #7
 8001e62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e64:	69fb      	ldr	r3, [r7, #28]
 8001e66:	f1c3 0307 	rsb	r3, r3, #7
 8001e6a:	2b04      	cmp	r3, #4
 8001e6c:	bf28      	it	cs
 8001e6e:	2304      	movcs	r3, #4
 8001e70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e72:	69fb      	ldr	r3, [r7, #28]
 8001e74:	3304      	adds	r3, #4
 8001e76:	2b06      	cmp	r3, #6
 8001e78:	d902      	bls.n	8001e80 <NVIC_EncodePriority+0x30>
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	3b03      	subs	r3, #3
 8001e7e:	e000      	b.n	8001e82 <NVIC_EncodePriority+0x32>
 8001e80:	2300      	movs	r3, #0
 8001e82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e84:	f04f 32ff 	mov.w	r2, #4294967295
 8001e88:	69bb      	ldr	r3, [r7, #24]
 8001e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8e:	43da      	mvns	r2, r3
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	401a      	ands	r2, r3
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e98:	f04f 31ff 	mov.w	r1, #4294967295
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001ea2:	43d9      	mvns	r1, r3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ea8:	4313      	orrs	r3, r2
         );
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3724      	adds	r7, #36	@ 0x24
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bc80      	pop	{r7}
 8001eb2:	4770      	bx	lr

08001eb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	3b01      	subs	r3, #1
 8001ec0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ec4:	d301      	bcc.n	8001eca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e00f      	b.n	8001eea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001eca:	4a0a      	ldr	r2, [pc, #40]	@ (8001ef4 <SysTick_Config+0x40>)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	3b01      	subs	r3, #1
 8001ed0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ed2:	210f      	movs	r1, #15
 8001ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ed8:	f7ff ff90 	bl	8001dfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001edc:	4b05      	ldr	r3, [pc, #20]	@ (8001ef4 <SysTick_Config+0x40>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ee2:	4b04      	ldr	r3, [pc, #16]	@ (8001ef4 <SysTick_Config+0x40>)
 8001ee4:	2207      	movs	r2, #7
 8001ee6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ee8:	2300      	movs	r3, #0
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3708      	adds	r7, #8
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	e000e010 	.word	0xe000e010

08001ef8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f7ff ff2d 	bl	8001d60 <__NVIC_SetPriorityGrouping>
}
 8001f06:	bf00      	nop
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b086      	sub	sp, #24
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	4603      	mov	r3, r0
 8001f16:	60b9      	str	r1, [r7, #8]
 8001f18:	607a      	str	r2, [r7, #4]
 8001f1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f20:	f7ff ff42 	bl	8001da8 <__NVIC_GetPriorityGrouping>
 8001f24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	68b9      	ldr	r1, [r7, #8]
 8001f2a:	6978      	ldr	r0, [r7, #20]
 8001f2c:	f7ff ff90 	bl	8001e50 <NVIC_EncodePriority>
 8001f30:	4602      	mov	r2, r0
 8001f32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f36:	4611      	mov	r1, r2
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7ff ff5f 	bl	8001dfc <__NVIC_SetPriority>
}
 8001f3e:	bf00      	nop
 8001f40:	3718      	adds	r7, #24
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f46:	b580      	push	{r7, lr}
 8001f48:	b082      	sub	sp, #8
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7ff ff35 	bl	8001dc4 <__NVIC_EnableIRQ>
}
 8001f5a:	bf00      	nop
 8001f5c:	3708      	adds	r7, #8
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f62:	b580      	push	{r7, lr}
 8001f64:	b082      	sub	sp, #8
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f7ff ffa2 	bl	8001eb4 <SysTick_Config>
 8001f70:	4603      	mov	r3, r0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	b085      	sub	sp, #20
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f82:	2300      	movs	r3, #0
 8001f84:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d008      	beq.n	8001fa4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2204      	movs	r2, #4
 8001f96:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	e020      	b.n	8001fe6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f022 020e 	bic.w	r2, r2, #14
 8001fb2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f022 0201 	bic.w	r2, r2, #1
 8001fc2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fcc:	2101      	movs	r1, #1
 8001fce:	fa01 f202 	lsl.w	r2, r1, r2
 8001fd2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001fe4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3714      	adds	r7, #20
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bc80      	pop	{r7}
 8001fee:	4770      	bx	lr

08001ff0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002002:	b2db      	uxtb	r3, r3
 8002004:	2b02      	cmp	r3, #2
 8002006:	d005      	beq.n	8002014 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2204      	movs	r2, #4
 800200c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	73fb      	strb	r3, [r7, #15]
 8002012:	e051      	b.n	80020b8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f022 020e 	bic.w	r2, r2, #14
 8002022:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f022 0201 	bic.w	r2, r2, #1
 8002032:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a22      	ldr	r2, [pc, #136]	@ (80020c4 <HAL_DMA_Abort_IT+0xd4>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d029      	beq.n	8002092 <HAL_DMA_Abort_IT+0xa2>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a21      	ldr	r2, [pc, #132]	@ (80020c8 <HAL_DMA_Abort_IT+0xd8>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d022      	beq.n	800208e <HAL_DMA_Abort_IT+0x9e>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a1f      	ldr	r2, [pc, #124]	@ (80020cc <HAL_DMA_Abort_IT+0xdc>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d01a      	beq.n	8002088 <HAL_DMA_Abort_IT+0x98>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a1e      	ldr	r2, [pc, #120]	@ (80020d0 <HAL_DMA_Abort_IT+0xe0>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d012      	beq.n	8002082 <HAL_DMA_Abort_IT+0x92>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a1c      	ldr	r2, [pc, #112]	@ (80020d4 <HAL_DMA_Abort_IT+0xe4>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d00a      	beq.n	800207c <HAL_DMA_Abort_IT+0x8c>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a1b      	ldr	r2, [pc, #108]	@ (80020d8 <HAL_DMA_Abort_IT+0xe8>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d102      	bne.n	8002076 <HAL_DMA_Abort_IT+0x86>
 8002070:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002074:	e00e      	b.n	8002094 <HAL_DMA_Abort_IT+0xa4>
 8002076:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800207a:	e00b      	b.n	8002094 <HAL_DMA_Abort_IT+0xa4>
 800207c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002080:	e008      	b.n	8002094 <HAL_DMA_Abort_IT+0xa4>
 8002082:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002086:	e005      	b.n	8002094 <HAL_DMA_Abort_IT+0xa4>
 8002088:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800208c:	e002      	b.n	8002094 <HAL_DMA_Abort_IT+0xa4>
 800208e:	2310      	movs	r3, #16
 8002090:	e000      	b.n	8002094 <HAL_DMA_Abort_IT+0xa4>
 8002092:	2301      	movs	r3, #1
 8002094:	4a11      	ldr	r2, [pc, #68]	@ (80020dc <HAL_DMA_Abort_IT+0xec>)
 8002096:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2201      	movs	r2, #1
 800209c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d003      	beq.n	80020b8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	4798      	blx	r3
    } 
  }
  return status;
 80020b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3710      	adds	r7, #16
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	40020008 	.word	0x40020008
 80020c8:	4002001c 	.word	0x4002001c
 80020cc:	40020030 	.word	0x40020030
 80020d0:	40020044 	.word	0x40020044
 80020d4:	40020058 	.word	0x40020058
 80020d8:	4002006c 	.word	0x4002006c
 80020dc:	40020000 	.word	0x40020000

080020e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b08b      	sub	sp, #44	@ 0x2c
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020ea:	2300      	movs	r3, #0
 80020ec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80020ee:	2300      	movs	r3, #0
 80020f0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020f2:	e169      	b.n	80023c8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80020f4:	2201      	movs	r2, #1
 80020f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f8:	fa02 f303 	lsl.w	r3, r2, r3
 80020fc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	69fa      	ldr	r2, [r7, #28]
 8002104:	4013      	ands	r3, r2
 8002106:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002108:	69ba      	ldr	r2, [r7, #24]
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	429a      	cmp	r2, r3
 800210e:	f040 8158 	bne.w	80023c2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	4a9a      	ldr	r2, [pc, #616]	@ (8002380 <HAL_GPIO_Init+0x2a0>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d05e      	beq.n	80021da <HAL_GPIO_Init+0xfa>
 800211c:	4a98      	ldr	r2, [pc, #608]	@ (8002380 <HAL_GPIO_Init+0x2a0>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d875      	bhi.n	800220e <HAL_GPIO_Init+0x12e>
 8002122:	4a98      	ldr	r2, [pc, #608]	@ (8002384 <HAL_GPIO_Init+0x2a4>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d058      	beq.n	80021da <HAL_GPIO_Init+0xfa>
 8002128:	4a96      	ldr	r2, [pc, #600]	@ (8002384 <HAL_GPIO_Init+0x2a4>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d86f      	bhi.n	800220e <HAL_GPIO_Init+0x12e>
 800212e:	4a96      	ldr	r2, [pc, #600]	@ (8002388 <HAL_GPIO_Init+0x2a8>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d052      	beq.n	80021da <HAL_GPIO_Init+0xfa>
 8002134:	4a94      	ldr	r2, [pc, #592]	@ (8002388 <HAL_GPIO_Init+0x2a8>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d869      	bhi.n	800220e <HAL_GPIO_Init+0x12e>
 800213a:	4a94      	ldr	r2, [pc, #592]	@ (800238c <HAL_GPIO_Init+0x2ac>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d04c      	beq.n	80021da <HAL_GPIO_Init+0xfa>
 8002140:	4a92      	ldr	r2, [pc, #584]	@ (800238c <HAL_GPIO_Init+0x2ac>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d863      	bhi.n	800220e <HAL_GPIO_Init+0x12e>
 8002146:	4a92      	ldr	r2, [pc, #584]	@ (8002390 <HAL_GPIO_Init+0x2b0>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d046      	beq.n	80021da <HAL_GPIO_Init+0xfa>
 800214c:	4a90      	ldr	r2, [pc, #576]	@ (8002390 <HAL_GPIO_Init+0x2b0>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d85d      	bhi.n	800220e <HAL_GPIO_Init+0x12e>
 8002152:	2b12      	cmp	r3, #18
 8002154:	d82a      	bhi.n	80021ac <HAL_GPIO_Init+0xcc>
 8002156:	2b12      	cmp	r3, #18
 8002158:	d859      	bhi.n	800220e <HAL_GPIO_Init+0x12e>
 800215a:	a201      	add	r2, pc, #4	@ (adr r2, 8002160 <HAL_GPIO_Init+0x80>)
 800215c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002160:	080021db 	.word	0x080021db
 8002164:	080021b5 	.word	0x080021b5
 8002168:	080021c7 	.word	0x080021c7
 800216c:	08002209 	.word	0x08002209
 8002170:	0800220f 	.word	0x0800220f
 8002174:	0800220f 	.word	0x0800220f
 8002178:	0800220f 	.word	0x0800220f
 800217c:	0800220f 	.word	0x0800220f
 8002180:	0800220f 	.word	0x0800220f
 8002184:	0800220f 	.word	0x0800220f
 8002188:	0800220f 	.word	0x0800220f
 800218c:	0800220f 	.word	0x0800220f
 8002190:	0800220f 	.word	0x0800220f
 8002194:	0800220f 	.word	0x0800220f
 8002198:	0800220f 	.word	0x0800220f
 800219c:	0800220f 	.word	0x0800220f
 80021a0:	0800220f 	.word	0x0800220f
 80021a4:	080021bd 	.word	0x080021bd
 80021a8:	080021d1 	.word	0x080021d1
 80021ac:	4a79      	ldr	r2, [pc, #484]	@ (8002394 <HAL_GPIO_Init+0x2b4>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d013      	beq.n	80021da <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80021b2:	e02c      	b.n	800220e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	623b      	str	r3, [r7, #32]
          break;
 80021ba:	e029      	b.n	8002210 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	3304      	adds	r3, #4
 80021c2:	623b      	str	r3, [r7, #32]
          break;
 80021c4:	e024      	b.n	8002210 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	68db      	ldr	r3, [r3, #12]
 80021ca:	3308      	adds	r3, #8
 80021cc:	623b      	str	r3, [r7, #32]
          break;
 80021ce:	e01f      	b.n	8002210 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	330c      	adds	r3, #12
 80021d6:	623b      	str	r3, [r7, #32]
          break;
 80021d8:	e01a      	b.n	8002210 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d102      	bne.n	80021e8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80021e2:	2304      	movs	r3, #4
 80021e4:	623b      	str	r3, [r7, #32]
          break;
 80021e6:	e013      	b.n	8002210 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d105      	bne.n	80021fc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80021f0:	2308      	movs	r3, #8
 80021f2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	69fa      	ldr	r2, [r7, #28]
 80021f8:	611a      	str	r2, [r3, #16]
          break;
 80021fa:	e009      	b.n	8002210 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80021fc:	2308      	movs	r3, #8
 80021fe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	69fa      	ldr	r2, [r7, #28]
 8002204:	615a      	str	r2, [r3, #20]
          break;
 8002206:	e003      	b.n	8002210 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002208:	2300      	movs	r3, #0
 800220a:	623b      	str	r3, [r7, #32]
          break;
 800220c:	e000      	b.n	8002210 <HAL_GPIO_Init+0x130>
          break;
 800220e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	2bff      	cmp	r3, #255	@ 0xff
 8002214:	d801      	bhi.n	800221a <HAL_GPIO_Init+0x13a>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	e001      	b.n	800221e <HAL_GPIO_Init+0x13e>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	3304      	adds	r3, #4
 800221e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002220:	69bb      	ldr	r3, [r7, #24]
 8002222:	2bff      	cmp	r3, #255	@ 0xff
 8002224:	d802      	bhi.n	800222c <HAL_GPIO_Init+0x14c>
 8002226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	e002      	b.n	8002232 <HAL_GPIO_Init+0x152>
 800222c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800222e:	3b08      	subs	r3, #8
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	210f      	movs	r1, #15
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	fa01 f303 	lsl.w	r3, r1, r3
 8002240:	43db      	mvns	r3, r3
 8002242:	401a      	ands	r2, r3
 8002244:	6a39      	ldr	r1, [r7, #32]
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	fa01 f303 	lsl.w	r3, r1, r3
 800224c:	431a      	orrs	r2, r3
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800225a:	2b00      	cmp	r3, #0
 800225c:	f000 80b1 	beq.w	80023c2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002260:	4b4d      	ldr	r3, [pc, #308]	@ (8002398 <HAL_GPIO_Init+0x2b8>)
 8002262:	699b      	ldr	r3, [r3, #24]
 8002264:	4a4c      	ldr	r2, [pc, #304]	@ (8002398 <HAL_GPIO_Init+0x2b8>)
 8002266:	f043 0301 	orr.w	r3, r3, #1
 800226a:	6193      	str	r3, [r2, #24]
 800226c:	4b4a      	ldr	r3, [pc, #296]	@ (8002398 <HAL_GPIO_Init+0x2b8>)
 800226e:	699b      	ldr	r3, [r3, #24]
 8002270:	f003 0301 	and.w	r3, r3, #1
 8002274:	60bb      	str	r3, [r7, #8]
 8002276:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002278:	4a48      	ldr	r2, [pc, #288]	@ (800239c <HAL_GPIO_Init+0x2bc>)
 800227a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800227c:	089b      	lsrs	r3, r3, #2
 800227e:	3302      	adds	r3, #2
 8002280:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002284:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002288:	f003 0303 	and.w	r3, r3, #3
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	220f      	movs	r2, #15
 8002290:	fa02 f303 	lsl.w	r3, r2, r3
 8002294:	43db      	mvns	r3, r3
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	4013      	ands	r3, r2
 800229a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	4a40      	ldr	r2, [pc, #256]	@ (80023a0 <HAL_GPIO_Init+0x2c0>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d013      	beq.n	80022cc <HAL_GPIO_Init+0x1ec>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	4a3f      	ldr	r2, [pc, #252]	@ (80023a4 <HAL_GPIO_Init+0x2c4>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d00d      	beq.n	80022c8 <HAL_GPIO_Init+0x1e8>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	4a3e      	ldr	r2, [pc, #248]	@ (80023a8 <HAL_GPIO_Init+0x2c8>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d007      	beq.n	80022c4 <HAL_GPIO_Init+0x1e4>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	4a3d      	ldr	r2, [pc, #244]	@ (80023ac <HAL_GPIO_Init+0x2cc>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d101      	bne.n	80022c0 <HAL_GPIO_Init+0x1e0>
 80022bc:	2303      	movs	r3, #3
 80022be:	e006      	b.n	80022ce <HAL_GPIO_Init+0x1ee>
 80022c0:	2304      	movs	r3, #4
 80022c2:	e004      	b.n	80022ce <HAL_GPIO_Init+0x1ee>
 80022c4:	2302      	movs	r3, #2
 80022c6:	e002      	b.n	80022ce <HAL_GPIO_Init+0x1ee>
 80022c8:	2301      	movs	r3, #1
 80022ca:	e000      	b.n	80022ce <HAL_GPIO_Init+0x1ee>
 80022cc:	2300      	movs	r3, #0
 80022ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022d0:	f002 0203 	and.w	r2, r2, #3
 80022d4:	0092      	lsls	r2, r2, #2
 80022d6:	4093      	lsls	r3, r2
 80022d8:	68fa      	ldr	r2, [r7, #12]
 80022da:	4313      	orrs	r3, r2
 80022dc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80022de:	492f      	ldr	r1, [pc, #188]	@ (800239c <HAL_GPIO_Init+0x2bc>)
 80022e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e2:	089b      	lsrs	r3, r3, #2
 80022e4:	3302      	adds	r3, #2
 80022e6:	68fa      	ldr	r2, [r7, #12]
 80022e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d006      	beq.n	8002306 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80022f8:	4b2d      	ldr	r3, [pc, #180]	@ (80023b0 <HAL_GPIO_Init+0x2d0>)
 80022fa:	689a      	ldr	r2, [r3, #8]
 80022fc:	492c      	ldr	r1, [pc, #176]	@ (80023b0 <HAL_GPIO_Init+0x2d0>)
 80022fe:	69bb      	ldr	r3, [r7, #24]
 8002300:	4313      	orrs	r3, r2
 8002302:	608b      	str	r3, [r1, #8]
 8002304:	e006      	b.n	8002314 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002306:	4b2a      	ldr	r3, [pc, #168]	@ (80023b0 <HAL_GPIO_Init+0x2d0>)
 8002308:	689a      	ldr	r2, [r3, #8]
 800230a:	69bb      	ldr	r3, [r7, #24]
 800230c:	43db      	mvns	r3, r3
 800230e:	4928      	ldr	r1, [pc, #160]	@ (80023b0 <HAL_GPIO_Init+0x2d0>)
 8002310:	4013      	ands	r3, r2
 8002312:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d006      	beq.n	800232e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002320:	4b23      	ldr	r3, [pc, #140]	@ (80023b0 <HAL_GPIO_Init+0x2d0>)
 8002322:	68da      	ldr	r2, [r3, #12]
 8002324:	4922      	ldr	r1, [pc, #136]	@ (80023b0 <HAL_GPIO_Init+0x2d0>)
 8002326:	69bb      	ldr	r3, [r7, #24]
 8002328:	4313      	orrs	r3, r2
 800232a:	60cb      	str	r3, [r1, #12]
 800232c:	e006      	b.n	800233c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800232e:	4b20      	ldr	r3, [pc, #128]	@ (80023b0 <HAL_GPIO_Init+0x2d0>)
 8002330:	68da      	ldr	r2, [r3, #12]
 8002332:	69bb      	ldr	r3, [r7, #24]
 8002334:	43db      	mvns	r3, r3
 8002336:	491e      	ldr	r1, [pc, #120]	@ (80023b0 <HAL_GPIO_Init+0x2d0>)
 8002338:	4013      	ands	r3, r2
 800233a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002344:	2b00      	cmp	r3, #0
 8002346:	d006      	beq.n	8002356 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002348:	4b19      	ldr	r3, [pc, #100]	@ (80023b0 <HAL_GPIO_Init+0x2d0>)
 800234a:	685a      	ldr	r2, [r3, #4]
 800234c:	4918      	ldr	r1, [pc, #96]	@ (80023b0 <HAL_GPIO_Init+0x2d0>)
 800234e:	69bb      	ldr	r3, [r7, #24]
 8002350:	4313      	orrs	r3, r2
 8002352:	604b      	str	r3, [r1, #4]
 8002354:	e006      	b.n	8002364 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002356:	4b16      	ldr	r3, [pc, #88]	@ (80023b0 <HAL_GPIO_Init+0x2d0>)
 8002358:	685a      	ldr	r2, [r3, #4]
 800235a:	69bb      	ldr	r3, [r7, #24]
 800235c:	43db      	mvns	r3, r3
 800235e:	4914      	ldr	r1, [pc, #80]	@ (80023b0 <HAL_GPIO_Init+0x2d0>)
 8002360:	4013      	ands	r3, r2
 8002362:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d021      	beq.n	80023b4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002370:	4b0f      	ldr	r3, [pc, #60]	@ (80023b0 <HAL_GPIO_Init+0x2d0>)
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	490e      	ldr	r1, [pc, #56]	@ (80023b0 <HAL_GPIO_Init+0x2d0>)
 8002376:	69bb      	ldr	r3, [r7, #24]
 8002378:	4313      	orrs	r3, r2
 800237a:	600b      	str	r3, [r1, #0]
 800237c:	e021      	b.n	80023c2 <HAL_GPIO_Init+0x2e2>
 800237e:	bf00      	nop
 8002380:	10320000 	.word	0x10320000
 8002384:	10310000 	.word	0x10310000
 8002388:	10220000 	.word	0x10220000
 800238c:	10210000 	.word	0x10210000
 8002390:	10120000 	.word	0x10120000
 8002394:	10110000 	.word	0x10110000
 8002398:	40021000 	.word	0x40021000
 800239c:	40010000 	.word	0x40010000
 80023a0:	40010800 	.word	0x40010800
 80023a4:	40010c00 	.word	0x40010c00
 80023a8:	40011000 	.word	0x40011000
 80023ac:	40011400 	.word	0x40011400
 80023b0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80023b4:	4b0b      	ldr	r3, [pc, #44]	@ (80023e4 <HAL_GPIO_Init+0x304>)
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	69bb      	ldr	r3, [r7, #24]
 80023ba:	43db      	mvns	r3, r3
 80023bc:	4909      	ldr	r1, [pc, #36]	@ (80023e4 <HAL_GPIO_Init+0x304>)
 80023be:	4013      	ands	r3, r2
 80023c0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80023c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c4:	3301      	adds	r3, #1
 80023c6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ce:	fa22 f303 	lsr.w	r3, r2, r3
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	f47f ae8e 	bne.w	80020f4 <HAL_GPIO_Init+0x14>
  }
}
 80023d8:	bf00      	nop
 80023da:	bf00      	nop
 80023dc:	372c      	adds	r7, #44	@ 0x2c
 80023de:	46bd      	mov	sp, r7
 80023e0:	bc80      	pop	{r7}
 80023e2:	4770      	bx	lr
 80023e4:	40010400 	.word	0x40010400

080023e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b086      	sub	sp, #24
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e272      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0301 	and.w	r3, r3, #1
 8002402:	2b00      	cmp	r3, #0
 8002404:	f000 8087 	beq.w	8002516 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002408:	4b92      	ldr	r3, [pc, #584]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f003 030c 	and.w	r3, r3, #12
 8002410:	2b04      	cmp	r3, #4
 8002412:	d00c      	beq.n	800242e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002414:	4b8f      	ldr	r3, [pc, #572]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f003 030c 	and.w	r3, r3, #12
 800241c:	2b08      	cmp	r3, #8
 800241e:	d112      	bne.n	8002446 <HAL_RCC_OscConfig+0x5e>
 8002420:	4b8c      	ldr	r3, [pc, #560]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002428:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800242c:	d10b      	bne.n	8002446 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800242e:	4b89      	ldr	r3, [pc, #548]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d06c      	beq.n	8002514 <HAL_RCC_OscConfig+0x12c>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d168      	bne.n	8002514 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e24c      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800244e:	d106      	bne.n	800245e <HAL_RCC_OscConfig+0x76>
 8002450:	4b80      	ldr	r3, [pc, #512]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a7f      	ldr	r2, [pc, #508]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002456:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800245a:	6013      	str	r3, [r2, #0]
 800245c:	e02e      	b.n	80024bc <HAL_RCC_OscConfig+0xd4>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d10c      	bne.n	8002480 <HAL_RCC_OscConfig+0x98>
 8002466:	4b7b      	ldr	r3, [pc, #492]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a7a      	ldr	r2, [pc, #488]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 800246c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002470:	6013      	str	r3, [r2, #0]
 8002472:	4b78      	ldr	r3, [pc, #480]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a77      	ldr	r2, [pc, #476]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002478:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800247c:	6013      	str	r3, [r2, #0]
 800247e:	e01d      	b.n	80024bc <HAL_RCC_OscConfig+0xd4>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002488:	d10c      	bne.n	80024a4 <HAL_RCC_OscConfig+0xbc>
 800248a:	4b72      	ldr	r3, [pc, #456]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a71      	ldr	r2, [pc, #452]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002490:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002494:	6013      	str	r3, [r2, #0]
 8002496:	4b6f      	ldr	r3, [pc, #444]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a6e      	ldr	r2, [pc, #440]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 800249c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024a0:	6013      	str	r3, [r2, #0]
 80024a2:	e00b      	b.n	80024bc <HAL_RCC_OscConfig+0xd4>
 80024a4:	4b6b      	ldr	r3, [pc, #428]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a6a      	ldr	r2, [pc, #424]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 80024aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024ae:	6013      	str	r3, [r2, #0]
 80024b0:	4b68      	ldr	r3, [pc, #416]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a67      	ldr	r2, [pc, #412]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 80024b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024ba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d013      	beq.n	80024ec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024c4:	f7ff fc1e 	bl	8001d04 <HAL_GetTick>
 80024c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024ca:	e008      	b.n	80024de <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024cc:	f7ff fc1a 	bl	8001d04 <HAL_GetTick>
 80024d0:	4602      	mov	r2, r0
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	2b64      	cmp	r3, #100	@ 0x64
 80024d8:	d901      	bls.n	80024de <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80024da:	2303      	movs	r3, #3
 80024dc:	e200      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024de:	4b5d      	ldr	r3, [pc, #372]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d0f0      	beq.n	80024cc <HAL_RCC_OscConfig+0xe4>
 80024ea:	e014      	b.n	8002516 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ec:	f7ff fc0a 	bl	8001d04 <HAL_GetTick>
 80024f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024f2:	e008      	b.n	8002506 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024f4:	f7ff fc06 	bl	8001d04 <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	2b64      	cmp	r3, #100	@ 0x64
 8002500:	d901      	bls.n	8002506 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e1ec      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002506:	4b53      	ldr	r3, [pc, #332]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d1f0      	bne.n	80024f4 <HAL_RCC_OscConfig+0x10c>
 8002512:	e000      	b.n	8002516 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002514:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0302 	and.w	r3, r3, #2
 800251e:	2b00      	cmp	r3, #0
 8002520:	d063      	beq.n	80025ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002522:	4b4c      	ldr	r3, [pc, #304]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	f003 030c 	and.w	r3, r3, #12
 800252a:	2b00      	cmp	r3, #0
 800252c:	d00b      	beq.n	8002546 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800252e:	4b49      	ldr	r3, [pc, #292]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f003 030c 	and.w	r3, r3, #12
 8002536:	2b08      	cmp	r3, #8
 8002538:	d11c      	bne.n	8002574 <HAL_RCC_OscConfig+0x18c>
 800253a:	4b46      	ldr	r3, [pc, #280]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002542:	2b00      	cmp	r3, #0
 8002544:	d116      	bne.n	8002574 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002546:	4b43      	ldr	r3, [pc, #268]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	2b00      	cmp	r3, #0
 8002550:	d005      	beq.n	800255e <HAL_RCC_OscConfig+0x176>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	691b      	ldr	r3, [r3, #16]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d001      	beq.n	800255e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e1c0      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800255e:	4b3d      	ldr	r3, [pc, #244]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	695b      	ldr	r3, [r3, #20]
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	4939      	ldr	r1, [pc, #228]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 800256e:	4313      	orrs	r3, r2
 8002570:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002572:	e03a      	b.n	80025ea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	691b      	ldr	r3, [r3, #16]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d020      	beq.n	80025be <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800257c:	4b36      	ldr	r3, [pc, #216]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 800257e:	2201      	movs	r2, #1
 8002580:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002582:	f7ff fbbf 	bl	8001d04 <HAL_GetTick>
 8002586:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002588:	e008      	b.n	800259c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800258a:	f7ff fbbb 	bl	8001d04 <HAL_GetTick>
 800258e:	4602      	mov	r2, r0
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	2b02      	cmp	r3, #2
 8002596:	d901      	bls.n	800259c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002598:	2303      	movs	r3, #3
 800259a:	e1a1      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800259c:	4b2d      	ldr	r3, [pc, #180]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 0302 	and.w	r3, r3, #2
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d0f0      	beq.n	800258a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025a8:	4b2a      	ldr	r3, [pc, #168]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	695b      	ldr	r3, [r3, #20]
 80025b4:	00db      	lsls	r3, r3, #3
 80025b6:	4927      	ldr	r1, [pc, #156]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 80025b8:	4313      	orrs	r3, r2
 80025ba:	600b      	str	r3, [r1, #0]
 80025bc:	e015      	b.n	80025ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025be:	4b26      	ldr	r3, [pc, #152]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025c4:	f7ff fb9e 	bl	8001d04 <HAL_GetTick>
 80025c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025ca:	e008      	b.n	80025de <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025cc:	f7ff fb9a 	bl	8001d04 <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	2b02      	cmp	r3, #2
 80025d8:	d901      	bls.n	80025de <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80025da:	2303      	movs	r3, #3
 80025dc:	e180      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025de:	4b1d      	ldr	r3, [pc, #116]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0302 	and.w	r3, r3, #2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d1f0      	bne.n	80025cc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0308 	and.w	r3, r3, #8
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d03a      	beq.n	800266c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d019      	beq.n	8002632 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025fe:	4b17      	ldr	r3, [pc, #92]	@ (800265c <HAL_RCC_OscConfig+0x274>)
 8002600:	2201      	movs	r2, #1
 8002602:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002604:	f7ff fb7e 	bl	8001d04 <HAL_GetTick>
 8002608:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800260a:	e008      	b.n	800261e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800260c:	f7ff fb7a 	bl	8001d04 <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	2b02      	cmp	r3, #2
 8002618:	d901      	bls.n	800261e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e160      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800261e:	4b0d      	ldr	r3, [pc, #52]	@ (8002654 <HAL_RCC_OscConfig+0x26c>)
 8002620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002622:	f003 0302 	and.w	r3, r3, #2
 8002626:	2b00      	cmp	r3, #0
 8002628:	d0f0      	beq.n	800260c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800262a:	2001      	movs	r0, #1
 800262c:	f000 face 	bl	8002bcc <RCC_Delay>
 8002630:	e01c      	b.n	800266c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002632:	4b0a      	ldr	r3, [pc, #40]	@ (800265c <HAL_RCC_OscConfig+0x274>)
 8002634:	2200      	movs	r2, #0
 8002636:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002638:	f7ff fb64 	bl	8001d04 <HAL_GetTick>
 800263c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800263e:	e00f      	b.n	8002660 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002640:	f7ff fb60 	bl	8001d04 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	2b02      	cmp	r3, #2
 800264c:	d908      	bls.n	8002660 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e146      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
 8002652:	bf00      	nop
 8002654:	40021000 	.word	0x40021000
 8002658:	42420000 	.word	0x42420000
 800265c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002660:	4b92      	ldr	r3, [pc, #584]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002664:	f003 0302 	and.w	r3, r3, #2
 8002668:	2b00      	cmp	r3, #0
 800266a:	d1e9      	bne.n	8002640 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 0304 	and.w	r3, r3, #4
 8002674:	2b00      	cmp	r3, #0
 8002676:	f000 80a6 	beq.w	80027c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800267a:	2300      	movs	r3, #0
 800267c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800267e:	4b8b      	ldr	r3, [pc, #556]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002680:	69db      	ldr	r3, [r3, #28]
 8002682:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d10d      	bne.n	80026a6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800268a:	4b88      	ldr	r3, [pc, #544]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 800268c:	69db      	ldr	r3, [r3, #28]
 800268e:	4a87      	ldr	r2, [pc, #540]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002690:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002694:	61d3      	str	r3, [r2, #28]
 8002696:	4b85      	ldr	r3, [pc, #532]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002698:	69db      	ldr	r3, [r3, #28]
 800269a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800269e:	60bb      	str	r3, [r7, #8]
 80026a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026a2:	2301      	movs	r3, #1
 80026a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026a6:	4b82      	ldr	r3, [pc, #520]	@ (80028b0 <HAL_RCC_OscConfig+0x4c8>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d118      	bne.n	80026e4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026b2:	4b7f      	ldr	r3, [pc, #508]	@ (80028b0 <HAL_RCC_OscConfig+0x4c8>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a7e      	ldr	r2, [pc, #504]	@ (80028b0 <HAL_RCC_OscConfig+0x4c8>)
 80026b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026be:	f7ff fb21 	bl	8001d04 <HAL_GetTick>
 80026c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026c4:	e008      	b.n	80026d8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026c6:	f7ff fb1d 	bl	8001d04 <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	2b64      	cmp	r3, #100	@ 0x64
 80026d2:	d901      	bls.n	80026d8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e103      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026d8:	4b75      	ldr	r3, [pc, #468]	@ (80028b0 <HAL_RCC_OscConfig+0x4c8>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d0f0      	beq.n	80026c6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d106      	bne.n	80026fa <HAL_RCC_OscConfig+0x312>
 80026ec:	4b6f      	ldr	r3, [pc, #444]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 80026ee:	6a1b      	ldr	r3, [r3, #32]
 80026f0:	4a6e      	ldr	r2, [pc, #440]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 80026f2:	f043 0301 	orr.w	r3, r3, #1
 80026f6:	6213      	str	r3, [r2, #32]
 80026f8:	e02d      	b.n	8002756 <HAL_RCC_OscConfig+0x36e>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	68db      	ldr	r3, [r3, #12]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d10c      	bne.n	800271c <HAL_RCC_OscConfig+0x334>
 8002702:	4b6a      	ldr	r3, [pc, #424]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002704:	6a1b      	ldr	r3, [r3, #32]
 8002706:	4a69      	ldr	r2, [pc, #420]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002708:	f023 0301 	bic.w	r3, r3, #1
 800270c:	6213      	str	r3, [r2, #32]
 800270e:	4b67      	ldr	r3, [pc, #412]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002710:	6a1b      	ldr	r3, [r3, #32]
 8002712:	4a66      	ldr	r2, [pc, #408]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002714:	f023 0304 	bic.w	r3, r3, #4
 8002718:	6213      	str	r3, [r2, #32]
 800271a:	e01c      	b.n	8002756 <HAL_RCC_OscConfig+0x36e>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	2b05      	cmp	r3, #5
 8002722:	d10c      	bne.n	800273e <HAL_RCC_OscConfig+0x356>
 8002724:	4b61      	ldr	r3, [pc, #388]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002726:	6a1b      	ldr	r3, [r3, #32]
 8002728:	4a60      	ldr	r2, [pc, #384]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 800272a:	f043 0304 	orr.w	r3, r3, #4
 800272e:	6213      	str	r3, [r2, #32]
 8002730:	4b5e      	ldr	r3, [pc, #376]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002732:	6a1b      	ldr	r3, [r3, #32]
 8002734:	4a5d      	ldr	r2, [pc, #372]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002736:	f043 0301 	orr.w	r3, r3, #1
 800273a:	6213      	str	r3, [r2, #32]
 800273c:	e00b      	b.n	8002756 <HAL_RCC_OscConfig+0x36e>
 800273e:	4b5b      	ldr	r3, [pc, #364]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002740:	6a1b      	ldr	r3, [r3, #32]
 8002742:	4a5a      	ldr	r2, [pc, #360]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002744:	f023 0301 	bic.w	r3, r3, #1
 8002748:	6213      	str	r3, [r2, #32]
 800274a:	4b58      	ldr	r3, [pc, #352]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 800274c:	6a1b      	ldr	r3, [r3, #32]
 800274e:	4a57      	ldr	r2, [pc, #348]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002750:	f023 0304 	bic.w	r3, r3, #4
 8002754:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d015      	beq.n	800278a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800275e:	f7ff fad1 	bl	8001d04 <HAL_GetTick>
 8002762:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002764:	e00a      	b.n	800277c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002766:	f7ff facd 	bl	8001d04 <HAL_GetTick>
 800276a:	4602      	mov	r2, r0
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	1ad3      	subs	r3, r2, r3
 8002770:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002774:	4293      	cmp	r3, r2
 8002776:	d901      	bls.n	800277c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e0b1      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800277c:	4b4b      	ldr	r3, [pc, #300]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 800277e:	6a1b      	ldr	r3, [r3, #32]
 8002780:	f003 0302 	and.w	r3, r3, #2
 8002784:	2b00      	cmp	r3, #0
 8002786:	d0ee      	beq.n	8002766 <HAL_RCC_OscConfig+0x37e>
 8002788:	e014      	b.n	80027b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800278a:	f7ff fabb 	bl	8001d04 <HAL_GetTick>
 800278e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002790:	e00a      	b.n	80027a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002792:	f7ff fab7 	bl	8001d04 <HAL_GetTick>
 8002796:	4602      	mov	r2, r0
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d901      	bls.n	80027a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80027a4:	2303      	movs	r3, #3
 80027a6:	e09b      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027a8:	4b40      	ldr	r3, [pc, #256]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 80027aa:	6a1b      	ldr	r3, [r3, #32]
 80027ac:	f003 0302 	and.w	r3, r3, #2
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d1ee      	bne.n	8002792 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80027b4:	7dfb      	ldrb	r3, [r7, #23]
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d105      	bne.n	80027c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027ba:	4b3c      	ldr	r3, [pc, #240]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 80027bc:	69db      	ldr	r3, [r3, #28]
 80027be:	4a3b      	ldr	r2, [pc, #236]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 80027c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	69db      	ldr	r3, [r3, #28]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	f000 8087 	beq.w	80028de <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027d0:	4b36      	ldr	r3, [pc, #216]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f003 030c 	and.w	r3, r3, #12
 80027d8:	2b08      	cmp	r3, #8
 80027da:	d061      	beq.n	80028a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	69db      	ldr	r3, [r3, #28]
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d146      	bne.n	8002872 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027e4:	4b33      	ldr	r3, [pc, #204]	@ (80028b4 <HAL_RCC_OscConfig+0x4cc>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ea:	f7ff fa8b 	bl	8001d04 <HAL_GetTick>
 80027ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027f0:	e008      	b.n	8002804 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027f2:	f7ff fa87 	bl	8001d04 <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	2b02      	cmp	r3, #2
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e06d      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002804:	4b29      	ldr	r3, [pc, #164]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800280c:	2b00      	cmp	r3, #0
 800280e:	d1f0      	bne.n	80027f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6a1b      	ldr	r3, [r3, #32]
 8002814:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002818:	d108      	bne.n	800282c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800281a:	4b24      	ldr	r3, [pc, #144]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	4921      	ldr	r1, [pc, #132]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002828:	4313      	orrs	r3, r2
 800282a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800282c:	4b1f      	ldr	r3, [pc, #124]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a19      	ldr	r1, [r3, #32]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800283c:	430b      	orrs	r3, r1
 800283e:	491b      	ldr	r1, [pc, #108]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002840:	4313      	orrs	r3, r2
 8002842:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002844:	4b1b      	ldr	r3, [pc, #108]	@ (80028b4 <HAL_RCC_OscConfig+0x4cc>)
 8002846:	2201      	movs	r2, #1
 8002848:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800284a:	f7ff fa5b 	bl	8001d04 <HAL_GetTick>
 800284e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002850:	e008      	b.n	8002864 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002852:	f7ff fa57 	bl	8001d04 <HAL_GetTick>
 8002856:	4602      	mov	r2, r0
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	2b02      	cmp	r3, #2
 800285e:	d901      	bls.n	8002864 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002860:	2303      	movs	r3, #3
 8002862:	e03d      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002864:	4b11      	ldr	r3, [pc, #68]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d0f0      	beq.n	8002852 <HAL_RCC_OscConfig+0x46a>
 8002870:	e035      	b.n	80028de <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002872:	4b10      	ldr	r3, [pc, #64]	@ (80028b4 <HAL_RCC_OscConfig+0x4cc>)
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002878:	f7ff fa44 	bl	8001d04 <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800287e:	e008      	b.n	8002892 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002880:	f7ff fa40 	bl	8001d04 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b02      	cmp	r3, #2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e026      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002892:	4b06      	ldr	r3, [pc, #24]	@ (80028ac <HAL_RCC_OscConfig+0x4c4>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1f0      	bne.n	8002880 <HAL_RCC_OscConfig+0x498>
 800289e:	e01e      	b.n	80028de <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	69db      	ldr	r3, [r3, #28]
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d107      	bne.n	80028b8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e019      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
 80028ac:	40021000 	.word	0x40021000
 80028b0:	40007000 	.word	0x40007000
 80028b4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80028b8:	4b0b      	ldr	r3, [pc, #44]	@ (80028e8 <HAL_RCC_OscConfig+0x500>)
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a1b      	ldr	r3, [r3, #32]
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d106      	bne.n	80028da <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d001      	beq.n	80028de <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e000      	b.n	80028e0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80028de:	2300      	movs	r3, #0
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3718      	adds	r7, #24
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	40021000 	.word	0x40021000

080028ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d101      	bne.n	8002900 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e0d0      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002900:	4b6a      	ldr	r3, [pc, #424]	@ (8002aac <HAL_RCC_ClockConfig+0x1c0>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0307 	and.w	r3, r3, #7
 8002908:	683a      	ldr	r2, [r7, #0]
 800290a:	429a      	cmp	r2, r3
 800290c:	d910      	bls.n	8002930 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800290e:	4b67      	ldr	r3, [pc, #412]	@ (8002aac <HAL_RCC_ClockConfig+0x1c0>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f023 0207 	bic.w	r2, r3, #7
 8002916:	4965      	ldr	r1, [pc, #404]	@ (8002aac <HAL_RCC_ClockConfig+0x1c0>)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	4313      	orrs	r3, r2
 800291c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800291e:	4b63      	ldr	r3, [pc, #396]	@ (8002aac <HAL_RCC_ClockConfig+0x1c0>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0307 	and.w	r3, r3, #7
 8002926:	683a      	ldr	r2, [r7, #0]
 8002928:	429a      	cmp	r2, r3
 800292a:	d001      	beq.n	8002930 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e0b8      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0302 	and.w	r3, r3, #2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d020      	beq.n	800297e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 0304 	and.w	r3, r3, #4
 8002944:	2b00      	cmp	r3, #0
 8002946:	d005      	beq.n	8002954 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002948:	4b59      	ldr	r3, [pc, #356]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	4a58      	ldr	r2, [pc, #352]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 800294e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002952:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0308 	and.w	r3, r3, #8
 800295c:	2b00      	cmp	r3, #0
 800295e:	d005      	beq.n	800296c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002960:	4b53      	ldr	r3, [pc, #332]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	4a52      	ldr	r2, [pc, #328]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8002966:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800296a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800296c:	4b50      	ldr	r3, [pc, #320]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	494d      	ldr	r1, [pc, #308]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 800297a:	4313      	orrs	r3, r2
 800297c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0301 	and.w	r3, r3, #1
 8002986:	2b00      	cmp	r3, #0
 8002988:	d040      	beq.n	8002a0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	2b01      	cmp	r3, #1
 8002990:	d107      	bne.n	80029a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002992:	4b47      	ldr	r3, [pc, #284]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d115      	bne.n	80029ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e07f      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d107      	bne.n	80029ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029aa:	4b41      	ldr	r3, [pc, #260]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d109      	bne.n	80029ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e073      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029ba:	4b3d      	ldr	r3, [pc, #244]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0302 	and.w	r3, r3, #2
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e06b      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029ca:	4b39      	ldr	r3, [pc, #228]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f023 0203 	bic.w	r2, r3, #3
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	4936      	ldr	r1, [pc, #216]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 80029d8:	4313      	orrs	r3, r2
 80029da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029dc:	f7ff f992 	bl	8001d04 <HAL_GetTick>
 80029e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029e2:	e00a      	b.n	80029fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029e4:	f7ff f98e 	bl	8001d04 <HAL_GetTick>
 80029e8:	4602      	mov	r2, r0
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	1ad3      	subs	r3, r2, r3
 80029ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d901      	bls.n	80029fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e053      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029fa:	4b2d      	ldr	r3, [pc, #180]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f003 020c 	and.w	r2, r3, #12
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d1eb      	bne.n	80029e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a0c:	4b27      	ldr	r3, [pc, #156]	@ (8002aac <HAL_RCC_ClockConfig+0x1c0>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0307 	and.w	r3, r3, #7
 8002a14:	683a      	ldr	r2, [r7, #0]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d210      	bcs.n	8002a3c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a1a:	4b24      	ldr	r3, [pc, #144]	@ (8002aac <HAL_RCC_ClockConfig+0x1c0>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f023 0207 	bic.w	r2, r3, #7
 8002a22:	4922      	ldr	r1, [pc, #136]	@ (8002aac <HAL_RCC_ClockConfig+0x1c0>)
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	4313      	orrs	r3, r2
 8002a28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a2a:	4b20      	ldr	r3, [pc, #128]	@ (8002aac <HAL_RCC_ClockConfig+0x1c0>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 0307 	and.w	r3, r3, #7
 8002a32:	683a      	ldr	r2, [r7, #0]
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d001      	beq.n	8002a3c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e032      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0304 	and.w	r3, r3, #4
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d008      	beq.n	8002a5a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a48:	4b19      	ldr	r3, [pc, #100]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	4916      	ldr	r1, [pc, #88]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a56:	4313      	orrs	r3, r2
 8002a58:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0308 	and.w	r3, r3, #8
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d009      	beq.n	8002a7a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a66:	4b12      	ldr	r3, [pc, #72]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	691b      	ldr	r3, [r3, #16]
 8002a72:	00db      	lsls	r3, r3, #3
 8002a74:	490e      	ldr	r1, [pc, #56]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a76:	4313      	orrs	r3, r2
 8002a78:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a7a:	f000 f821 	bl	8002ac0 <HAL_RCC_GetSysClockFreq>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	091b      	lsrs	r3, r3, #4
 8002a86:	f003 030f 	and.w	r3, r3, #15
 8002a8a:	490a      	ldr	r1, [pc, #40]	@ (8002ab4 <HAL_RCC_ClockConfig+0x1c8>)
 8002a8c:	5ccb      	ldrb	r3, [r1, r3]
 8002a8e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a92:	4a09      	ldr	r2, [pc, #36]	@ (8002ab8 <HAL_RCC_ClockConfig+0x1cc>)
 8002a94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002a96:	4b09      	ldr	r3, [pc, #36]	@ (8002abc <HAL_RCC_ClockConfig+0x1d0>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff f8f0 	bl	8001c80 <HAL_InitTick>

  return HAL_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3710      	adds	r7, #16
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	40022000 	.word	0x40022000
 8002ab0:	40021000 	.word	0x40021000
 8002ab4:	080042b4 	.word	0x080042b4
 8002ab8:	20000000 	.word	0x20000000
 8002abc:	20000004 	.word	0x20000004

08002ac0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b087      	sub	sp, #28
 8002ac4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	60fb      	str	r3, [r7, #12]
 8002aca:	2300      	movs	r3, #0
 8002acc:	60bb      	str	r3, [r7, #8]
 8002ace:	2300      	movs	r3, #0
 8002ad0:	617b      	str	r3, [r7, #20]
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002ada:	4b1e      	ldr	r3, [pc, #120]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x94>)
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f003 030c 	and.w	r3, r3, #12
 8002ae6:	2b04      	cmp	r3, #4
 8002ae8:	d002      	beq.n	8002af0 <HAL_RCC_GetSysClockFreq+0x30>
 8002aea:	2b08      	cmp	r3, #8
 8002aec:	d003      	beq.n	8002af6 <HAL_RCC_GetSysClockFreq+0x36>
 8002aee:	e027      	b.n	8002b40 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002af0:	4b19      	ldr	r3, [pc, #100]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x98>)
 8002af2:	613b      	str	r3, [r7, #16]
      break;
 8002af4:	e027      	b.n	8002b46 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	0c9b      	lsrs	r3, r3, #18
 8002afa:	f003 030f 	and.w	r3, r3, #15
 8002afe:	4a17      	ldr	r2, [pc, #92]	@ (8002b5c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002b00:	5cd3      	ldrb	r3, [r2, r3]
 8002b02:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d010      	beq.n	8002b30 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b0e:	4b11      	ldr	r3, [pc, #68]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	0c5b      	lsrs	r3, r3, #17
 8002b14:	f003 0301 	and.w	r3, r3, #1
 8002b18:	4a11      	ldr	r2, [pc, #68]	@ (8002b60 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002b1a:	5cd3      	ldrb	r3, [r2, r3]
 8002b1c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	4a0d      	ldr	r2, [pc, #52]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b22:	fb03 f202 	mul.w	r2, r3, r2
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b2c:	617b      	str	r3, [r7, #20]
 8002b2e:	e004      	b.n	8002b3a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	4a0c      	ldr	r2, [pc, #48]	@ (8002b64 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002b34:	fb02 f303 	mul.w	r3, r2, r3
 8002b38:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	613b      	str	r3, [r7, #16]
      break;
 8002b3e:	e002      	b.n	8002b46 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b40:	4b05      	ldr	r3, [pc, #20]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b42:	613b      	str	r3, [r7, #16]
      break;
 8002b44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b46:	693b      	ldr	r3, [r7, #16]
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	371c      	adds	r7, #28
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bc80      	pop	{r7}
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	40021000 	.word	0x40021000
 8002b58:	007a1200 	.word	0x007a1200
 8002b5c:	0800440c 	.word	0x0800440c
 8002b60:	0800441c 	.word	0x0800441c
 8002b64:	003d0900 	.word	0x003d0900

08002b68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b6c:	4b02      	ldr	r3, [pc, #8]	@ (8002b78 <HAL_RCC_GetHCLKFreq+0x10>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bc80      	pop	{r7}
 8002b76:	4770      	bx	lr
 8002b78:	20000000 	.word	0x20000000

08002b7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b80:	f7ff fff2 	bl	8002b68 <HAL_RCC_GetHCLKFreq>
 8002b84:	4602      	mov	r2, r0
 8002b86:	4b05      	ldr	r3, [pc, #20]	@ (8002b9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	0a1b      	lsrs	r3, r3, #8
 8002b8c:	f003 0307 	and.w	r3, r3, #7
 8002b90:	4903      	ldr	r1, [pc, #12]	@ (8002ba0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b92:	5ccb      	ldrb	r3, [r1, r3]
 8002b94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	40021000 	.word	0x40021000
 8002ba0:	080042c4 	.word	0x080042c4

08002ba4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ba8:	f7ff ffde 	bl	8002b68 <HAL_RCC_GetHCLKFreq>
 8002bac:	4602      	mov	r2, r0
 8002bae:	4b05      	ldr	r3, [pc, #20]	@ (8002bc4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	0adb      	lsrs	r3, r3, #11
 8002bb4:	f003 0307 	and.w	r3, r3, #7
 8002bb8:	4903      	ldr	r1, [pc, #12]	@ (8002bc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bba:	5ccb      	ldrb	r3, [r1, r3]
 8002bbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	40021000 	.word	0x40021000
 8002bc8:	080042c4 	.word	0x080042c4

08002bcc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b085      	sub	sp, #20
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002bd4:	4b0a      	ldr	r3, [pc, #40]	@ (8002c00 <RCC_Delay+0x34>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a0a      	ldr	r2, [pc, #40]	@ (8002c04 <RCC_Delay+0x38>)
 8002bda:	fba2 2303 	umull	r2, r3, r2, r3
 8002bde:	0a5b      	lsrs	r3, r3, #9
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	fb02 f303 	mul.w	r3, r2, r3
 8002be6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002be8:	bf00      	nop
  }
  while (Delay --);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	1e5a      	subs	r2, r3, #1
 8002bee:	60fa      	str	r2, [r7, #12]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d1f9      	bne.n	8002be8 <RCC_Delay+0x1c>
}
 8002bf4:	bf00      	nop
 8002bf6:	bf00      	nop
 8002bf8:	3714      	adds	r7, #20
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bc80      	pop	{r7}
 8002bfe:	4770      	bx	lr
 8002c00:	20000000 	.word	0x20000000
 8002c04:	10624dd3 	.word	0x10624dd3

08002c08 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d101      	bne.n	8002c1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e042      	b.n	8002ca0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d106      	bne.n	8002c34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f7fd fe9a 	bl	8000968 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2224      	movs	r2, #36	@ 0x24
 8002c38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	68da      	ldr	r2, [r3, #12]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c4a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f000 fdb7 	bl	80037c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	691a      	ldr	r2, [r3, #16]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002c60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	695a      	ldr	r2, [r3, #20]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002c70:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	68da      	ldr	r2, [r3, #12]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c80:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2220      	movs	r2, #32
 8002c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2220      	movs	r2, #32
 8002c94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002c9e:	2300      	movs	r3, #0
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3708      	adds	r7, #8
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b08a      	sub	sp, #40	@ 0x28
 8002cac:	af02      	add	r7, sp, #8
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	60b9      	str	r1, [r7, #8]
 8002cb2:	603b      	str	r3, [r7, #0]
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	2b20      	cmp	r3, #32
 8002cc6:	d175      	bne.n	8002db4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d002      	beq.n	8002cd4 <HAL_UART_Transmit+0x2c>
 8002cce:	88fb      	ldrh	r3, [r7, #6]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d101      	bne.n	8002cd8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e06e      	b.n	8002db6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2221      	movs	r2, #33	@ 0x21
 8002ce2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ce6:	f7ff f80d 	bl	8001d04 <HAL_GetTick>
 8002cea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	88fa      	ldrh	r2, [r7, #6]
 8002cf0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	88fa      	ldrh	r2, [r7, #6]
 8002cf6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d00:	d108      	bne.n	8002d14 <HAL_UART_Transmit+0x6c>
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	691b      	ldr	r3, [r3, #16]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d104      	bne.n	8002d14 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	61bb      	str	r3, [r7, #24]
 8002d12:	e003      	b.n	8002d1c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d1c:	e02e      	b.n	8002d7c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	9300      	str	r3, [sp, #0]
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	2200      	movs	r2, #0
 8002d26:	2180      	movs	r1, #128	@ 0x80
 8002d28:	68f8      	ldr	r0, [r7, #12]
 8002d2a:	f000 fb1c 	bl	8003366 <UART_WaitOnFlagUntilTimeout>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d005      	beq.n	8002d40 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2220      	movs	r2, #32
 8002d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002d3c:	2303      	movs	r3, #3
 8002d3e:	e03a      	b.n	8002db6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d10b      	bne.n	8002d5e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d46:	69bb      	ldr	r3, [r7, #24]
 8002d48:	881b      	ldrh	r3, [r3, #0]
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d54:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	3302      	adds	r3, #2
 8002d5a:	61bb      	str	r3, [r7, #24]
 8002d5c:	e007      	b.n	8002d6e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	781a      	ldrb	r2, [r3, #0]
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002d68:	69fb      	ldr	r3, [r7, #28]
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	3b01      	subs	r3, #1
 8002d76:	b29a      	uxth	r2, r3
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d1cb      	bne.n	8002d1e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	9300      	str	r3, [sp, #0]
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	2140      	movs	r1, #64	@ 0x40
 8002d90:	68f8      	ldr	r0, [r7, #12]
 8002d92:	f000 fae8 	bl	8003366 <UART_WaitOnFlagUntilTimeout>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d005      	beq.n	8002da8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2220      	movs	r2, #32
 8002da0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	e006      	b.n	8002db6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2220      	movs	r2, #32
 8002dac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002db0:	2300      	movs	r3, #0
 8002db2:	e000      	b.n	8002db6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002db4:	2302      	movs	r3, #2
  }
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3720      	adds	r7, #32
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b084      	sub	sp, #16
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	60f8      	str	r0, [r7, #12]
 8002dc6:	60b9      	str	r1, [r7, #8]
 8002dc8:	4613      	mov	r3, r2
 8002dca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	2b20      	cmp	r3, #32
 8002dd6:	d112      	bne.n	8002dfe <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d002      	beq.n	8002de4 <HAL_UART_Receive_IT+0x26>
 8002dde:	88fb      	ldrh	r3, [r7, #6]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d101      	bne.n	8002de8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e00b      	b.n	8002e00 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2200      	movs	r2, #0
 8002dec:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002dee:	88fb      	ldrh	r3, [r7, #6]
 8002df0:	461a      	mov	r2, r3
 8002df2:	68b9      	ldr	r1, [r7, #8]
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	f000 fb0f 	bl	8003418 <UART_Start_Receive_IT>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	e000      	b.n	8002e00 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002dfe:	2302      	movs	r3, #2
  }
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3710      	adds	r7, #16
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b0ba      	sub	sp, #232	@ 0xe8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	695b      	ldr	r3, [r3, #20]
 8002e2a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002e34:	2300      	movs	r3, #0
 8002e36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002e3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e3e:	f003 030f 	and.w	r3, r3, #15
 8002e42:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002e46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d10f      	bne.n	8002e6e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002e4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e52:	f003 0320 	and.w	r3, r3, #32
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d009      	beq.n	8002e6e <HAL_UART_IRQHandler+0x66>
 8002e5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e5e:	f003 0320 	and.w	r3, r3, #32
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d003      	beq.n	8002e6e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f000 fbec 	bl	8003644 <UART_Receive_IT>
      return;
 8002e6c:	e25b      	b.n	8003326 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002e6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	f000 80de 	beq.w	8003034 <HAL_UART_IRQHandler+0x22c>
 8002e78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002e7c:	f003 0301 	and.w	r3, r3, #1
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d106      	bne.n	8002e92 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002e84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e88:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	f000 80d1 	beq.w	8003034 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002e92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e96:	f003 0301 	and.w	r3, r3, #1
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d00b      	beq.n	8002eb6 <HAL_UART_IRQHandler+0xae>
 8002e9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ea2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d005      	beq.n	8002eb6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eae:	f043 0201 	orr.w	r2, r3, #1
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002eba:	f003 0304 	and.w	r3, r3, #4
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d00b      	beq.n	8002eda <HAL_UART_IRQHandler+0xd2>
 8002ec2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d005      	beq.n	8002eda <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed2:	f043 0202 	orr.w	r2, r3, #2
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002eda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ede:	f003 0302 	and.w	r3, r3, #2
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d00b      	beq.n	8002efe <HAL_UART_IRQHandler+0xf6>
 8002ee6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002eea:	f003 0301 	and.w	r3, r3, #1
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d005      	beq.n	8002efe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ef6:	f043 0204 	orr.w	r2, r3, #4
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002efe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f02:	f003 0308 	and.w	r3, r3, #8
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d011      	beq.n	8002f2e <HAL_UART_IRQHandler+0x126>
 8002f0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f0e:	f003 0320 	and.w	r3, r3, #32
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d105      	bne.n	8002f22 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002f16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002f1a:	f003 0301 	and.w	r3, r3, #1
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d005      	beq.n	8002f2e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f26:	f043 0208 	orr.w	r2, r3, #8
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	f000 81f2 	beq.w	800331c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f3c:	f003 0320 	and.w	r3, r3, #32
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d008      	beq.n	8002f56 <HAL_UART_IRQHandler+0x14e>
 8002f44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f48:	f003 0320 	and.w	r3, r3, #32
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d002      	beq.n	8002f56 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f000 fb77 	bl	8003644 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	695b      	ldr	r3, [r3, #20]
 8002f5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	bf14      	ite	ne
 8002f64:	2301      	movne	r3, #1
 8002f66:	2300      	moveq	r3, #0
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f72:	f003 0308 	and.w	r3, r3, #8
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d103      	bne.n	8002f82 <HAL_UART_IRQHandler+0x17a>
 8002f7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d04f      	beq.n	8003022 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f000 fa81 	bl	800348a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	695b      	ldr	r3, [r3, #20]
 8002f8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d041      	beq.n	800301a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	3314      	adds	r3, #20
 8002f9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fa0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002fa4:	e853 3f00 	ldrex	r3, [r3]
 8002fa8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002fac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002fb0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002fb4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	3314      	adds	r3, #20
 8002fbe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002fc2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002fc6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002fce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002fd2:	e841 2300 	strex	r3, r2, [r1]
 8002fd6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002fda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d1d9      	bne.n	8002f96 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d013      	beq.n	8003012 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fee:	4a7e      	ldr	r2, [pc, #504]	@ (80031e8 <HAL_UART_IRQHandler+0x3e0>)
 8002ff0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f7fe fffa 	bl	8001ff0 <HAL_DMA_Abort_IT>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d016      	beq.n	8003030 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003006:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800300c:	4610      	mov	r0, r2
 800300e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003010:	e00e      	b.n	8003030 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f000 f993 	bl	800333e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003018:	e00a      	b.n	8003030 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f000 f98f 	bl	800333e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003020:	e006      	b.n	8003030 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f000 f98b 	bl	800333e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800302e:	e175      	b.n	800331c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003030:	bf00      	nop
    return;
 8003032:	e173      	b.n	800331c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003038:	2b01      	cmp	r3, #1
 800303a:	f040 814f 	bne.w	80032dc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800303e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003042:	f003 0310 	and.w	r3, r3, #16
 8003046:	2b00      	cmp	r3, #0
 8003048:	f000 8148 	beq.w	80032dc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800304c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003050:	f003 0310 	and.w	r3, r3, #16
 8003054:	2b00      	cmp	r3, #0
 8003056:	f000 8141 	beq.w	80032dc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800305a:	2300      	movs	r3, #0
 800305c:	60bb      	str	r3, [r7, #8]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	60bb      	str	r3, [r7, #8]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	60bb      	str	r3, [r7, #8]
 800306e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800307a:	2b00      	cmp	r3, #0
 800307c:	f000 80b6 	beq.w	80031ec <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800308c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003090:	2b00      	cmp	r3, #0
 8003092:	f000 8145 	beq.w	8003320 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800309a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800309e:	429a      	cmp	r2, r3
 80030a0:	f080 813e 	bcs.w	8003320 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80030aa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030b0:	699b      	ldr	r3, [r3, #24]
 80030b2:	2b20      	cmp	r3, #32
 80030b4:	f000 8088 	beq.w	80031c8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	330c      	adds	r3, #12
 80030be:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80030c6:	e853 3f00 	ldrex	r3, [r3]
 80030ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80030ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030d2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030d6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	330c      	adds	r3, #12
 80030e0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80030e4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80030e8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030ec:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80030f0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80030f4:	e841 2300 	strex	r3, r2, [r1]
 80030f8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80030fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003100:	2b00      	cmp	r3, #0
 8003102:	d1d9      	bne.n	80030b8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	3314      	adds	r3, #20
 800310a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800310c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800310e:	e853 3f00 	ldrex	r3, [r3]
 8003112:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003114:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003116:	f023 0301 	bic.w	r3, r3, #1
 800311a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	3314      	adds	r3, #20
 8003124:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003128:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800312c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800312e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003130:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003134:	e841 2300 	strex	r3, r2, [r1]
 8003138:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800313a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800313c:	2b00      	cmp	r3, #0
 800313e:	d1e1      	bne.n	8003104 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	3314      	adds	r3, #20
 8003146:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003148:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800314a:	e853 3f00 	ldrex	r3, [r3]
 800314e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003150:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003152:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003156:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	3314      	adds	r3, #20
 8003160:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003164:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003166:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003168:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800316a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800316c:	e841 2300 	strex	r3, r2, [r1]
 8003170:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003172:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003174:	2b00      	cmp	r3, #0
 8003176:	d1e3      	bne.n	8003140 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2220      	movs	r2, #32
 800317c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2200      	movs	r2, #0
 8003184:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	330c      	adds	r3, #12
 800318c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800318e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003190:	e853 3f00 	ldrex	r3, [r3]
 8003194:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003196:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003198:	f023 0310 	bic.w	r3, r3, #16
 800319c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	330c      	adds	r3, #12
 80031a6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80031aa:	65ba      	str	r2, [r7, #88]	@ 0x58
 80031ac:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031ae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80031b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80031b2:	e841 2300 	strex	r3, r2, [r1]
 80031b6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80031b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d1e3      	bne.n	8003186 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031c2:	4618      	mov	r0, r3
 80031c4:	f7fe fed9 	bl	8001f7a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2202      	movs	r2, #2
 80031cc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80031d6:	b29b      	uxth	r3, r3
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	b29b      	uxth	r3, r3
 80031dc:	4619      	mov	r1, r3
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f000 f8b6 	bl	8003350 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80031e4:	e09c      	b.n	8003320 <HAL_UART_IRQHandler+0x518>
 80031e6:	bf00      	nop
 80031e8:	0800354f 	.word	0x0800354f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003200:	b29b      	uxth	r3, r3
 8003202:	2b00      	cmp	r3, #0
 8003204:	f000 808e 	beq.w	8003324 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003208:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800320c:	2b00      	cmp	r3, #0
 800320e:	f000 8089 	beq.w	8003324 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	330c      	adds	r3, #12
 8003218:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800321a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800321c:	e853 3f00 	ldrex	r3, [r3]
 8003220:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003224:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003228:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	330c      	adds	r3, #12
 8003232:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003236:	647a      	str	r2, [r7, #68]	@ 0x44
 8003238:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800323a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800323c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800323e:	e841 2300 	strex	r3, r2, [r1]
 8003242:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003244:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003246:	2b00      	cmp	r3, #0
 8003248:	d1e3      	bne.n	8003212 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	3314      	adds	r3, #20
 8003250:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003254:	e853 3f00 	ldrex	r3, [r3]
 8003258:	623b      	str	r3, [r7, #32]
   return(result);
 800325a:	6a3b      	ldr	r3, [r7, #32]
 800325c:	f023 0301 	bic.w	r3, r3, #1
 8003260:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	3314      	adds	r3, #20
 800326a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800326e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003270:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003272:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003274:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003276:	e841 2300 	strex	r3, r2, [r1]
 800327a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800327c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1e3      	bne.n	800324a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2220      	movs	r2, #32
 8003286:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	330c      	adds	r3, #12
 8003296:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	e853 3f00 	ldrex	r3, [r3]
 800329e:	60fb      	str	r3, [r7, #12]
   return(result);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	f023 0310 	bic.w	r3, r3, #16
 80032a6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	330c      	adds	r3, #12
 80032b0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80032b4:	61fa      	str	r2, [r7, #28]
 80032b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032b8:	69b9      	ldr	r1, [r7, #24]
 80032ba:	69fa      	ldr	r2, [r7, #28]
 80032bc:	e841 2300 	strex	r3, r2, [r1]
 80032c0:	617b      	str	r3, [r7, #20]
   return(result);
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d1e3      	bne.n	8003290 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2202      	movs	r2, #2
 80032cc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80032ce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80032d2:	4619      	mov	r1, r3
 80032d4:	6878      	ldr	r0, [r7, #4]
 80032d6:	f000 f83b 	bl	8003350 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80032da:	e023      	b.n	8003324 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80032dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80032e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d009      	beq.n	80032fc <HAL_UART_IRQHandler+0x4f4>
 80032e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80032ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d003      	beq.n	80032fc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	f000 f93e 	bl	8003576 <UART_Transmit_IT>
    return;
 80032fa:	e014      	b.n	8003326 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80032fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003300:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003304:	2b00      	cmp	r3, #0
 8003306:	d00e      	beq.n	8003326 <HAL_UART_IRQHandler+0x51e>
 8003308:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800330c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003310:	2b00      	cmp	r3, #0
 8003312:	d008      	beq.n	8003326 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f000 f97d 	bl	8003614 <UART_EndTransmit_IT>
    return;
 800331a:	e004      	b.n	8003326 <HAL_UART_IRQHandler+0x51e>
    return;
 800331c:	bf00      	nop
 800331e:	e002      	b.n	8003326 <HAL_UART_IRQHandler+0x51e>
      return;
 8003320:	bf00      	nop
 8003322:	e000      	b.n	8003326 <HAL_UART_IRQHandler+0x51e>
      return;
 8003324:	bf00      	nop
  }
}
 8003326:	37e8      	adds	r7, #232	@ 0xe8
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003334:	bf00      	nop
 8003336:	370c      	adds	r7, #12
 8003338:	46bd      	mov	sp, r7
 800333a:	bc80      	pop	{r7}
 800333c:	4770      	bx	lr

0800333e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800333e:	b480      	push	{r7}
 8003340:	b083      	sub	sp, #12
 8003342:	af00      	add	r7, sp, #0
 8003344:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003346:	bf00      	nop
 8003348:	370c      	adds	r7, #12
 800334a:	46bd      	mov	sp, r7
 800334c:	bc80      	pop	{r7}
 800334e:	4770      	bx	lr

08003350 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003350:	b480      	push	{r7}
 8003352:	b083      	sub	sp, #12
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	460b      	mov	r3, r1
 800335a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800335c:	bf00      	nop
 800335e:	370c      	adds	r7, #12
 8003360:	46bd      	mov	sp, r7
 8003362:	bc80      	pop	{r7}
 8003364:	4770      	bx	lr

08003366 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003366:	b580      	push	{r7, lr}
 8003368:	b086      	sub	sp, #24
 800336a:	af00      	add	r7, sp, #0
 800336c:	60f8      	str	r0, [r7, #12]
 800336e:	60b9      	str	r1, [r7, #8]
 8003370:	603b      	str	r3, [r7, #0]
 8003372:	4613      	mov	r3, r2
 8003374:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003376:	e03b      	b.n	80033f0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003378:	6a3b      	ldr	r3, [r7, #32]
 800337a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800337e:	d037      	beq.n	80033f0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003380:	f7fe fcc0 	bl	8001d04 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	6a3a      	ldr	r2, [r7, #32]
 800338c:	429a      	cmp	r2, r3
 800338e:	d302      	bcc.n	8003396 <UART_WaitOnFlagUntilTimeout+0x30>
 8003390:	6a3b      	ldr	r3, [r7, #32]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d101      	bne.n	800339a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e03a      	b.n	8003410 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	f003 0304 	and.w	r3, r3, #4
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d023      	beq.n	80033f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	2b80      	cmp	r3, #128	@ 0x80
 80033ac:	d020      	beq.n	80033f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	2b40      	cmp	r3, #64	@ 0x40
 80033b2:	d01d      	beq.n	80033f0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0308 	and.w	r3, r3, #8
 80033be:	2b08      	cmp	r3, #8
 80033c0:	d116      	bne.n	80033f0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80033c2:	2300      	movs	r3, #0
 80033c4:	617b      	str	r3, [r7, #20]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	617b      	str	r3, [r7, #20]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	617b      	str	r3, [r7, #20]
 80033d6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f000 f856 	bl	800348a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2208      	movs	r2, #8
 80033e2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e00f      	b.n	8003410 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	4013      	ands	r3, r2
 80033fa:	68ba      	ldr	r2, [r7, #8]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	bf0c      	ite	eq
 8003400:	2301      	moveq	r3, #1
 8003402:	2300      	movne	r3, #0
 8003404:	b2db      	uxtb	r3, r3
 8003406:	461a      	mov	r2, r3
 8003408:	79fb      	ldrb	r3, [r7, #7]
 800340a:	429a      	cmp	r2, r3
 800340c:	d0b4      	beq.n	8003378 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800340e:	2300      	movs	r3, #0
}
 8003410:	4618      	mov	r0, r3
 8003412:	3718      	adds	r7, #24
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}

08003418 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003418:	b480      	push	{r7}
 800341a:	b085      	sub	sp, #20
 800341c:	af00      	add	r7, sp, #0
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	60b9      	str	r1, [r7, #8]
 8003422:	4613      	mov	r3, r2
 8003424:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	68ba      	ldr	r2, [r7, #8]
 800342a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	88fa      	ldrh	r2, [r7, #6]
 8003430:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	88fa      	ldrh	r2, [r7, #6]
 8003436:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2200      	movs	r2, #0
 800343c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2222      	movs	r2, #34	@ 0x22
 8003442:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	691b      	ldr	r3, [r3, #16]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d007      	beq.n	800345e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	68da      	ldr	r2, [r3, #12]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800345c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	695a      	ldr	r2, [r3, #20]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f042 0201 	orr.w	r2, r2, #1
 800346c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68da      	ldr	r2, [r3, #12]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f042 0220 	orr.w	r2, r2, #32
 800347c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800347e:	2300      	movs	r3, #0
}
 8003480:	4618      	mov	r0, r3
 8003482:	3714      	adds	r7, #20
 8003484:	46bd      	mov	sp, r7
 8003486:	bc80      	pop	{r7}
 8003488:	4770      	bx	lr

0800348a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800348a:	b480      	push	{r7}
 800348c:	b095      	sub	sp, #84	@ 0x54
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	330c      	adds	r3, #12
 8003498:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800349a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800349c:	e853 3f00 	ldrex	r3, [r3]
 80034a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80034a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80034a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	330c      	adds	r3, #12
 80034b0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80034b2:	643a      	str	r2, [r7, #64]	@ 0x40
 80034b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80034b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80034ba:	e841 2300 	strex	r3, r2, [r1]
 80034be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80034c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d1e5      	bne.n	8003492 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	3314      	adds	r3, #20
 80034cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034ce:	6a3b      	ldr	r3, [r7, #32]
 80034d0:	e853 3f00 	ldrex	r3, [r3]
 80034d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	f023 0301 	bic.w	r3, r3, #1
 80034dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	3314      	adds	r3, #20
 80034e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80034e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80034e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80034ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80034ee:	e841 2300 	strex	r3, r2, [r1]
 80034f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80034f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d1e5      	bne.n	80034c6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d119      	bne.n	8003536 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	330c      	adds	r3, #12
 8003508:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	e853 3f00 	ldrex	r3, [r3]
 8003510:	60bb      	str	r3, [r7, #8]
   return(result);
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	f023 0310 	bic.w	r3, r3, #16
 8003518:	647b      	str	r3, [r7, #68]	@ 0x44
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	330c      	adds	r3, #12
 8003520:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003522:	61ba      	str	r2, [r7, #24]
 8003524:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003526:	6979      	ldr	r1, [r7, #20]
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	e841 2300 	strex	r3, r2, [r1]
 800352e:	613b      	str	r3, [r7, #16]
   return(result);
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d1e5      	bne.n	8003502 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2220      	movs	r2, #32
 800353a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2200      	movs	r2, #0
 8003542:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003544:	bf00      	nop
 8003546:	3754      	adds	r7, #84	@ 0x54
 8003548:	46bd      	mov	sp, r7
 800354a:	bc80      	pop	{r7}
 800354c:	4770      	bx	lr

0800354e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800354e:	b580      	push	{r7, lr}
 8003550:	b084      	sub	sp, #16
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800355a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2200      	movs	r2, #0
 8003560:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2200      	movs	r2, #0
 8003566:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003568:	68f8      	ldr	r0, [r7, #12]
 800356a:	f7ff fee8 	bl	800333e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800356e:	bf00      	nop
 8003570:	3710      	adds	r7, #16
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}

08003576 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003576:	b480      	push	{r7}
 8003578:	b085      	sub	sp, #20
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003584:	b2db      	uxtb	r3, r3
 8003586:	2b21      	cmp	r3, #33	@ 0x21
 8003588:	d13e      	bne.n	8003608 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003592:	d114      	bne.n	80035be <UART_Transmit_IT+0x48>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	691b      	ldr	r3, [r3, #16]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d110      	bne.n	80035be <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a1b      	ldr	r3, [r3, #32]
 80035a0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	881b      	ldrh	r3, [r3, #0]
 80035a6:	461a      	mov	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035b0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a1b      	ldr	r3, [r3, #32]
 80035b6:	1c9a      	adds	r2, r3, #2
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	621a      	str	r2, [r3, #32]
 80035bc:	e008      	b.n	80035d0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6a1b      	ldr	r3, [r3, #32]
 80035c2:	1c59      	adds	r1, r3, #1
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	6211      	str	r1, [r2, #32]
 80035c8:	781a      	ldrb	r2, [r3, #0]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	3b01      	subs	r3, #1
 80035d8:	b29b      	uxth	r3, r3
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	4619      	mov	r1, r3
 80035de:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d10f      	bne.n	8003604 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	68da      	ldr	r2, [r3, #12]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035f2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	68da      	ldr	r2, [r3, #12]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003602:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003604:	2300      	movs	r3, #0
 8003606:	e000      	b.n	800360a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003608:	2302      	movs	r3, #2
  }
}
 800360a:	4618      	mov	r0, r3
 800360c:	3714      	adds	r7, #20
 800360e:	46bd      	mov	sp, r7
 8003610:	bc80      	pop	{r7}
 8003612:	4770      	bx	lr

08003614 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68da      	ldr	r2, [r3, #12]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800362a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2220      	movs	r2, #32
 8003630:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003634:	6878      	ldr	r0, [r7, #4]
 8003636:	f7ff fe79 	bl	800332c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800363a:	2300      	movs	r3, #0
}
 800363c:	4618      	mov	r0, r3
 800363e:	3708      	adds	r7, #8
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}

08003644 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b08c      	sub	sp, #48	@ 0x30
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003652:	b2db      	uxtb	r3, r3
 8003654:	2b22      	cmp	r3, #34	@ 0x22
 8003656:	f040 80ae 	bne.w	80037b6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003662:	d117      	bne.n	8003694 <UART_Receive_IT+0x50>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	691b      	ldr	r3, [r3, #16]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d113      	bne.n	8003694 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800366c:	2300      	movs	r3, #0
 800366e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003674:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	b29b      	uxth	r3, r3
 800367e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003682:	b29a      	uxth	r2, r3
 8003684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003686:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800368c:	1c9a      	adds	r2, r3, #2
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	629a      	str	r2, [r3, #40]	@ 0x28
 8003692:	e026      	b.n	80036e2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003698:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800369a:	2300      	movs	r3, #0
 800369c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036a6:	d007      	beq.n	80036b8 <UART_Receive_IT+0x74>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d10a      	bne.n	80036c6 <UART_Receive_IT+0x82>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	691b      	ldr	r3, [r3, #16]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d106      	bne.n	80036c6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	b2da      	uxtb	r2, r3
 80036c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036c2:	701a      	strb	r2, [r3, #0]
 80036c4:	e008      	b.n	80036d8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80036d2:	b2da      	uxtb	r2, r3
 80036d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036d6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036dc:	1c5a      	adds	r2, r3, #1
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80036e6:	b29b      	uxth	r3, r3
 80036e8:	3b01      	subs	r3, #1
 80036ea:	b29b      	uxth	r3, r3
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	4619      	mov	r1, r3
 80036f0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d15d      	bne.n	80037b2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	68da      	ldr	r2, [r3, #12]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f022 0220 	bic.w	r2, r2, #32
 8003704:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	68da      	ldr	r2, [r3, #12]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003714:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	695a      	ldr	r2, [r3, #20]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f022 0201 	bic.w	r2, r2, #1
 8003724:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2220      	movs	r2, #32
 800372a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003738:	2b01      	cmp	r3, #1
 800373a:	d135      	bne.n	80037a8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	330c      	adds	r3, #12
 8003748:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	e853 3f00 	ldrex	r3, [r3]
 8003750:	613b      	str	r3, [r7, #16]
   return(result);
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	f023 0310 	bic.w	r3, r3, #16
 8003758:	627b      	str	r3, [r7, #36]	@ 0x24
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	330c      	adds	r3, #12
 8003760:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003762:	623a      	str	r2, [r7, #32]
 8003764:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003766:	69f9      	ldr	r1, [r7, #28]
 8003768:	6a3a      	ldr	r2, [r7, #32]
 800376a:	e841 2300 	strex	r3, r2, [r1]
 800376e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d1e5      	bne.n	8003742 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 0310 	and.w	r3, r3, #16
 8003780:	2b10      	cmp	r3, #16
 8003782:	d10a      	bne.n	800379a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003784:	2300      	movs	r3, #0
 8003786:	60fb      	str	r3, [r7, #12]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	60fb      	str	r3, [r7, #12]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	60fb      	str	r3, [r7, #12]
 8003798:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800379e:	4619      	mov	r1, r3
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f7ff fdd5 	bl	8003350 <HAL_UARTEx_RxEventCallback>
 80037a6:	e002      	b.n	80037ae <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	f7fd fa31 	bl	8000c10 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80037ae:	2300      	movs	r3, #0
 80037b0:	e002      	b.n	80037b8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80037b2:	2300      	movs	r3, #0
 80037b4:	e000      	b.n	80037b8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80037b6:	2302      	movs	r3, #2
  }
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3730      	adds	r7, #48	@ 0x30
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b084      	sub	sp, #16
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	68da      	ldr	r2, [r3, #12]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	430a      	orrs	r2, r1
 80037dc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	689a      	ldr	r2, [r3, #8]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	691b      	ldr	r3, [r3, #16]
 80037e6:	431a      	orrs	r2, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	695b      	ldr	r3, [r3, #20]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	68db      	ldr	r3, [r3, #12]
 80037f6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80037fa:	f023 030c 	bic.w	r3, r3, #12
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	6812      	ldr	r2, [r2, #0]
 8003802:	68b9      	ldr	r1, [r7, #8]
 8003804:	430b      	orrs	r3, r1
 8003806:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	695b      	ldr	r3, [r3, #20]
 800380e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	699a      	ldr	r2, [r3, #24]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	430a      	orrs	r2, r1
 800381c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a2c      	ldr	r2, [pc, #176]	@ (80038d4 <UART_SetConfig+0x114>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d103      	bne.n	8003830 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003828:	f7ff f9bc 	bl	8002ba4 <HAL_RCC_GetPCLK2Freq>
 800382c:	60f8      	str	r0, [r7, #12]
 800382e:	e002      	b.n	8003836 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003830:	f7ff f9a4 	bl	8002b7c <HAL_RCC_GetPCLK1Freq>
 8003834:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003836:	68fa      	ldr	r2, [r7, #12]
 8003838:	4613      	mov	r3, r2
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	4413      	add	r3, r2
 800383e:	009a      	lsls	r2, r3, #2
 8003840:	441a      	add	r2, r3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	fbb2 f3f3 	udiv	r3, r2, r3
 800384c:	4a22      	ldr	r2, [pc, #136]	@ (80038d8 <UART_SetConfig+0x118>)
 800384e:	fba2 2303 	umull	r2, r3, r2, r3
 8003852:	095b      	lsrs	r3, r3, #5
 8003854:	0119      	lsls	r1, r3, #4
 8003856:	68fa      	ldr	r2, [r7, #12]
 8003858:	4613      	mov	r3, r2
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	4413      	add	r3, r2
 800385e:	009a      	lsls	r2, r3, #2
 8003860:	441a      	add	r2, r3
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	fbb2 f2f3 	udiv	r2, r2, r3
 800386c:	4b1a      	ldr	r3, [pc, #104]	@ (80038d8 <UART_SetConfig+0x118>)
 800386e:	fba3 0302 	umull	r0, r3, r3, r2
 8003872:	095b      	lsrs	r3, r3, #5
 8003874:	2064      	movs	r0, #100	@ 0x64
 8003876:	fb00 f303 	mul.w	r3, r0, r3
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	011b      	lsls	r3, r3, #4
 800387e:	3332      	adds	r3, #50	@ 0x32
 8003880:	4a15      	ldr	r2, [pc, #84]	@ (80038d8 <UART_SetConfig+0x118>)
 8003882:	fba2 2303 	umull	r2, r3, r2, r3
 8003886:	095b      	lsrs	r3, r3, #5
 8003888:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800388c:	4419      	add	r1, r3
 800388e:	68fa      	ldr	r2, [r7, #12]
 8003890:	4613      	mov	r3, r2
 8003892:	009b      	lsls	r3, r3, #2
 8003894:	4413      	add	r3, r2
 8003896:	009a      	lsls	r2, r3, #2
 8003898:	441a      	add	r2, r3
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80038a4:	4b0c      	ldr	r3, [pc, #48]	@ (80038d8 <UART_SetConfig+0x118>)
 80038a6:	fba3 0302 	umull	r0, r3, r3, r2
 80038aa:	095b      	lsrs	r3, r3, #5
 80038ac:	2064      	movs	r0, #100	@ 0x64
 80038ae:	fb00 f303 	mul.w	r3, r0, r3
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	011b      	lsls	r3, r3, #4
 80038b6:	3332      	adds	r3, #50	@ 0x32
 80038b8:	4a07      	ldr	r2, [pc, #28]	@ (80038d8 <UART_SetConfig+0x118>)
 80038ba:	fba2 2303 	umull	r2, r3, r2, r3
 80038be:	095b      	lsrs	r3, r3, #5
 80038c0:	f003 020f 	and.w	r2, r3, #15
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	440a      	add	r2, r1
 80038ca:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80038cc:	bf00      	nop
 80038ce:	3710      	adds	r7, #16
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	40013800 	.word	0x40013800
 80038d8:	51eb851f 	.word	0x51eb851f

080038dc <sniprintf>:
 80038dc:	b40c      	push	{r2, r3}
 80038de:	b530      	push	{r4, r5, lr}
 80038e0:	4b18      	ldr	r3, [pc, #96]	@ (8003944 <sniprintf+0x68>)
 80038e2:	1e0c      	subs	r4, r1, #0
 80038e4:	681d      	ldr	r5, [r3, #0]
 80038e6:	b09d      	sub	sp, #116	@ 0x74
 80038e8:	da08      	bge.n	80038fc <sniprintf+0x20>
 80038ea:	238b      	movs	r3, #139	@ 0x8b
 80038ec:	f04f 30ff 	mov.w	r0, #4294967295
 80038f0:	602b      	str	r3, [r5, #0]
 80038f2:	b01d      	add	sp, #116	@ 0x74
 80038f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80038f8:	b002      	add	sp, #8
 80038fa:	4770      	bx	lr
 80038fc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003900:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003904:	f04f 0300 	mov.w	r3, #0
 8003908:	931b      	str	r3, [sp, #108]	@ 0x6c
 800390a:	bf0c      	ite	eq
 800390c:	4623      	moveq	r3, r4
 800390e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003912:	9304      	str	r3, [sp, #16]
 8003914:	9307      	str	r3, [sp, #28]
 8003916:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800391a:	9002      	str	r0, [sp, #8]
 800391c:	9006      	str	r0, [sp, #24]
 800391e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003922:	4628      	mov	r0, r5
 8003924:	ab21      	add	r3, sp, #132	@ 0x84
 8003926:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003928:	a902      	add	r1, sp, #8
 800392a:	9301      	str	r3, [sp, #4]
 800392c:	f000 f99a 	bl	8003c64 <_svfiprintf_r>
 8003930:	1c43      	adds	r3, r0, #1
 8003932:	bfbc      	itt	lt
 8003934:	238b      	movlt	r3, #139	@ 0x8b
 8003936:	602b      	strlt	r3, [r5, #0]
 8003938:	2c00      	cmp	r4, #0
 800393a:	d0da      	beq.n	80038f2 <sniprintf+0x16>
 800393c:	2200      	movs	r2, #0
 800393e:	9b02      	ldr	r3, [sp, #8]
 8003940:	701a      	strb	r2, [r3, #0]
 8003942:	e7d6      	b.n	80038f2 <sniprintf+0x16>
 8003944:	2000000c 	.word	0x2000000c

08003948 <memset>:
 8003948:	4603      	mov	r3, r0
 800394a:	4402      	add	r2, r0
 800394c:	4293      	cmp	r3, r2
 800394e:	d100      	bne.n	8003952 <memset+0xa>
 8003950:	4770      	bx	lr
 8003952:	f803 1b01 	strb.w	r1, [r3], #1
 8003956:	e7f9      	b.n	800394c <memset+0x4>

08003958 <__errno>:
 8003958:	4b01      	ldr	r3, [pc, #4]	@ (8003960 <__errno+0x8>)
 800395a:	6818      	ldr	r0, [r3, #0]
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	2000000c 	.word	0x2000000c

08003964 <__libc_init_array>:
 8003964:	b570      	push	{r4, r5, r6, lr}
 8003966:	2600      	movs	r6, #0
 8003968:	4d0c      	ldr	r5, [pc, #48]	@ (800399c <__libc_init_array+0x38>)
 800396a:	4c0d      	ldr	r4, [pc, #52]	@ (80039a0 <__libc_init_array+0x3c>)
 800396c:	1b64      	subs	r4, r4, r5
 800396e:	10a4      	asrs	r4, r4, #2
 8003970:	42a6      	cmp	r6, r4
 8003972:	d109      	bne.n	8003988 <__libc_init_array+0x24>
 8003974:	f000 fc7e 	bl	8004274 <_init>
 8003978:	2600      	movs	r6, #0
 800397a:	4d0a      	ldr	r5, [pc, #40]	@ (80039a4 <__libc_init_array+0x40>)
 800397c:	4c0a      	ldr	r4, [pc, #40]	@ (80039a8 <__libc_init_array+0x44>)
 800397e:	1b64      	subs	r4, r4, r5
 8003980:	10a4      	asrs	r4, r4, #2
 8003982:	42a6      	cmp	r6, r4
 8003984:	d105      	bne.n	8003992 <__libc_init_array+0x2e>
 8003986:	bd70      	pop	{r4, r5, r6, pc}
 8003988:	f855 3b04 	ldr.w	r3, [r5], #4
 800398c:	4798      	blx	r3
 800398e:	3601      	adds	r6, #1
 8003990:	e7ee      	b.n	8003970 <__libc_init_array+0xc>
 8003992:	f855 3b04 	ldr.w	r3, [r5], #4
 8003996:	4798      	blx	r3
 8003998:	3601      	adds	r6, #1
 800399a:	e7f2      	b.n	8003982 <__libc_init_array+0x1e>
 800399c:	0800445c 	.word	0x0800445c
 80039a0:	0800445c 	.word	0x0800445c
 80039a4:	0800445c 	.word	0x0800445c
 80039a8:	08004460 	.word	0x08004460

080039ac <__retarget_lock_acquire_recursive>:
 80039ac:	4770      	bx	lr

080039ae <__retarget_lock_release_recursive>:
 80039ae:	4770      	bx	lr

080039b0 <strcpy>:
 80039b0:	4603      	mov	r3, r0
 80039b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80039b6:	f803 2b01 	strb.w	r2, [r3], #1
 80039ba:	2a00      	cmp	r2, #0
 80039bc:	d1f9      	bne.n	80039b2 <strcpy+0x2>
 80039be:	4770      	bx	lr

080039c0 <_free_r>:
 80039c0:	b538      	push	{r3, r4, r5, lr}
 80039c2:	4605      	mov	r5, r0
 80039c4:	2900      	cmp	r1, #0
 80039c6:	d040      	beq.n	8003a4a <_free_r+0x8a>
 80039c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80039cc:	1f0c      	subs	r4, r1, #4
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	bfb8      	it	lt
 80039d2:	18e4      	addlt	r4, r4, r3
 80039d4:	f000 f8de 	bl	8003b94 <__malloc_lock>
 80039d8:	4a1c      	ldr	r2, [pc, #112]	@ (8003a4c <_free_r+0x8c>)
 80039da:	6813      	ldr	r3, [r2, #0]
 80039dc:	b933      	cbnz	r3, 80039ec <_free_r+0x2c>
 80039de:	6063      	str	r3, [r4, #4]
 80039e0:	6014      	str	r4, [r2, #0]
 80039e2:	4628      	mov	r0, r5
 80039e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80039e8:	f000 b8da 	b.w	8003ba0 <__malloc_unlock>
 80039ec:	42a3      	cmp	r3, r4
 80039ee:	d908      	bls.n	8003a02 <_free_r+0x42>
 80039f0:	6820      	ldr	r0, [r4, #0]
 80039f2:	1821      	adds	r1, r4, r0
 80039f4:	428b      	cmp	r3, r1
 80039f6:	bf01      	itttt	eq
 80039f8:	6819      	ldreq	r1, [r3, #0]
 80039fa:	685b      	ldreq	r3, [r3, #4]
 80039fc:	1809      	addeq	r1, r1, r0
 80039fe:	6021      	streq	r1, [r4, #0]
 8003a00:	e7ed      	b.n	80039de <_free_r+0x1e>
 8003a02:	461a      	mov	r2, r3
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	b10b      	cbz	r3, 8003a0c <_free_r+0x4c>
 8003a08:	42a3      	cmp	r3, r4
 8003a0a:	d9fa      	bls.n	8003a02 <_free_r+0x42>
 8003a0c:	6811      	ldr	r1, [r2, #0]
 8003a0e:	1850      	adds	r0, r2, r1
 8003a10:	42a0      	cmp	r0, r4
 8003a12:	d10b      	bne.n	8003a2c <_free_r+0x6c>
 8003a14:	6820      	ldr	r0, [r4, #0]
 8003a16:	4401      	add	r1, r0
 8003a18:	1850      	adds	r0, r2, r1
 8003a1a:	4283      	cmp	r3, r0
 8003a1c:	6011      	str	r1, [r2, #0]
 8003a1e:	d1e0      	bne.n	80039e2 <_free_r+0x22>
 8003a20:	6818      	ldr	r0, [r3, #0]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	4408      	add	r0, r1
 8003a26:	6010      	str	r0, [r2, #0]
 8003a28:	6053      	str	r3, [r2, #4]
 8003a2a:	e7da      	b.n	80039e2 <_free_r+0x22>
 8003a2c:	d902      	bls.n	8003a34 <_free_r+0x74>
 8003a2e:	230c      	movs	r3, #12
 8003a30:	602b      	str	r3, [r5, #0]
 8003a32:	e7d6      	b.n	80039e2 <_free_r+0x22>
 8003a34:	6820      	ldr	r0, [r4, #0]
 8003a36:	1821      	adds	r1, r4, r0
 8003a38:	428b      	cmp	r3, r1
 8003a3a:	bf01      	itttt	eq
 8003a3c:	6819      	ldreq	r1, [r3, #0]
 8003a3e:	685b      	ldreq	r3, [r3, #4]
 8003a40:	1809      	addeq	r1, r1, r0
 8003a42:	6021      	streq	r1, [r4, #0]
 8003a44:	6063      	str	r3, [r4, #4]
 8003a46:	6054      	str	r4, [r2, #4]
 8003a48:	e7cb      	b.n	80039e2 <_free_r+0x22>
 8003a4a:	bd38      	pop	{r3, r4, r5, pc}
 8003a4c:	200002ec 	.word	0x200002ec

08003a50 <sbrk_aligned>:
 8003a50:	b570      	push	{r4, r5, r6, lr}
 8003a52:	4e0f      	ldr	r6, [pc, #60]	@ (8003a90 <sbrk_aligned+0x40>)
 8003a54:	460c      	mov	r4, r1
 8003a56:	6831      	ldr	r1, [r6, #0]
 8003a58:	4605      	mov	r5, r0
 8003a5a:	b911      	cbnz	r1, 8003a62 <sbrk_aligned+0x12>
 8003a5c:	f000 fba8 	bl	80041b0 <_sbrk_r>
 8003a60:	6030      	str	r0, [r6, #0]
 8003a62:	4621      	mov	r1, r4
 8003a64:	4628      	mov	r0, r5
 8003a66:	f000 fba3 	bl	80041b0 <_sbrk_r>
 8003a6a:	1c43      	adds	r3, r0, #1
 8003a6c:	d103      	bne.n	8003a76 <sbrk_aligned+0x26>
 8003a6e:	f04f 34ff 	mov.w	r4, #4294967295
 8003a72:	4620      	mov	r0, r4
 8003a74:	bd70      	pop	{r4, r5, r6, pc}
 8003a76:	1cc4      	adds	r4, r0, #3
 8003a78:	f024 0403 	bic.w	r4, r4, #3
 8003a7c:	42a0      	cmp	r0, r4
 8003a7e:	d0f8      	beq.n	8003a72 <sbrk_aligned+0x22>
 8003a80:	1a21      	subs	r1, r4, r0
 8003a82:	4628      	mov	r0, r5
 8003a84:	f000 fb94 	bl	80041b0 <_sbrk_r>
 8003a88:	3001      	adds	r0, #1
 8003a8a:	d1f2      	bne.n	8003a72 <sbrk_aligned+0x22>
 8003a8c:	e7ef      	b.n	8003a6e <sbrk_aligned+0x1e>
 8003a8e:	bf00      	nop
 8003a90:	200002e8 	.word	0x200002e8

08003a94 <_malloc_r>:
 8003a94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a98:	1ccd      	adds	r5, r1, #3
 8003a9a:	f025 0503 	bic.w	r5, r5, #3
 8003a9e:	3508      	adds	r5, #8
 8003aa0:	2d0c      	cmp	r5, #12
 8003aa2:	bf38      	it	cc
 8003aa4:	250c      	movcc	r5, #12
 8003aa6:	2d00      	cmp	r5, #0
 8003aa8:	4606      	mov	r6, r0
 8003aaa:	db01      	blt.n	8003ab0 <_malloc_r+0x1c>
 8003aac:	42a9      	cmp	r1, r5
 8003aae:	d904      	bls.n	8003aba <_malloc_r+0x26>
 8003ab0:	230c      	movs	r3, #12
 8003ab2:	6033      	str	r3, [r6, #0]
 8003ab4:	2000      	movs	r0, #0
 8003ab6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003aba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003b90 <_malloc_r+0xfc>
 8003abe:	f000 f869 	bl	8003b94 <__malloc_lock>
 8003ac2:	f8d8 3000 	ldr.w	r3, [r8]
 8003ac6:	461c      	mov	r4, r3
 8003ac8:	bb44      	cbnz	r4, 8003b1c <_malloc_r+0x88>
 8003aca:	4629      	mov	r1, r5
 8003acc:	4630      	mov	r0, r6
 8003ace:	f7ff ffbf 	bl	8003a50 <sbrk_aligned>
 8003ad2:	1c43      	adds	r3, r0, #1
 8003ad4:	4604      	mov	r4, r0
 8003ad6:	d158      	bne.n	8003b8a <_malloc_r+0xf6>
 8003ad8:	f8d8 4000 	ldr.w	r4, [r8]
 8003adc:	4627      	mov	r7, r4
 8003ade:	2f00      	cmp	r7, #0
 8003ae0:	d143      	bne.n	8003b6a <_malloc_r+0xd6>
 8003ae2:	2c00      	cmp	r4, #0
 8003ae4:	d04b      	beq.n	8003b7e <_malloc_r+0xea>
 8003ae6:	6823      	ldr	r3, [r4, #0]
 8003ae8:	4639      	mov	r1, r7
 8003aea:	4630      	mov	r0, r6
 8003aec:	eb04 0903 	add.w	r9, r4, r3
 8003af0:	f000 fb5e 	bl	80041b0 <_sbrk_r>
 8003af4:	4581      	cmp	r9, r0
 8003af6:	d142      	bne.n	8003b7e <_malloc_r+0xea>
 8003af8:	6821      	ldr	r1, [r4, #0]
 8003afa:	4630      	mov	r0, r6
 8003afc:	1a6d      	subs	r5, r5, r1
 8003afe:	4629      	mov	r1, r5
 8003b00:	f7ff ffa6 	bl	8003a50 <sbrk_aligned>
 8003b04:	3001      	adds	r0, #1
 8003b06:	d03a      	beq.n	8003b7e <_malloc_r+0xea>
 8003b08:	6823      	ldr	r3, [r4, #0]
 8003b0a:	442b      	add	r3, r5
 8003b0c:	6023      	str	r3, [r4, #0]
 8003b0e:	f8d8 3000 	ldr.w	r3, [r8]
 8003b12:	685a      	ldr	r2, [r3, #4]
 8003b14:	bb62      	cbnz	r2, 8003b70 <_malloc_r+0xdc>
 8003b16:	f8c8 7000 	str.w	r7, [r8]
 8003b1a:	e00f      	b.n	8003b3c <_malloc_r+0xa8>
 8003b1c:	6822      	ldr	r2, [r4, #0]
 8003b1e:	1b52      	subs	r2, r2, r5
 8003b20:	d420      	bmi.n	8003b64 <_malloc_r+0xd0>
 8003b22:	2a0b      	cmp	r2, #11
 8003b24:	d917      	bls.n	8003b56 <_malloc_r+0xc2>
 8003b26:	1961      	adds	r1, r4, r5
 8003b28:	42a3      	cmp	r3, r4
 8003b2a:	6025      	str	r5, [r4, #0]
 8003b2c:	bf18      	it	ne
 8003b2e:	6059      	strne	r1, [r3, #4]
 8003b30:	6863      	ldr	r3, [r4, #4]
 8003b32:	bf08      	it	eq
 8003b34:	f8c8 1000 	streq.w	r1, [r8]
 8003b38:	5162      	str	r2, [r4, r5]
 8003b3a:	604b      	str	r3, [r1, #4]
 8003b3c:	4630      	mov	r0, r6
 8003b3e:	f000 f82f 	bl	8003ba0 <__malloc_unlock>
 8003b42:	f104 000b 	add.w	r0, r4, #11
 8003b46:	1d23      	adds	r3, r4, #4
 8003b48:	f020 0007 	bic.w	r0, r0, #7
 8003b4c:	1ac2      	subs	r2, r0, r3
 8003b4e:	bf1c      	itt	ne
 8003b50:	1a1b      	subne	r3, r3, r0
 8003b52:	50a3      	strne	r3, [r4, r2]
 8003b54:	e7af      	b.n	8003ab6 <_malloc_r+0x22>
 8003b56:	6862      	ldr	r2, [r4, #4]
 8003b58:	42a3      	cmp	r3, r4
 8003b5a:	bf0c      	ite	eq
 8003b5c:	f8c8 2000 	streq.w	r2, [r8]
 8003b60:	605a      	strne	r2, [r3, #4]
 8003b62:	e7eb      	b.n	8003b3c <_malloc_r+0xa8>
 8003b64:	4623      	mov	r3, r4
 8003b66:	6864      	ldr	r4, [r4, #4]
 8003b68:	e7ae      	b.n	8003ac8 <_malloc_r+0x34>
 8003b6a:	463c      	mov	r4, r7
 8003b6c:	687f      	ldr	r7, [r7, #4]
 8003b6e:	e7b6      	b.n	8003ade <_malloc_r+0x4a>
 8003b70:	461a      	mov	r2, r3
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	42a3      	cmp	r3, r4
 8003b76:	d1fb      	bne.n	8003b70 <_malloc_r+0xdc>
 8003b78:	2300      	movs	r3, #0
 8003b7a:	6053      	str	r3, [r2, #4]
 8003b7c:	e7de      	b.n	8003b3c <_malloc_r+0xa8>
 8003b7e:	230c      	movs	r3, #12
 8003b80:	4630      	mov	r0, r6
 8003b82:	6033      	str	r3, [r6, #0]
 8003b84:	f000 f80c 	bl	8003ba0 <__malloc_unlock>
 8003b88:	e794      	b.n	8003ab4 <_malloc_r+0x20>
 8003b8a:	6005      	str	r5, [r0, #0]
 8003b8c:	e7d6      	b.n	8003b3c <_malloc_r+0xa8>
 8003b8e:	bf00      	nop
 8003b90:	200002ec 	.word	0x200002ec

08003b94 <__malloc_lock>:
 8003b94:	4801      	ldr	r0, [pc, #4]	@ (8003b9c <__malloc_lock+0x8>)
 8003b96:	f7ff bf09 	b.w	80039ac <__retarget_lock_acquire_recursive>
 8003b9a:	bf00      	nop
 8003b9c:	200002e4 	.word	0x200002e4

08003ba0 <__malloc_unlock>:
 8003ba0:	4801      	ldr	r0, [pc, #4]	@ (8003ba8 <__malloc_unlock+0x8>)
 8003ba2:	f7ff bf04 	b.w	80039ae <__retarget_lock_release_recursive>
 8003ba6:	bf00      	nop
 8003ba8:	200002e4 	.word	0x200002e4

08003bac <__ssputs_r>:
 8003bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003bb0:	461f      	mov	r7, r3
 8003bb2:	688e      	ldr	r6, [r1, #8]
 8003bb4:	4682      	mov	sl, r0
 8003bb6:	42be      	cmp	r6, r7
 8003bb8:	460c      	mov	r4, r1
 8003bba:	4690      	mov	r8, r2
 8003bbc:	680b      	ldr	r3, [r1, #0]
 8003bbe:	d82d      	bhi.n	8003c1c <__ssputs_r+0x70>
 8003bc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003bc4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003bc8:	d026      	beq.n	8003c18 <__ssputs_r+0x6c>
 8003bca:	6965      	ldr	r5, [r4, #20]
 8003bcc:	6909      	ldr	r1, [r1, #16]
 8003bce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003bd2:	eba3 0901 	sub.w	r9, r3, r1
 8003bd6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003bda:	1c7b      	adds	r3, r7, #1
 8003bdc:	444b      	add	r3, r9
 8003bde:	106d      	asrs	r5, r5, #1
 8003be0:	429d      	cmp	r5, r3
 8003be2:	bf38      	it	cc
 8003be4:	461d      	movcc	r5, r3
 8003be6:	0553      	lsls	r3, r2, #21
 8003be8:	d527      	bpl.n	8003c3a <__ssputs_r+0x8e>
 8003bea:	4629      	mov	r1, r5
 8003bec:	f7ff ff52 	bl	8003a94 <_malloc_r>
 8003bf0:	4606      	mov	r6, r0
 8003bf2:	b360      	cbz	r0, 8003c4e <__ssputs_r+0xa2>
 8003bf4:	464a      	mov	r2, r9
 8003bf6:	6921      	ldr	r1, [r4, #16]
 8003bf8:	f000 faf8 	bl	80041ec <memcpy>
 8003bfc:	89a3      	ldrh	r3, [r4, #12]
 8003bfe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003c02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c06:	81a3      	strh	r3, [r4, #12]
 8003c08:	6126      	str	r6, [r4, #16]
 8003c0a:	444e      	add	r6, r9
 8003c0c:	6026      	str	r6, [r4, #0]
 8003c0e:	463e      	mov	r6, r7
 8003c10:	6165      	str	r5, [r4, #20]
 8003c12:	eba5 0509 	sub.w	r5, r5, r9
 8003c16:	60a5      	str	r5, [r4, #8]
 8003c18:	42be      	cmp	r6, r7
 8003c1a:	d900      	bls.n	8003c1e <__ssputs_r+0x72>
 8003c1c:	463e      	mov	r6, r7
 8003c1e:	4632      	mov	r2, r6
 8003c20:	4641      	mov	r1, r8
 8003c22:	6820      	ldr	r0, [r4, #0]
 8003c24:	f000 faaa 	bl	800417c <memmove>
 8003c28:	2000      	movs	r0, #0
 8003c2a:	68a3      	ldr	r3, [r4, #8]
 8003c2c:	1b9b      	subs	r3, r3, r6
 8003c2e:	60a3      	str	r3, [r4, #8]
 8003c30:	6823      	ldr	r3, [r4, #0]
 8003c32:	4433      	add	r3, r6
 8003c34:	6023      	str	r3, [r4, #0]
 8003c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c3a:	462a      	mov	r2, r5
 8003c3c:	f000 fae4 	bl	8004208 <_realloc_r>
 8003c40:	4606      	mov	r6, r0
 8003c42:	2800      	cmp	r0, #0
 8003c44:	d1e0      	bne.n	8003c08 <__ssputs_r+0x5c>
 8003c46:	4650      	mov	r0, sl
 8003c48:	6921      	ldr	r1, [r4, #16]
 8003c4a:	f7ff feb9 	bl	80039c0 <_free_r>
 8003c4e:	230c      	movs	r3, #12
 8003c50:	f8ca 3000 	str.w	r3, [sl]
 8003c54:	89a3      	ldrh	r3, [r4, #12]
 8003c56:	f04f 30ff 	mov.w	r0, #4294967295
 8003c5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c5e:	81a3      	strh	r3, [r4, #12]
 8003c60:	e7e9      	b.n	8003c36 <__ssputs_r+0x8a>
	...

08003c64 <_svfiprintf_r>:
 8003c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c68:	4698      	mov	r8, r3
 8003c6a:	898b      	ldrh	r3, [r1, #12]
 8003c6c:	4607      	mov	r7, r0
 8003c6e:	061b      	lsls	r3, r3, #24
 8003c70:	460d      	mov	r5, r1
 8003c72:	4614      	mov	r4, r2
 8003c74:	b09d      	sub	sp, #116	@ 0x74
 8003c76:	d510      	bpl.n	8003c9a <_svfiprintf_r+0x36>
 8003c78:	690b      	ldr	r3, [r1, #16]
 8003c7a:	b973      	cbnz	r3, 8003c9a <_svfiprintf_r+0x36>
 8003c7c:	2140      	movs	r1, #64	@ 0x40
 8003c7e:	f7ff ff09 	bl	8003a94 <_malloc_r>
 8003c82:	6028      	str	r0, [r5, #0]
 8003c84:	6128      	str	r0, [r5, #16]
 8003c86:	b930      	cbnz	r0, 8003c96 <_svfiprintf_r+0x32>
 8003c88:	230c      	movs	r3, #12
 8003c8a:	603b      	str	r3, [r7, #0]
 8003c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c90:	b01d      	add	sp, #116	@ 0x74
 8003c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c96:	2340      	movs	r3, #64	@ 0x40
 8003c98:	616b      	str	r3, [r5, #20]
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c9e:	2320      	movs	r3, #32
 8003ca0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003ca4:	2330      	movs	r3, #48	@ 0x30
 8003ca6:	f04f 0901 	mov.w	r9, #1
 8003caa:	f8cd 800c 	str.w	r8, [sp, #12]
 8003cae:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003e48 <_svfiprintf_r+0x1e4>
 8003cb2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003cb6:	4623      	mov	r3, r4
 8003cb8:	469a      	mov	sl, r3
 8003cba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003cbe:	b10a      	cbz	r2, 8003cc4 <_svfiprintf_r+0x60>
 8003cc0:	2a25      	cmp	r2, #37	@ 0x25
 8003cc2:	d1f9      	bne.n	8003cb8 <_svfiprintf_r+0x54>
 8003cc4:	ebba 0b04 	subs.w	fp, sl, r4
 8003cc8:	d00b      	beq.n	8003ce2 <_svfiprintf_r+0x7e>
 8003cca:	465b      	mov	r3, fp
 8003ccc:	4622      	mov	r2, r4
 8003cce:	4629      	mov	r1, r5
 8003cd0:	4638      	mov	r0, r7
 8003cd2:	f7ff ff6b 	bl	8003bac <__ssputs_r>
 8003cd6:	3001      	adds	r0, #1
 8003cd8:	f000 80a7 	beq.w	8003e2a <_svfiprintf_r+0x1c6>
 8003cdc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003cde:	445a      	add	r2, fp
 8003ce0:	9209      	str	r2, [sp, #36]	@ 0x24
 8003ce2:	f89a 3000 	ldrb.w	r3, [sl]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	f000 809f 	beq.w	8003e2a <_svfiprintf_r+0x1c6>
 8003cec:	2300      	movs	r3, #0
 8003cee:	f04f 32ff 	mov.w	r2, #4294967295
 8003cf2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003cf6:	f10a 0a01 	add.w	sl, sl, #1
 8003cfa:	9304      	str	r3, [sp, #16]
 8003cfc:	9307      	str	r3, [sp, #28]
 8003cfe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003d02:	931a      	str	r3, [sp, #104]	@ 0x68
 8003d04:	4654      	mov	r4, sl
 8003d06:	2205      	movs	r2, #5
 8003d08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d0c:	484e      	ldr	r0, [pc, #312]	@ (8003e48 <_svfiprintf_r+0x1e4>)
 8003d0e:	f000 fa5f 	bl	80041d0 <memchr>
 8003d12:	9a04      	ldr	r2, [sp, #16]
 8003d14:	b9d8      	cbnz	r0, 8003d4e <_svfiprintf_r+0xea>
 8003d16:	06d0      	lsls	r0, r2, #27
 8003d18:	bf44      	itt	mi
 8003d1a:	2320      	movmi	r3, #32
 8003d1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003d20:	0711      	lsls	r1, r2, #28
 8003d22:	bf44      	itt	mi
 8003d24:	232b      	movmi	r3, #43	@ 0x2b
 8003d26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003d2a:	f89a 3000 	ldrb.w	r3, [sl]
 8003d2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d30:	d015      	beq.n	8003d5e <_svfiprintf_r+0xfa>
 8003d32:	4654      	mov	r4, sl
 8003d34:	2000      	movs	r0, #0
 8003d36:	f04f 0c0a 	mov.w	ip, #10
 8003d3a:	9a07      	ldr	r2, [sp, #28]
 8003d3c:	4621      	mov	r1, r4
 8003d3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003d42:	3b30      	subs	r3, #48	@ 0x30
 8003d44:	2b09      	cmp	r3, #9
 8003d46:	d94b      	bls.n	8003de0 <_svfiprintf_r+0x17c>
 8003d48:	b1b0      	cbz	r0, 8003d78 <_svfiprintf_r+0x114>
 8003d4a:	9207      	str	r2, [sp, #28]
 8003d4c:	e014      	b.n	8003d78 <_svfiprintf_r+0x114>
 8003d4e:	eba0 0308 	sub.w	r3, r0, r8
 8003d52:	fa09 f303 	lsl.w	r3, r9, r3
 8003d56:	4313      	orrs	r3, r2
 8003d58:	46a2      	mov	sl, r4
 8003d5a:	9304      	str	r3, [sp, #16]
 8003d5c:	e7d2      	b.n	8003d04 <_svfiprintf_r+0xa0>
 8003d5e:	9b03      	ldr	r3, [sp, #12]
 8003d60:	1d19      	adds	r1, r3, #4
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	9103      	str	r1, [sp, #12]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	bfbb      	ittet	lt
 8003d6a:	425b      	neglt	r3, r3
 8003d6c:	f042 0202 	orrlt.w	r2, r2, #2
 8003d70:	9307      	strge	r3, [sp, #28]
 8003d72:	9307      	strlt	r3, [sp, #28]
 8003d74:	bfb8      	it	lt
 8003d76:	9204      	strlt	r2, [sp, #16]
 8003d78:	7823      	ldrb	r3, [r4, #0]
 8003d7a:	2b2e      	cmp	r3, #46	@ 0x2e
 8003d7c:	d10a      	bne.n	8003d94 <_svfiprintf_r+0x130>
 8003d7e:	7863      	ldrb	r3, [r4, #1]
 8003d80:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d82:	d132      	bne.n	8003dea <_svfiprintf_r+0x186>
 8003d84:	9b03      	ldr	r3, [sp, #12]
 8003d86:	3402      	adds	r4, #2
 8003d88:	1d1a      	adds	r2, r3, #4
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	9203      	str	r2, [sp, #12]
 8003d8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003d92:	9305      	str	r3, [sp, #20]
 8003d94:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003e4c <_svfiprintf_r+0x1e8>
 8003d98:	2203      	movs	r2, #3
 8003d9a:	4650      	mov	r0, sl
 8003d9c:	7821      	ldrb	r1, [r4, #0]
 8003d9e:	f000 fa17 	bl	80041d0 <memchr>
 8003da2:	b138      	cbz	r0, 8003db4 <_svfiprintf_r+0x150>
 8003da4:	2240      	movs	r2, #64	@ 0x40
 8003da6:	9b04      	ldr	r3, [sp, #16]
 8003da8:	eba0 000a 	sub.w	r0, r0, sl
 8003dac:	4082      	lsls	r2, r0
 8003dae:	4313      	orrs	r3, r2
 8003db0:	3401      	adds	r4, #1
 8003db2:	9304      	str	r3, [sp, #16]
 8003db4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003db8:	2206      	movs	r2, #6
 8003dba:	4825      	ldr	r0, [pc, #148]	@ (8003e50 <_svfiprintf_r+0x1ec>)
 8003dbc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003dc0:	f000 fa06 	bl	80041d0 <memchr>
 8003dc4:	2800      	cmp	r0, #0
 8003dc6:	d036      	beq.n	8003e36 <_svfiprintf_r+0x1d2>
 8003dc8:	4b22      	ldr	r3, [pc, #136]	@ (8003e54 <_svfiprintf_r+0x1f0>)
 8003dca:	bb1b      	cbnz	r3, 8003e14 <_svfiprintf_r+0x1b0>
 8003dcc:	9b03      	ldr	r3, [sp, #12]
 8003dce:	3307      	adds	r3, #7
 8003dd0:	f023 0307 	bic.w	r3, r3, #7
 8003dd4:	3308      	adds	r3, #8
 8003dd6:	9303      	str	r3, [sp, #12]
 8003dd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003dda:	4433      	add	r3, r6
 8003ddc:	9309      	str	r3, [sp, #36]	@ 0x24
 8003dde:	e76a      	b.n	8003cb6 <_svfiprintf_r+0x52>
 8003de0:	460c      	mov	r4, r1
 8003de2:	2001      	movs	r0, #1
 8003de4:	fb0c 3202 	mla	r2, ip, r2, r3
 8003de8:	e7a8      	b.n	8003d3c <_svfiprintf_r+0xd8>
 8003dea:	2300      	movs	r3, #0
 8003dec:	f04f 0c0a 	mov.w	ip, #10
 8003df0:	4619      	mov	r1, r3
 8003df2:	3401      	adds	r4, #1
 8003df4:	9305      	str	r3, [sp, #20]
 8003df6:	4620      	mov	r0, r4
 8003df8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003dfc:	3a30      	subs	r2, #48	@ 0x30
 8003dfe:	2a09      	cmp	r2, #9
 8003e00:	d903      	bls.n	8003e0a <_svfiprintf_r+0x1a6>
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d0c6      	beq.n	8003d94 <_svfiprintf_r+0x130>
 8003e06:	9105      	str	r1, [sp, #20]
 8003e08:	e7c4      	b.n	8003d94 <_svfiprintf_r+0x130>
 8003e0a:	4604      	mov	r4, r0
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003e12:	e7f0      	b.n	8003df6 <_svfiprintf_r+0x192>
 8003e14:	ab03      	add	r3, sp, #12
 8003e16:	9300      	str	r3, [sp, #0]
 8003e18:	462a      	mov	r2, r5
 8003e1a:	4638      	mov	r0, r7
 8003e1c:	4b0e      	ldr	r3, [pc, #56]	@ (8003e58 <_svfiprintf_r+0x1f4>)
 8003e1e:	a904      	add	r1, sp, #16
 8003e20:	f3af 8000 	nop.w
 8003e24:	1c42      	adds	r2, r0, #1
 8003e26:	4606      	mov	r6, r0
 8003e28:	d1d6      	bne.n	8003dd8 <_svfiprintf_r+0x174>
 8003e2a:	89ab      	ldrh	r3, [r5, #12]
 8003e2c:	065b      	lsls	r3, r3, #25
 8003e2e:	f53f af2d 	bmi.w	8003c8c <_svfiprintf_r+0x28>
 8003e32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003e34:	e72c      	b.n	8003c90 <_svfiprintf_r+0x2c>
 8003e36:	ab03      	add	r3, sp, #12
 8003e38:	9300      	str	r3, [sp, #0]
 8003e3a:	462a      	mov	r2, r5
 8003e3c:	4638      	mov	r0, r7
 8003e3e:	4b06      	ldr	r3, [pc, #24]	@ (8003e58 <_svfiprintf_r+0x1f4>)
 8003e40:	a904      	add	r1, sp, #16
 8003e42:	f000 f87d 	bl	8003f40 <_printf_i>
 8003e46:	e7ed      	b.n	8003e24 <_svfiprintf_r+0x1c0>
 8003e48:	0800441e 	.word	0x0800441e
 8003e4c:	08004424 	.word	0x08004424
 8003e50:	08004428 	.word	0x08004428
 8003e54:	00000000 	.word	0x00000000
 8003e58:	08003bad 	.word	0x08003bad

08003e5c <_printf_common>:
 8003e5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e60:	4616      	mov	r6, r2
 8003e62:	4698      	mov	r8, r3
 8003e64:	688a      	ldr	r2, [r1, #8]
 8003e66:	690b      	ldr	r3, [r1, #16]
 8003e68:	4607      	mov	r7, r0
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	bfb8      	it	lt
 8003e6e:	4613      	movlt	r3, r2
 8003e70:	6033      	str	r3, [r6, #0]
 8003e72:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003e76:	460c      	mov	r4, r1
 8003e78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003e7c:	b10a      	cbz	r2, 8003e82 <_printf_common+0x26>
 8003e7e:	3301      	adds	r3, #1
 8003e80:	6033      	str	r3, [r6, #0]
 8003e82:	6823      	ldr	r3, [r4, #0]
 8003e84:	0699      	lsls	r1, r3, #26
 8003e86:	bf42      	ittt	mi
 8003e88:	6833      	ldrmi	r3, [r6, #0]
 8003e8a:	3302      	addmi	r3, #2
 8003e8c:	6033      	strmi	r3, [r6, #0]
 8003e8e:	6825      	ldr	r5, [r4, #0]
 8003e90:	f015 0506 	ands.w	r5, r5, #6
 8003e94:	d106      	bne.n	8003ea4 <_printf_common+0x48>
 8003e96:	f104 0a19 	add.w	sl, r4, #25
 8003e9a:	68e3      	ldr	r3, [r4, #12]
 8003e9c:	6832      	ldr	r2, [r6, #0]
 8003e9e:	1a9b      	subs	r3, r3, r2
 8003ea0:	42ab      	cmp	r3, r5
 8003ea2:	dc2b      	bgt.n	8003efc <_printf_common+0xa0>
 8003ea4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003ea8:	6822      	ldr	r2, [r4, #0]
 8003eaa:	3b00      	subs	r3, #0
 8003eac:	bf18      	it	ne
 8003eae:	2301      	movne	r3, #1
 8003eb0:	0692      	lsls	r2, r2, #26
 8003eb2:	d430      	bmi.n	8003f16 <_printf_common+0xba>
 8003eb4:	4641      	mov	r1, r8
 8003eb6:	4638      	mov	r0, r7
 8003eb8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003ebc:	47c8      	blx	r9
 8003ebe:	3001      	adds	r0, #1
 8003ec0:	d023      	beq.n	8003f0a <_printf_common+0xae>
 8003ec2:	6823      	ldr	r3, [r4, #0]
 8003ec4:	6922      	ldr	r2, [r4, #16]
 8003ec6:	f003 0306 	and.w	r3, r3, #6
 8003eca:	2b04      	cmp	r3, #4
 8003ecc:	bf14      	ite	ne
 8003ece:	2500      	movne	r5, #0
 8003ed0:	6833      	ldreq	r3, [r6, #0]
 8003ed2:	f04f 0600 	mov.w	r6, #0
 8003ed6:	bf08      	it	eq
 8003ed8:	68e5      	ldreq	r5, [r4, #12]
 8003eda:	f104 041a 	add.w	r4, r4, #26
 8003ede:	bf08      	it	eq
 8003ee0:	1aed      	subeq	r5, r5, r3
 8003ee2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003ee6:	bf08      	it	eq
 8003ee8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003eec:	4293      	cmp	r3, r2
 8003eee:	bfc4      	itt	gt
 8003ef0:	1a9b      	subgt	r3, r3, r2
 8003ef2:	18ed      	addgt	r5, r5, r3
 8003ef4:	42b5      	cmp	r5, r6
 8003ef6:	d11a      	bne.n	8003f2e <_printf_common+0xd2>
 8003ef8:	2000      	movs	r0, #0
 8003efa:	e008      	b.n	8003f0e <_printf_common+0xb2>
 8003efc:	2301      	movs	r3, #1
 8003efe:	4652      	mov	r2, sl
 8003f00:	4641      	mov	r1, r8
 8003f02:	4638      	mov	r0, r7
 8003f04:	47c8      	blx	r9
 8003f06:	3001      	adds	r0, #1
 8003f08:	d103      	bne.n	8003f12 <_printf_common+0xb6>
 8003f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f12:	3501      	adds	r5, #1
 8003f14:	e7c1      	b.n	8003e9a <_printf_common+0x3e>
 8003f16:	2030      	movs	r0, #48	@ 0x30
 8003f18:	18e1      	adds	r1, r4, r3
 8003f1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003f1e:	1c5a      	adds	r2, r3, #1
 8003f20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003f24:	4422      	add	r2, r4
 8003f26:	3302      	adds	r3, #2
 8003f28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003f2c:	e7c2      	b.n	8003eb4 <_printf_common+0x58>
 8003f2e:	2301      	movs	r3, #1
 8003f30:	4622      	mov	r2, r4
 8003f32:	4641      	mov	r1, r8
 8003f34:	4638      	mov	r0, r7
 8003f36:	47c8      	blx	r9
 8003f38:	3001      	adds	r0, #1
 8003f3a:	d0e6      	beq.n	8003f0a <_printf_common+0xae>
 8003f3c:	3601      	adds	r6, #1
 8003f3e:	e7d9      	b.n	8003ef4 <_printf_common+0x98>

08003f40 <_printf_i>:
 8003f40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f44:	7e0f      	ldrb	r7, [r1, #24]
 8003f46:	4691      	mov	r9, r2
 8003f48:	2f78      	cmp	r7, #120	@ 0x78
 8003f4a:	4680      	mov	r8, r0
 8003f4c:	460c      	mov	r4, r1
 8003f4e:	469a      	mov	sl, r3
 8003f50:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003f52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003f56:	d807      	bhi.n	8003f68 <_printf_i+0x28>
 8003f58:	2f62      	cmp	r7, #98	@ 0x62
 8003f5a:	d80a      	bhi.n	8003f72 <_printf_i+0x32>
 8003f5c:	2f00      	cmp	r7, #0
 8003f5e:	f000 80d1 	beq.w	8004104 <_printf_i+0x1c4>
 8003f62:	2f58      	cmp	r7, #88	@ 0x58
 8003f64:	f000 80b8 	beq.w	80040d8 <_printf_i+0x198>
 8003f68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003f70:	e03a      	b.n	8003fe8 <_printf_i+0xa8>
 8003f72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003f76:	2b15      	cmp	r3, #21
 8003f78:	d8f6      	bhi.n	8003f68 <_printf_i+0x28>
 8003f7a:	a101      	add	r1, pc, #4	@ (adr r1, 8003f80 <_printf_i+0x40>)
 8003f7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003f80:	08003fd9 	.word	0x08003fd9
 8003f84:	08003fed 	.word	0x08003fed
 8003f88:	08003f69 	.word	0x08003f69
 8003f8c:	08003f69 	.word	0x08003f69
 8003f90:	08003f69 	.word	0x08003f69
 8003f94:	08003f69 	.word	0x08003f69
 8003f98:	08003fed 	.word	0x08003fed
 8003f9c:	08003f69 	.word	0x08003f69
 8003fa0:	08003f69 	.word	0x08003f69
 8003fa4:	08003f69 	.word	0x08003f69
 8003fa8:	08003f69 	.word	0x08003f69
 8003fac:	080040eb 	.word	0x080040eb
 8003fb0:	08004017 	.word	0x08004017
 8003fb4:	080040a5 	.word	0x080040a5
 8003fb8:	08003f69 	.word	0x08003f69
 8003fbc:	08003f69 	.word	0x08003f69
 8003fc0:	0800410d 	.word	0x0800410d
 8003fc4:	08003f69 	.word	0x08003f69
 8003fc8:	08004017 	.word	0x08004017
 8003fcc:	08003f69 	.word	0x08003f69
 8003fd0:	08003f69 	.word	0x08003f69
 8003fd4:	080040ad 	.word	0x080040ad
 8003fd8:	6833      	ldr	r3, [r6, #0]
 8003fda:	1d1a      	adds	r2, r3, #4
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	6032      	str	r2, [r6, #0]
 8003fe0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003fe4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e09c      	b.n	8004126 <_printf_i+0x1e6>
 8003fec:	6833      	ldr	r3, [r6, #0]
 8003fee:	6820      	ldr	r0, [r4, #0]
 8003ff0:	1d19      	adds	r1, r3, #4
 8003ff2:	6031      	str	r1, [r6, #0]
 8003ff4:	0606      	lsls	r6, r0, #24
 8003ff6:	d501      	bpl.n	8003ffc <_printf_i+0xbc>
 8003ff8:	681d      	ldr	r5, [r3, #0]
 8003ffa:	e003      	b.n	8004004 <_printf_i+0xc4>
 8003ffc:	0645      	lsls	r5, r0, #25
 8003ffe:	d5fb      	bpl.n	8003ff8 <_printf_i+0xb8>
 8004000:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004004:	2d00      	cmp	r5, #0
 8004006:	da03      	bge.n	8004010 <_printf_i+0xd0>
 8004008:	232d      	movs	r3, #45	@ 0x2d
 800400a:	426d      	negs	r5, r5
 800400c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004010:	230a      	movs	r3, #10
 8004012:	4858      	ldr	r0, [pc, #352]	@ (8004174 <_printf_i+0x234>)
 8004014:	e011      	b.n	800403a <_printf_i+0xfa>
 8004016:	6821      	ldr	r1, [r4, #0]
 8004018:	6833      	ldr	r3, [r6, #0]
 800401a:	0608      	lsls	r0, r1, #24
 800401c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004020:	d402      	bmi.n	8004028 <_printf_i+0xe8>
 8004022:	0649      	lsls	r1, r1, #25
 8004024:	bf48      	it	mi
 8004026:	b2ad      	uxthmi	r5, r5
 8004028:	2f6f      	cmp	r7, #111	@ 0x6f
 800402a:	6033      	str	r3, [r6, #0]
 800402c:	bf14      	ite	ne
 800402e:	230a      	movne	r3, #10
 8004030:	2308      	moveq	r3, #8
 8004032:	4850      	ldr	r0, [pc, #320]	@ (8004174 <_printf_i+0x234>)
 8004034:	2100      	movs	r1, #0
 8004036:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800403a:	6866      	ldr	r6, [r4, #4]
 800403c:	2e00      	cmp	r6, #0
 800403e:	60a6      	str	r6, [r4, #8]
 8004040:	db05      	blt.n	800404e <_printf_i+0x10e>
 8004042:	6821      	ldr	r1, [r4, #0]
 8004044:	432e      	orrs	r6, r5
 8004046:	f021 0104 	bic.w	r1, r1, #4
 800404a:	6021      	str	r1, [r4, #0]
 800404c:	d04b      	beq.n	80040e6 <_printf_i+0x1a6>
 800404e:	4616      	mov	r6, r2
 8004050:	fbb5 f1f3 	udiv	r1, r5, r3
 8004054:	fb03 5711 	mls	r7, r3, r1, r5
 8004058:	5dc7      	ldrb	r7, [r0, r7]
 800405a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800405e:	462f      	mov	r7, r5
 8004060:	42bb      	cmp	r3, r7
 8004062:	460d      	mov	r5, r1
 8004064:	d9f4      	bls.n	8004050 <_printf_i+0x110>
 8004066:	2b08      	cmp	r3, #8
 8004068:	d10b      	bne.n	8004082 <_printf_i+0x142>
 800406a:	6823      	ldr	r3, [r4, #0]
 800406c:	07df      	lsls	r7, r3, #31
 800406e:	d508      	bpl.n	8004082 <_printf_i+0x142>
 8004070:	6923      	ldr	r3, [r4, #16]
 8004072:	6861      	ldr	r1, [r4, #4]
 8004074:	4299      	cmp	r1, r3
 8004076:	bfde      	ittt	le
 8004078:	2330      	movle	r3, #48	@ 0x30
 800407a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800407e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004082:	1b92      	subs	r2, r2, r6
 8004084:	6122      	str	r2, [r4, #16]
 8004086:	464b      	mov	r3, r9
 8004088:	4621      	mov	r1, r4
 800408a:	4640      	mov	r0, r8
 800408c:	f8cd a000 	str.w	sl, [sp]
 8004090:	aa03      	add	r2, sp, #12
 8004092:	f7ff fee3 	bl	8003e5c <_printf_common>
 8004096:	3001      	adds	r0, #1
 8004098:	d14a      	bne.n	8004130 <_printf_i+0x1f0>
 800409a:	f04f 30ff 	mov.w	r0, #4294967295
 800409e:	b004      	add	sp, #16
 80040a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040a4:	6823      	ldr	r3, [r4, #0]
 80040a6:	f043 0320 	orr.w	r3, r3, #32
 80040aa:	6023      	str	r3, [r4, #0]
 80040ac:	2778      	movs	r7, #120	@ 0x78
 80040ae:	4832      	ldr	r0, [pc, #200]	@ (8004178 <_printf_i+0x238>)
 80040b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80040b4:	6823      	ldr	r3, [r4, #0]
 80040b6:	6831      	ldr	r1, [r6, #0]
 80040b8:	061f      	lsls	r7, r3, #24
 80040ba:	f851 5b04 	ldr.w	r5, [r1], #4
 80040be:	d402      	bmi.n	80040c6 <_printf_i+0x186>
 80040c0:	065f      	lsls	r7, r3, #25
 80040c2:	bf48      	it	mi
 80040c4:	b2ad      	uxthmi	r5, r5
 80040c6:	6031      	str	r1, [r6, #0]
 80040c8:	07d9      	lsls	r1, r3, #31
 80040ca:	bf44      	itt	mi
 80040cc:	f043 0320 	orrmi.w	r3, r3, #32
 80040d0:	6023      	strmi	r3, [r4, #0]
 80040d2:	b11d      	cbz	r5, 80040dc <_printf_i+0x19c>
 80040d4:	2310      	movs	r3, #16
 80040d6:	e7ad      	b.n	8004034 <_printf_i+0xf4>
 80040d8:	4826      	ldr	r0, [pc, #152]	@ (8004174 <_printf_i+0x234>)
 80040da:	e7e9      	b.n	80040b0 <_printf_i+0x170>
 80040dc:	6823      	ldr	r3, [r4, #0]
 80040de:	f023 0320 	bic.w	r3, r3, #32
 80040e2:	6023      	str	r3, [r4, #0]
 80040e4:	e7f6      	b.n	80040d4 <_printf_i+0x194>
 80040e6:	4616      	mov	r6, r2
 80040e8:	e7bd      	b.n	8004066 <_printf_i+0x126>
 80040ea:	6833      	ldr	r3, [r6, #0]
 80040ec:	6825      	ldr	r5, [r4, #0]
 80040ee:	1d18      	adds	r0, r3, #4
 80040f0:	6961      	ldr	r1, [r4, #20]
 80040f2:	6030      	str	r0, [r6, #0]
 80040f4:	062e      	lsls	r6, r5, #24
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	d501      	bpl.n	80040fe <_printf_i+0x1be>
 80040fa:	6019      	str	r1, [r3, #0]
 80040fc:	e002      	b.n	8004104 <_printf_i+0x1c4>
 80040fe:	0668      	lsls	r0, r5, #25
 8004100:	d5fb      	bpl.n	80040fa <_printf_i+0x1ba>
 8004102:	8019      	strh	r1, [r3, #0]
 8004104:	2300      	movs	r3, #0
 8004106:	4616      	mov	r6, r2
 8004108:	6123      	str	r3, [r4, #16]
 800410a:	e7bc      	b.n	8004086 <_printf_i+0x146>
 800410c:	6833      	ldr	r3, [r6, #0]
 800410e:	2100      	movs	r1, #0
 8004110:	1d1a      	adds	r2, r3, #4
 8004112:	6032      	str	r2, [r6, #0]
 8004114:	681e      	ldr	r6, [r3, #0]
 8004116:	6862      	ldr	r2, [r4, #4]
 8004118:	4630      	mov	r0, r6
 800411a:	f000 f859 	bl	80041d0 <memchr>
 800411e:	b108      	cbz	r0, 8004124 <_printf_i+0x1e4>
 8004120:	1b80      	subs	r0, r0, r6
 8004122:	6060      	str	r0, [r4, #4]
 8004124:	6863      	ldr	r3, [r4, #4]
 8004126:	6123      	str	r3, [r4, #16]
 8004128:	2300      	movs	r3, #0
 800412a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800412e:	e7aa      	b.n	8004086 <_printf_i+0x146>
 8004130:	4632      	mov	r2, r6
 8004132:	4649      	mov	r1, r9
 8004134:	4640      	mov	r0, r8
 8004136:	6923      	ldr	r3, [r4, #16]
 8004138:	47d0      	blx	sl
 800413a:	3001      	adds	r0, #1
 800413c:	d0ad      	beq.n	800409a <_printf_i+0x15a>
 800413e:	6823      	ldr	r3, [r4, #0]
 8004140:	079b      	lsls	r3, r3, #30
 8004142:	d413      	bmi.n	800416c <_printf_i+0x22c>
 8004144:	68e0      	ldr	r0, [r4, #12]
 8004146:	9b03      	ldr	r3, [sp, #12]
 8004148:	4298      	cmp	r0, r3
 800414a:	bfb8      	it	lt
 800414c:	4618      	movlt	r0, r3
 800414e:	e7a6      	b.n	800409e <_printf_i+0x15e>
 8004150:	2301      	movs	r3, #1
 8004152:	4632      	mov	r2, r6
 8004154:	4649      	mov	r1, r9
 8004156:	4640      	mov	r0, r8
 8004158:	47d0      	blx	sl
 800415a:	3001      	adds	r0, #1
 800415c:	d09d      	beq.n	800409a <_printf_i+0x15a>
 800415e:	3501      	adds	r5, #1
 8004160:	68e3      	ldr	r3, [r4, #12]
 8004162:	9903      	ldr	r1, [sp, #12]
 8004164:	1a5b      	subs	r3, r3, r1
 8004166:	42ab      	cmp	r3, r5
 8004168:	dcf2      	bgt.n	8004150 <_printf_i+0x210>
 800416a:	e7eb      	b.n	8004144 <_printf_i+0x204>
 800416c:	2500      	movs	r5, #0
 800416e:	f104 0619 	add.w	r6, r4, #25
 8004172:	e7f5      	b.n	8004160 <_printf_i+0x220>
 8004174:	0800442f 	.word	0x0800442f
 8004178:	08004440 	.word	0x08004440

0800417c <memmove>:
 800417c:	4288      	cmp	r0, r1
 800417e:	b510      	push	{r4, lr}
 8004180:	eb01 0402 	add.w	r4, r1, r2
 8004184:	d902      	bls.n	800418c <memmove+0x10>
 8004186:	4284      	cmp	r4, r0
 8004188:	4623      	mov	r3, r4
 800418a:	d807      	bhi.n	800419c <memmove+0x20>
 800418c:	1e43      	subs	r3, r0, #1
 800418e:	42a1      	cmp	r1, r4
 8004190:	d008      	beq.n	80041a4 <memmove+0x28>
 8004192:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004196:	f803 2f01 	strb.w	r2, [r3, #1]!
 800419a:	e7f8      	b.n	800418e <memmove+0x12>
 800419c:	4601      	mov	r1, r0
 800419e:	4402      	add	r2, r0
 80041a0:	428a      	cmp	r2, r1
 80041a2:	d100      	bne.n	80041a6 <memmove+0x2a>
 80041a4:	bd10      	pop	{r4, pc}
 80041a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80041aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80041ae:	e7f7      	b.n	80041a0 <memmove+0x24>

080041b0 <_sbrk_r>:
 80041b0:	b538      	push	{r3, r4, r5, lr}
 80041b2:	2300      	movs	r3, #0
 80041b4:	4d05      	ldr	r5, [pc, #20]	@ (80041cc <_sbrk_r+0x1c>)
 80041b6:	4604      	mov	r4, r0
 80041b8:	4608      	mov	r0, r1
 80041ba:	602b      	str	r3, [r5, #0]
 80041bc:	f7fc fc5c 	bl	8000a78 <_sbrk>
 80041c0:	1c43      	adds	r3, r0, #1
 80041c2:	d102      	bne.n	80041ca <_sbrk_r+0x1a>
 80041c4:	682b      	ldr	r3, [r5, #0]
 80041c6:	b103      	cbz	r3, 80041ca <_sbrk_r+0x1a>
 80041c8:	6023      	str	r3, [r4, #0]
 80041ca:	bd38      	pop	{r3, r4, r5, pc}
 80041cc:	200002e0 	.word	0x200002e0

080041d0 <memchr>:
 80041d0:	4603      	mov	r3, r0
 80041d2:	b510      	push	{r4, lr}
 80041d4:	b2c9      	uxtb	r1, r1
 80041d6:	4402      	add	r2, r0
 80041d8:	4293      	cmp	r3, r2
 80041da:	4618      	mov	r0, r3
 80041dc:	d101      	bne.n	80041e2 <memchr+0x12>
 80041de:	2000      	movs	r0, #0
 80041e0:	e003      	b.n	80041ea <memchr+0x1a>
 80041e2:	7804      	ldrb	r4, [r0, #0]
 80041e4:	3301      	adds	r3, #1
 80041e6:	428c      	cmp	r4, r1
 80041e8:	d1f6      	bne.n	80041d8 <memchr+0x8>
 80041ea:	bd10      	pop	{r4, pc}

080041ec <memcpy>:
 80041ec:	440a      	add	r2, r1
 80041ee:	4291      	cmp	r1, r2
 80041f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80041f4:	d100      	bne.n	80041f8 <memcpy+0xc>
 80041f6:	4770      	bx	lr
 80041f8:	b510      	push	{r4, lr}
 80041fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80041fe:	4291      	cmp	r1, r2
 8004200:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004204:	d1f9      	bne.n	80041fa <memcpy+0xe>
 8004206:	bd10      	pop	{r4, pc}

08004208 <_realloc_r>:
 8004208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800420c:	4607      	mov	r7, r0
 800420e:	4614      	mov	r4, r2
 8004210:	460d      	mov	r5, r1
 8004212:	b921      	cbnz	r1, 800421e <_realloc_r+0x16>
 8004214:	4611      	mov	r1, r2
 8004216:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800421a:	f7ff bc3b 	b.w	8003a94 <_malloc_r>
 800421e:	b92a      	cbnz	r2, 800422c <_realloc_r+0x24>
 8004220:	f7ff fbce 	bl	80039c0 <_free_r>
 8004224:	4625      	mov	r5, r4
 8004226:	4628      	mov	r0, r5
 8004228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800422c:	f000 f81a 	bl	8004264 <_malloc_usable_size_r>
 8004230:	4284      	cmp	r4, r0
 8004232:	4606      	mov	r6, r0
 8004234:	d802      	bhi.n	800423c <_realloc_r+0x34>
 8004236:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800423a:	d8f4      	bhi.n	8004226 <_realloc_r+0x1e>
 800423c:	4621      	mov	r1, r4
 800423e:	4638      	mov	r0, r7
 8004240:	f7ff fc28 	bl	8003a94 <_malloc_r>
 8004244:	4680      	mov	r8, r0
 8004246:	b908      	cbnz	r0, 800424c <_realloc_r+0x44>
 8004248:	4645      	mov	r5, r8
 800424a:	e7ec      	b.n	8004226 <_realloc_r+0x1e>
 800424c:	42b4      	cmp	r4, r6
 800424e:	4622      	mov	r2, r4
 8004250:	4629      	mov	r1, r5
 8004252:	bf28      	it	cs
 8004254:	4632      	movcs	r2, r6
 8004256:	f7ff ffc9 	bl	80041ec <memcpy>
 800425a:	4629      	mov	r1, r5
 800425c:	4638      	mov	r0, r7
 800425e:	f7ff fbaf 	bl	80039c0 <_free_r>
 8004262:	e7f1      	b.n	8004248 <_realloc_r+0x40>

08004264 <_malloc_usable_size_r>:
 8004264:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004268:	1f18      	subs	r0, r3, #4
 800426a:	2b00      	cmp	r3, #0
 800426c:	bfbc      	itt	lt
 800426e:	580b      	ldrlt	r3, [r1, r0]
 8004270:	18c0      	addlt	r0, r0, r3
 8004272:	4770      	bx	lr

08004274 <_init>:
 8004274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004276:	bf00      	nop
 8004278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800427a:	bc08      	pop	{r3}
 800427c:	469e      	mov	lr, r3
 800427e:	4770      	bx	lr

08004280 <_fini>:
 8004280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004282:	bf00      	nop
 8004284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004286:	bc08      	pop	{r3}
 8004288:	469e      	mov	lr, r3
 800428a:	4770      	bx	lr
