// Seed: 3646367911
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  assign module_1.id_9 = 0;
  input wire id_2;
  output wire id_1;
  logic id_4;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    output uwire id_9,
    input tri0 id_10,
    output uwire id_11,
    output tri1 id_12,
    input tri0 id_13,
    output supply1 id_14,
    input wor id_15,
    input supply1 id_16,
    output supply1 id_17,
    output tri1 id_18,
    output tri id_19,
    input tri1 id_20,
    input supply1 id_21,
    input wire id_22,
    output supply1 id_23,
    input tri0 id_24,
    output supply0 id_25,
    input supply1 id_26
);
  logic id_28;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_28
  );
endmodule
