$date
	Sat Oct 14 21:20:50 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 1 ! sum $end
$var wire 1 " cy_out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cy_in $end
$scope module s $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cy_in $end
$var wire 1 " cy_out $end
$var wire 1 & t3 $end
$var wire 1 ' t2 $end
$var wire 1 ( t1 $end
$var wire 1 ! sum $end
$scope module G1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ' cy_out $end
$var wire 1 ( sum $end
$upscope $end
$scope module G2 $end
$var wire 1 ( a $end
$var wire 1 % b $end
$var wire 1 & cy_out $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20000
1!
1%
#40000
1(
0%
1$
#60000
1"
0!
1&
1%
#80000
0"
1!
0&
0%
0$
1#
#100000
1"
0!
1&
1%
#120000
0&
0(
1'
0%
1$
#140000
1!
1%
#160000
