#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 30 13:19:41 2020
# Process ID: 23887
# Current directory: /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/vivado.log
# Journal file: /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/vivado/Vivado/2019.1/data/ip'.
Wrote  : </home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Wrote  : </home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Thu Apr 30 13:19:57 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Apr 30 13:19:57 2020] Launched synth_1...
Run output will be captured here: /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/synth_1/runme.log
[Thu Apr 30 13:19:57 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/vivado/Vivado/2019.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24211 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1810.820 ; gain = 150.715 ; free physical = 618 ; free virtual = 4764
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/synth_1/.Xil/Vivado-24206-phirasit-macbook/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/synth_1/.Xil/Vivado-24206-phirasit-macbook/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1866.539 ; gain = 206.434 ; free physical = 645 ; free virtual = 4791
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1872.477 ; gain = 212.371 ; free physical = 643 ; free virtual = 4789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1872.477 ; gain = 212.371 ; free physical = 643 ; free virtual = 4789
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/iscsi_interface.xdc]
Finished Parsing XDC File [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/iscsi_interface.xdc]
Parsing XDC File [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1958.289 ; gain = 0.000 ; free physical = 546 ; free virtual = 4692
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1965.227 ; gain = 6.938 ; free physical = 546 ; free virtual = 4692
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1965.227 ; gain = 305.121 ; free physical = 618 ; free virtual = 4765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1965.227 ; gain = 305.121 ; free physical = 618 ; free virtual = 4765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1965.227 ; gain = 305.121 ; free physical = 621 ; free virtual = 4767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1965.227 ; gain = 305.121 ; free physical = 620 ; free virtual = 4766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1965.227 ; gain = 305.121 ; free physical = 608 ; free virtual = 4757
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1965.227 ; gain = 305.121 ; free physical = 484 ; free virtual = 4633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1965.227 ; gain = 305.121 ; free physical = 484 ; free virtual = 4633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1966.227 ; gain = 306.121 ; free physical = 483 ; free virtual = 4632
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1980.102 ; gain = 319.996 ; free physical = 483 ; free virtual = 4632
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1980.102 ; gain = 319.996 ; free physical = 483 ; free virtual = 4632
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1980.102 ; gain = 319.996 ; free physical = 483 ; free virtual = 4632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1980.102 ; gain = 319.996 ; free physical = 483 ; free virtual = 4632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1980.102 ; gain = 319.996 ; free physical = 483 ; free virtual = 4632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1980.102 ; gain = 319.996 ; free physical = 483 ; free virtual = 4632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    37|
|2     |  bd_0_i |bd_0   |    37|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1980.102 ; gain = 319.996 ; free physical = 483 ; free virtual = 4632
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1980.102 ; gain = 227.246 ; free physical = 539 ; free virtual = 4688
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1980.109 ; gain = 319.996 ; free physical = 539 ; free virtual = 4688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1993.977 ; gain = 0.000 ; free physical = 482 ; free virtual = 4631
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1993.977 ; gain = 561.344 ; free physical = 572 ; free virtual = 4721
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1993.977 ; gain = 0.000 ; free physical = 572 ; free virtual = 4721
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 30 13:22:26 2020...
[Thu Apr 30 13:22:27 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:02:23 ; elapsed = 00:02:30 . Memory (MB): peak = 1743.363 ; gain = 0.000 ; free physical = 1293 ; free virtual = 5439
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 890 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/iscsi_interface.xdc]
Finished Parsing XDC File [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/iscsi_interface.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.020 ; gain = 0.000 ; free physical = 1040 ; free virtual = 5186
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2004.020 ; gain = 260.656 ; free physical = 1040 ; free virtual = 5186
Running report: report_utilization -file ./report/iscsi_interface_utilization_synth.rpt
Contents of report file './report/iscsi_interface_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Apr 30 13:22:34 2020
| Host         : phirasit-macbook running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -file ./report/iscsi_interface_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
-----------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 5715 |     0 |     53200 | 10.74 |
|   LUT as Logic             | 5659 |     0 |     53200 | 10.64 |
|   LUT as Memory            |   56 |     0 |     17400 |  0.32 |
|     LUT as Distributed RAM |   48 |     0 |           |       |
|     LUT as Shift Register  |    8 |     0 |           |       |
| Slice Registers            | 5697 |     0 |    106400 |  5.35 |
|   Register as Flip Flop    | 5697 |     0 |    106400 |  5.35 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |    8 |     0 |     26600 |  0.03 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 71    |          Yes |         Set |            - |
| 5626  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  5.5 |     0 |       140 |  3.93 |
|   RAMB36/FIFO*    |    4 |     0 |       140 |  2.86 |
|     RAMB36E1 only |    4 |       |           |       |
|   RAMB18          |    3 |     0 |       280 |  1.07 |
|     RAMB18E1 only |    3 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   16 |     0 |       220 |  7.27 |
|   DSP48E1 only |   16 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5626 |        Flop & Latch |
| LUT6     | 1698 |                 LUT |
| LUT3     | 1365 |                 LUT |
| LUT4     | 1352 |                 LUT |
| LUT2     |  917 |                 LUT |
| LUT5     |  899 |                 LUT |
| CARRY4   |  827 |          CarryLogic |
| LUT1     |  653 |                 LUT |
| FDSE     |   71 |        Flop & Latch |
| RAMD32   |   32 |  Distributed Memory |
| RAMS32   |   16 |  Distributed Memory |
| DSP48E1  |   16 |    Block Arithmetic |
| SRLC32E  |    8 |  Distributed Memory |
| MUXF7    |    8 |               MuxFx |
| RAMB36E1 |    4 |        Block Memory |
| RAMB18E1 |    3 |        Block Memory |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/iscsi_interface_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2528.906 ; gain = 524.887 ; free physical = 615 ; free virtual = 4775
Contents of report file './report/iscsi_interface_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Apr 30 13:22:44 2020
| Host         : phirasit-macbook running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/iscsi_interface_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.459        0.000                      0                12325        0.252        0.000                      0                12325        3.750        0.000                       0                  5767  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.459        0.000                      0                12325        0.252        0.000                      0                12325        3.750        0.000                       0                  5767  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_fu_288_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.566ns  (logic 7.702ns (89.917%)  route 0.864ns (10.083%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5782, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_fu_288_p2__1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_fu_288_p2__1/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.036    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_fu_288_p2__1_n_126
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.554 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_fu_288_p2__2/P[0]
                         net (fo=2, unplaced)         0.800     7.354    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_fu_288_p2__2_n_125
                         LUT2 (Prop_lut2_I0_O)        0.124     7.478 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455[19]_i_4/O
                         net (fo=1, unplaced)         0.000     7.478    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455[19]_i_4_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.011 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     8.020    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[19]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.137 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.137    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[23]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.254 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.254    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[27]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.371 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.371    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[31]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.488 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.488    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[35]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.605 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[36]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.605    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[36]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.722 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[40]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.722    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[40]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.839 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[44]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.839    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[44]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.956 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[48]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.956    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[48]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.073 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[52]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.073    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[52]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.190 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[56]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.190    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[56]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.307 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[60]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.307    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[60]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.539 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     9.539    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_fu_288_p2__3[64]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5782, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[28]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[28]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  1.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tcp_in_V_V_0_payload_A_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_read_byte_array_1_fu_127/p_Result_1_reg_246_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.262ns (66.651%)  route 0.131ns (33.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5782, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_V_0_payload_A_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/tcp_in_V_V_0_payload_A_reg[23]/Q
                         net (fo=1, unplaced)         0.131     0.705    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/grp_read_from_tcp_1_fu_585/grp_read_byte_array_1_fu_127/p_Result_2_reg_251_reg[7]_1[23]
                         LUT3 (Prop_lut3_I2_O)        0.098     0.803 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/grp_read_from_tcp_1_fu_585/grp_read_byte_array_1_fu_127/p_Result_1_reg_246[7]_i_1/O
                         net (fo=4, unplaced)         0.000     0.803    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_read_byte_array_1_fu_127/tcp_in_V_V_TDATA[7]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_read_byte_array_1_fu_127/p_Result_1_reg_246_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5782, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_read_byte_array_1_fu_127/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_read_byte_array_1_fu_127/p_Result_1_reg_246_reg[7]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_read_byte_array_1_fu_127/p_Result_1_reg_246_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0/SP/CLK




Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2528.906 ; gain = 0.000 ; free physical = 615 ; free virtual = 4775
INFO: [Timing 38-480] Writing timing data to binary archive.
[Thu Apr 30 13:22:47 2020] Launched impl_1...
Run output will be captured here: /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/impl_1/runme.log
[Thu Apr 30 13:22:47 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1389.895 ; gain = 0.000 ; free physical = 435 ; free virtual = 4598
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 890 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.707 ; gain = 0.000 ; free physical = 139 ; free virtual = 3730
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2285.707 ; gain = 895.812 ; free physical = 138 ; free virtual = 3730
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/vivado/Vivado/2019.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2399.301 ; gain = 99.719 ; free physical = 136 ; free virtual = 3714

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 11d1e0554

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2399.301 ; gain = 0.000 ; free physical = 137 ; free virtual = 3715

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d99ad107

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2465.297 ; gain = 24.012 ; free physical = 194 ; free virtual = 3663
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: bb3724aa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2465.297 ; gain = 24.012 ; free physical = 194 ; free virtual = 3663
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10866cf20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2465.297 ; gain = 24.012 ; free physical = 193 ; free virtual = 3662
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 8 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10866cf20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2465.297 ; gain = 24.012 ; free physical = 193 ; free virtual = 3662
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10866cf20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2465.297 ; gain = 24.012 ; free physical = 193 ; free virtual = 3662
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10866cf20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2465.297 ; gain = 24.012 ; free physical = 193 ; free virtual = 3662
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |               8  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2465.297 ; gain = 0.000 ; free physical = 193 ; free virtual = 3662
Ending Logic Optimization Task | Checksum: 13401cbf7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2465.297 ; gain = 24.012 ; free physical = 193 ; free virtual = 3662

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.459 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 13401cbf7

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2724.867 ; gain = 0.000 ; free physical = 287 ; free virtual = 3639
Ending Power Optimization Task | Checksum: 13401cbf7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2724.867 ; gain = 259.570 ; free physical = 296 ; free virtual = 3649

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13401cbf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.867 ; gain = 0.000 ; free physical = 296 ; free virtual = 3649

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.867 ; gain = 0.000 ; free physical = 296 ; free virtual = 3649
Ending Netlist Obfuscation Task | Checksum: 13401cbf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.867 ; gain = 0.000 ; free physical = 296 ; free virtual = 3649
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2724.867 ; gain = 432.223 ; free physical = 296 ; free virtual = 3649
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.867 ; gain = 0.000 ; free physical = 296 ; free virtual = 3649
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 248 ; free virtual = 3619
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4964f461

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 248 ; free virtual = 3619
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 248 ; free virtual = 3619

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3a6527b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 247 ; free virtual = 3619

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 120b876b9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 232 ; free virtual = 3606

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 120b876b9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 232 ; free virtual = 3606
Phase 1 Placer Initialization | Checksum: 120b876b9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 232 ; free virtual = 3606

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 3afe4dff

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 222 ; free virtual = 3596

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 202 ; free virtual = 3579

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1053fba96

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 203 ; free virtual = 3580
Phase 2.2 Global Placement Core | Checksum: 17601621c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 201 ; free virtual = 3579
Phase 2 Global Placement | Checksum: 17601621c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 206 ; free virtual = 3583

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14668dd0c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 204 ; free virtual = 3582

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ce0e41cb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 201 ; free virtual = 3579

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 92cd830a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 201 ; free virtual = 3579

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 139733f38

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 201 ; free virtual = 3579

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ee56ecc5

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 196 ; free virtual = 3574

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 166186a9a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 196 ; free virtual = 3575

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: df7cb4dc

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 196 ; free virtual = 3575
Phase 3 Detail Placement | Checksum: df7cb4dc

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 196 ; free virtual = 3575

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e03c7584

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: e03c7584

Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 191 ; free virtual = 3570
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.645. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11ee421d3

Time (s): cpu = 00:00:51 ; elapsed = 00:00:21 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 191 ; free virtual = 3570
Phase 4.1 Post Commit Optimization | Checksum: 11ee421d3

Time (s): cpu = 00:00:51 ; elapsed = 00:00:21 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 191 ; free virtual = 3570

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11ee421d3

Time (s): cpu = 00:00:51 ; elapsed = 00:00:21 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 191 ; free virtual = 3570

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11ee421d3

Time (s): cpu = 00:00:52 ; elapsed = 00:00:22 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 191 ; free virtual = 3570

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 191 ; free virtual = 3570
Phase 4.4 Final Placement Cleanup | Checksum: 1e42df4aa

Time (s): cpu = 00:00:52 ; elapsed = 00:00:22 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 191 ; free virtual = 3570
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e42df4aa

Time (s): cpu = 00:00:52 ; elapsed = 00:00:22 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 191 ; free virtual = 3570
Ending Placer Task | Checksum: 1945b6e68

Time (s): cpu = 00:00:52 ; elapsed = 00:00:22 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 191 ; free virtual = 3570
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 211 ; free virtual = 3590
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 211 ; free virtual = 3590
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 181 ; free virtual = 3580
INFO: [Common 17-1381] The checkpoint '/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 193 ; free virtual = 3576
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 202 ; free virtual = 3586
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 182 ; free virtual = 3566
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2748.879 ; gain = 0.000 ; free physical = 153 ; free virtual = 3557
INFO: [Common 17-1381] The checkpoint '/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 983568b6 ConstDB: 0 ShapeSum: fc2605b2 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_out_V_V_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_out_V_V_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tcp_in_V_V_tdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tcp_in_V_V_tdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 5f3b66d9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 125 ; free virtual = 3429
Post Restoration Checksum: NetGraph: 4891eb96 NumContArr: 16a97b43 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5f3b66d9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 124 ; free virtual = 3430

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 5f3b66d9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 161 ; free virtual = 3395

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 5f3b66d9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 161 ; free virtual = 3395
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ab06a03b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 150 ; free virtual = 3385
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.924  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 2 Router Initialization | Checksum: ef246ba2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 147 ; free virtual = 3383

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11556
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11556
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1859288ca

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 140 ; free virtual = 3377

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1418
 Number of Nodes with overlaps = 275
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.899  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f9050ea1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 130 ; free virtual = 3368
Phase 4 Rip-up And Reroute | Checksum: 1f9050ea1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 130 ; free virtual = 3368

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f9050ea1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 130 ; free virtual = 3368

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f9050ea1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 130 ; free virtual = 3368
Phase 5 Delay and Skew Optimization | Checksum: 1f9050ea1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 130 ; free virtual = 3368

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 135fa32d0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:32 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 130 ; free virtual = 3368
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.899  | TNS=0.000  | WHS=0.104  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 135fa32d0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:32 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 130 ; free virtual = 3368
Phase 6 Post Hold Fix | Checksum: 135fa32d0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:32 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 130 ; free virtual = 3368

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.89489 %
  Global Horizontal Routing Utilization  = 2.51859 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1dc6a99bc

Time (s): cpu = 00:01:03 ; elapsed = 00:00:32 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 130 ; free virtual = 3368

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1dc6a99bc

Time (s): cpu = 00:01:03 ; elapsed = 00:00:32 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 129 ; free virtual = 3367

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24b4482f4

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 129 ; free virtual = 3367

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.899  | TNS=0.000  | WHS=0.104  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 24b4482f4

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 131 ; free virtual = 3369
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 169 ; free virtual = 3407

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 2749.883 ; gain = 1.004 ; free physical = 169 ; free virtual = 3407
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 169 ; free virtual = 3407
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2749.883 ; gain = 0.000 ; free physical = 137 ; free virtual = 3400
INFO: [Common 17-1381] The checkpoint '/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Apr 30 13:24:51 2020...
[Thu Apr 30 13:24:51 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:03:45 ; elapsed = 00:02:05 . Memory (MB): peak = 2578.766 ; gain = 0.000 ; free physical = 1547 ; free virtual = 4785
INFO: [Netlist 29-17] Analyzing 890 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2804.266 ; gain = 0.000 ; free physical = 1340 ; free virtual = 4590
Restored from archive | CPU: 0.950000 secs | Memory: 13.037712 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2804.266 ; gain = 0.000 ; free physical = 1340 ; free virtual = 4590
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2804.266 ; gain = 0.000 ; free physical = 1340 ; free virtual = 4590
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1S (RAMS32): 8 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances

Running report: report_route_status -file ./report/iscsi_interface_status_routed.rpt
Contents of report file './report/iscsi_interface_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       17053 :
       # of nets not needing routing.......... :        5495 :
           # of internally routed nets........ :        5426 :
           # of implicitly routed ports....... :          69 :
       # of routable nets..................... :       11558 :
           # of fully routed nets............. :       11558 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/iscsi_interface_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/iscsi_interface_timing_paths_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Apr 30 13:24:59 2020
| Host         : phirasit-macbook running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/iscsi_interface_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/icmp_ln80_reg_2228_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.448ns  (logic 1.885ns (22.313%)  route 6.563ns (77.687%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/ap_clk
    SLICE_X59Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/icmp_ln80_reg_2228_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/icmp_ln80_reg_2228_reg[0]/Q
                         net (fo=10, routed)          1.383     2.812    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_107_0
    SLICE_X75Y39         LUT3 (Prop_lut3_I1_O)        0.152     2.964 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_1_i_33/O
                         net (fo=2, routed)           0.443     3.407    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/select_ln195_1_fu_1604_p3[6]
    SLICE_X72Y39         LUT6 (Prop_lut6_I5_O)        0.332     3.739 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ap_CS_fsm[20]_i_3/O
                         net (fo=2, routed)           0.604     4.343    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/icmp_ln196_1_fu_1616_p2
    SLICE_X69Y39         LUT2 (Prop_lut2_I1_O)        0.117     4.460 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/instance_data_length[23]_i_3/O
                         net (fo=53, routed)          0.852     5.312    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/instance_data_address0141_out
    SLICE_X62Y37         LUT3 (Prop_lut3_I0_O)        0.332     5.644 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/instance_data_length[31]_i_8/O
                         net (fo=3, routed)           0.368     6.011    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/instance_data_length[31]_i_8_n_20
    SLICE_X63Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.135 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_44/O
                         net (fo=14, routed)          0.671     6.806    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_44_n_20
    SLICE_X56Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.930 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_130/O
                         net (fo=13, routed)          0.878     7.809    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_130_n_20
    SLICE_X55Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.933 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_67/O
                         net (fo=1, routed)           0.517     8.450    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_67_n_20
    SLICE_X54Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.574 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_8__0/O
                         net (fo=2, routed)           0.847     9.421    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/addr0[7]
    RAMB36_X3Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_clk
    RAMB36_X3Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_exp_cmd_sn_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 3.431ns (38.961%)  route 5.375ns (61.039%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/DOADO[0]
                         net (fo=20, routed)          1.208     4.635    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/q0[4]
    SLICE_X32Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.759 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_14/O
                         net (fo=1, routed)           0.451     5.211    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_14_n_20
    SLICE_X33Y30         LUT5 (Prop_lut5_I1_O)        0.124     5.335 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_8/O
                         net (fo=39, routed)          0.809     6.143    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_8_n_20
    SLICE_X35Y33         LUT5 (Prop_lut5_I3_O)        0.149     6.292 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_12/O
                         net (fo=1, routed)           0.411     6.703    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_12_n_20
    SLICE_X35Y35         LUT6 (Prop_lut6_I5_O)        0.332     7.035 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_6/O
                         net (fo=5, routed)           1.000     8.035    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_6_n_20
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.159 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/instance_max_cmd_sn[31]_i_3/O
                         net (fo=64, routed)          0.611     8.770    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/instance_max_cmd_sn[31]_i_3_n_20
    SLICE_X36Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.894 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/instance_max_cmd_sn[31]_i_1/O
                         net (fo=64, routed)          0.886     9.779    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_max_cmd_sn
    SLICE_X40Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_exp_cmd_sn_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/ap_clk
    SLICE_X40Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_exp_cmd_sn_reg[22]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X40Y44         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_exp_cmd_sn_reg[22]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_exp_cmd_sn_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 3.431ns (38.961%)  route 5.375ns (61.039%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/DOADO[0]
                         net (fo=20, routed)          1.208     4.635    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/q0[4]
    SLICE_X32Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.759 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_14/O
                         net (fo=1, routed)           0.451     5.211    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_14_n_20
    SLICE_X33Y30         LUT5 (Prop_lut5_I1_O)        0.124     5.335 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_8/O
                         net (fo=39, routed)          0.809     6.143    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_8_n_20
    SLICE_X35Y33         LUT5 (Prop_lut5_I3_O)        0.149     6.292 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_12/O
                         net (fo=1, routed)           0.411     6.703    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_12_n_20
    SLICE_X35Y35         LUT6 (Prop_lut6_I5_O)        0.332     7.035 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_6/O
                         net (fo=5, routed)           1.000     8.035    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_6_n_20
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.159 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/instance_max_cmd_sn[31]_i_3/O
                         net (fo=64, routed)          0.611     8.770    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/instance_max_cmd_sn[31]_i_3_n_20
    SLICE_X36Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.894 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/instance_max_cmd_sn[31]_i_1/O
                         net (fo=64, routed)          0.886     9.779    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_max_cmd_sn
    SLICE_X40Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_exp_cmd_sn_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/ap_clk
    SLICE_X40Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_exp_cmd_sn_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X40Y44         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_exp_cmd_sn_reg[9]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_max_cmd_sn_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 3.431ns (38.961%)  route 5.375ns (61.039%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/DOADO[0]
                         net (fo=20, routed)          1.208     4.635    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/q0[4]
    SLICE_X32Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.759 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_14/O
                         net (fo=1, routed)           0.451     5.211    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_14_n_20
    SLICE_X33Y30         LUT5 (Prop_lut5_I1_O)        0.124     5.335 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_8/O
                         net (fo=39, routed)          0.809     6.143    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_8_n_20
    SLICE_X35Y33         LUT5 (Prop_lut5_I3_O)        0.149     6.292 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_12/O
                         net (fo=1, routed)           0.411     6.703    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_12_n_20
    SLICE_X35Y35         LUT6 (Prop_lut6_I5_O)        0.332     7.035 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_6/O
                         net (fo=5, routed)           1.000     8.035    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_6_n_20
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.159 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/instance_max_cmd_sn[31]_i_3/O
                         net (fo=64, routed)          0.611     8.770    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/instance_max_cmd_sn[31]_i_3_n_20
    SLICE_X36Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.894 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/instance_max_cmd_sn[31]_i_1/O
                         net (fo=64, routed)          0.886     9.779    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_max_cmd_sn
    SLICE_X40Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_max_cmd_sn_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/ap_clk
    SLICE_X40Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_max_cmd_sn_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X40Y44         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_max_cmd_sn_reg[9]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/icmp_ln80_reg_2228_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.416ns  (logic 1.885ns (22.397%)  route 6.531ns (77.603%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/ap_clk
    SLICE_X59Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/icmp_ln80_reg_2228_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/icmp_ln80_reg_2228_reg[0]/Q
                         net (fo=10, routed)          1.383     2.812    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_107_0
    SLICE_X75Y39         LUT3 (Prop_lut3_I1_O)        0.152     2.964 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_1_i_33/O
                         net (fo=2, routed)           0.443     3.407    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/select_ln195_1_fu_1604_p3[6]
    SLICE_X72Y39         LUT6 (Prop_lut6_I5_O)        0.332     3.739 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ap_CS_fsm[20]_i_3/O
                         net (fo=2, routed)           0.604     4.343    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/icmp_ln196_1_fu_1616_p2
    SLICE_X69Y39         LUT2 (Prop_lut2_I1_O)        0.117     4.460 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/instance_data_length[23]_i_3/O
                         net (fo=53, routed)          0.852     5.312    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/instance_data_address0141_out
    SLICE_X62Y37         LUT3 (Prop_lut3_I0_O)        0.332     5.644 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/instance_data_length[31]_i_8/O
                         net (fo=3, routed)           0.368     6.011    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/instance_data_length[31]_i_8_n_20
    SLICE_X63Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.135 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_44/O
                         net (fo=14, routed)          0.671     6.806    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_44_n_20
    SLICE_X56Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.930 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_130/O
                         net (fo=13, routed)          0.957     7.887    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_130_n_20
    SLICE_X52Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.011 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_51/O
                         net (fo=1, routed)           0.300     8.311    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_51_n_20
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.435 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_4__0/O
                         net (fo=2, routed)           0.955     9.389    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/addr0[11]
    RAMB36_X3Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_clk
    RAMB36_X3Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/tmp_reg_466_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.086ns  (logic 7.689ns (84.626%)  route 1.397ns (15.375%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_clk
    DSP48_X3Y8           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.983    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1_n_126
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.501 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__2/P[0]
                         net (fo=2, routed)           1.386     7.887    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__2_n_125
    SLICE_X94Y13         LUT2 (Prop_lut2_I0_O)        0.124     8.011 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455[19]_i_4/O
                         net (fo=1, routed)           0.000     8.011    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455[19]_i_4_n_20
    SLICE_X94Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.544 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.544    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[19]_i_1_n_20
    SLICE_X94Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.661 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.661    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[23]_i_1_n_20
    SLICE_X94Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.778 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.778    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[27]_i_1_n_20
    SLICE_X94Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.895 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.895    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[31]_i_1_n_20
    SLICE_X94Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.012 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[35]_i_1_n_20
    SLICE_X94Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.129 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.129    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[36]_i_1_n_20
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.246 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[40]_i_1_n_20
    SLICE_X94Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.363 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[44]_i_1_n_20
    SLICE_X94Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.480 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[48]_i_1_n_20
    SLICE_X94Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.597 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.597    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[52]_i_1_n_20
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.714 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[56]_i_1_n_20
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.831 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.840    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[60]_i_1_n_20
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.059 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/tmp_reg_466_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.059    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__3[64]
    SLICE_X94Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/tmp_reg_466_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_clk
    SLICE_X94Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/tmp_reg_466_reg[28]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X94Y25         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/tmp_reg_466_reg[28]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_exp_cmd_sn_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 3.431ns (39.041%)  route 5.357ns (60.959%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/DOADO[0]
                         net (fo=20, routed)          1.208     4.635    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/q0[4]
    SLICE_X32Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.759 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_14/O
                         net (fo=1, routed)           0.451     5.211    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_14_n_20
    SLICE_X33Y30         LUT5 (Prop_lut5_I1_O)        0.124     5.335 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_8/O
                         net (fo=39, routed)          0.809     6.143    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_8_n_20
    SLICE_X35Y33         LUT5 (Prop_lut5_I3_O)        0.149     6.292 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_12/O
                         net (fo=1, routed)           0.411     6.703    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_12_n_20
    SLICE_X35Y35         LUT6 (Prop_lut6_I5_O)        0.332     7.035 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_6/O
                         net (fo=5, routed)           1.000     8.035    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_6_n_20
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.159 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/instance_max_cmd_sn[31]_i_3/O
                         net (fo=64, routed)          0.611     8.770    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/instance_max_cmd_sn[31]_i_3_n_20
    SLICE_X36Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.894 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/instance_max_cmd_sn[31]_i_1/O
                         net (fo=64, routed)          0.868     9.761    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_max_cmd_sn
    SLICE_X36Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_exp_cmd_sn_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/ap_clk
    SLICE_X36Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_exp_cmd_sn_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y46         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_exp_cmd_sn_reg[26]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 7.676ns (84.688%)  route 1.388ns (15.312%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_clk
    DSP48_X3Y8           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.983    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1_n_126
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.501 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__2/P[0]
                         net (fo=2, routed)           1.386     7.887    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__2_n_125
    SLICE_X94Y13         LUT2 (Prop_lut2_I0_O)        0.124     8.011 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455[19]_i_4/O
                         net (fo=1, routed)           0.000     8.011    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455[19]_i_4_n_20
    SLICE_X94Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.544 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.544    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[19]_i_1_n_20
    SLICE_X94Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.661 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.661    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[23]_i_1_n_20
    SLICE_X94Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.778 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.778    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[27]_i_1_n_20
    SLICE_X94Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.895 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.895    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[31]_i_1_n_20
    SLICE_X94Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.012 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[35]_i_1_n_20
    SLICE_X94Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.129 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.129    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[36]_i_1_n_20
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.246 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[40]_i_1_n_20
    SLICE_X94Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.363 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[44]_i_1_n_20
    SLICE_X94Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.480 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[48]_i_1_n_20
    SLICE_X94Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.597 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.597    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[52]_i_1_n_20
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.714 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[56]_i_1_n_20
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.037 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.037    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__3[61]
    SLICE_X94Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_clk
    SLICE_X94Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[61]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X94Y24         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[61]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_max_cmd_sn_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 3.431ns (39.226%)  route 5.316ns (60.774%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/DOADO[0]
                         net (fo=20, routed)          1.208     4.635    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/q0[4]
    SLICE_X32Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.759 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_14/O
                         net (fo=1, routed)           0.451     5.211    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_14_n_20
    SLICE_X33Y30         LUT5 (Prop_lut5_I1_O)        0.124     5.335 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_8/O
                         net (fo=39, routed)          0.809     6.143    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_8_n_20
    SLICE_X35Y33         LUT5 (Prop_lut5_I3_O)        0.149     6.292 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_12/O
                         net (fo=1, routed)           0.411     6.703    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_12_n_20
    SLICE_X35Y35         LUT6 (Prop_lut6_I5_O)        0.332     7.035 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_6/O
                         net (fo=5, routed)           1.000     8.035    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_6_n_20
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.159 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/instance_max_cmd_sn[31]_i_3/O
                         net (fo=64, routed)          0.611     8.770    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/instance_max_cmd_sn[31]_i_3_n_20
    SLICE_X36Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.894 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/instance_max_cmd_sn[31]_i_1/O
                         net (fo=64, routed)          0.826     9.720    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_max_cmd_sn
    SLICE_X41Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_max_cmd_sn_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/ap_clk
    SLICE_X41Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_max_cmd_sn_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_max_cmd_sn_reg[0]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_max_cmd_sn_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 3.431ns (39.226%)  route 5.316ns (60.774%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/DOADO[0]
                         net (fo=20, routed)          1.208     4.635    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/q0[4]
    SLICE_X32Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.759 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_14/O
                         net (fo=1, routed)           0.451     5.211    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_14_n_20
    SLICE_X33Y30         LUT5 (Prop_lut5_I1_O)        0.124     5.335 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_8/O
                         net (fo=39, routed)          0.809     6.143    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_8_n_20
    SLICE_X35Y33         LUT5 (Prop_lut5_I3_O)        0.149     6.292 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_12/O
                         net (fo=1, routed)           0.411     6.703    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_12_n_20
    SLICE_X35Y35         LUT6 (Prop_lut6_I5_O)        0.332     7.035 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_6/O
                         net (fo=5, routed)           1.000     8.035    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/idx_0_i_i_reg_573[31]_i_6_n_20
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.159 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/instance_max_cmd_sn[31]_i_3/O
                         net (fo=64, routed)          0.611     8.770    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/instance_max_cmd_sn[31]_i_3_n_20
    SLICE_X36Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.894 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/instance_max_cmd_sn[31]_i_1/O
                         net (fo=64, routed)          0.826     9.720    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_max_cmd_sn
    SLICE_X41Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_max_cmd_sn_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/ap_clk
    SLICE_X41Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_max_cmd_sn_reg[31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/instance_max_cmd_sn_reg[31]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  0.964    





Running report: report_utilization -file ./report/iscsi_interface_utilization_routed.rpt
Contents of report file './report/iscsi_interface_utilization_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Apr 30 13:24:59 2020
| Host         : phirasit-macbook running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -file ./report/iscsi_interface_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 5693 |     0 |     53200 | 10.70 |
|   LUT as Logic             | 5653 |     0 |     53200 | 10.63 |
|   LUT as Memory            |   40 |     0 |     17400 |  0.23 |
|     LUT as Distributed RAM |   32 |     0 |           |       |
|     LUT as Shift Register  |    8 |     0 |           |       |
| Slice Registers            | 5697 |     0 |    106400 |  5.35 |
|   Register as Flip Flop    | 5697 |     0 |    106400 |  5.35 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |    8 |     0 |     26600 |  0.03 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 71    |          Yes |         Set |            - |
| 5626  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      | 2330 |     0 |     13300 | 17.52 |
|   SLICEL                                   | 1715 |     0 |           |       |
|   SLICEM                                   |  615 |     0 |           |       |
| LUT as Logic                               | 5653 |     0 |     53200 | 10.63 |
|   using O5 output only                     |   31 |       |           |       |
|   using O6 output only                     | 4393 |       |           |       |
|   using O5 and O6                          | 1229 |       |           |       |
| LUT as Memory                              |   40 |     0 |     17400 |  0.23 |
|   LUT as Distributed RAM                   |   32 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   24 |       |           |       |
|     using O5 and O6                        |    8 |       |           |       |
|   LUT as Shift Register                    |    8 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    8 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| Slice Registers                            | 5697 |     0 |    106400 |  5.35 |
|   Register driven from within the Slice    | 3881 |       |           |       |
|   Register driven from outside the Slice   | 1816 |       |           |       |
|     LUT in front of the register is unused | 1019 |       |           |       |
|     LUT in front of the register is used   |  797 |       |           |       |
| Unique Control Sets                        |  261 |       |     13300 |  1.96 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  5.5 |     0 |       140 |  3.93 |
|   RAMB36/FIFO*    |    4 |     0 |       140 |  2.86 |
|     RAMB36E1 only |    4 |       |           |       |
|   RAMB18          |    3 |     0 |       280 |  1.07 |
|     RAMB18E1 only |    3 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   16 |     0 |       220 |  7.27 |
|   DSP48E1 only |   16 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5626 |        Flop & Latch |
| LUT6     | 1698 |                 LUT |
| LUT3     | 1365 |                 LUT |
| LUT4     | 1352 |                 LUT |
| LUT2     |  917 |                 LUT |
| LUT5     |  899 |                 LUT |
| CARRY4   |  827 |          CarryLogic |
| LUT1     |  651 |                 LUT |
| FDSE     |   71 |        Flop & Latch |
| RAMS32   |   24 |  Distributed Memory |
| RAMD32   |   16 |  Distributed Memory |
| DSP48E1  |   16 |    Block Arithmetic |
| SRLC32E  |    8 |  Distributed Memory |
| MUXF7    |    8 |               MuxFx |
| RAMB36E1 |    4 |        Block Memory |
| RAMB18E1 |    3 |        Block Memory |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/iscsi_interface_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/iscsi_interface_timing_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Apr 30 13:24:59 2020
| Host         : phirasit-macbook running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/iscsi_interface_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.902        0.000                      0                12277        0.105        0.000                      0                12277        3.750        0.000                       0                  5759  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.902        0.000                      0                12277        0.105        0.000                      0                12277        3.750        0.000                       0                  5759  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/icmp_ln80_reg_2228_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.448ns  (logic 1.885ns (22.313%)  route 6.563ns (77.687%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/ap_clk
    SLICE_X59Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/icmp_ln80_reg_2228_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/icmp_ln80_reg_2228_reg[0]/Q
                         net (fo=10, routed)          1.383     2.812    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_107_0
    SLICE_X75Y39         LUT3 (Prop_lut3_I1_O)        0.152     2.964 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_1_i_33/O
                         net (fo=2, routed)           0.443     3.407    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/select_ln195_1_fu_1604_p3[6]
    SLICE_X72Y39         LUT6 (Prop_lut6_I5_O)        0.332     3.739 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ap_CS_fsm[20]_i_3/O
                         net (fo=2, routed)           0.604     4.343    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/icmp_ln196_1_fu_1616_p2
    SLICE_X69Y39         LUT2 (Prop_lut2_I1_O)        0.117     4.460 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/instance_data_length[23]_i_3/O
                         net (fo=53, routed)          0.852     5.312    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/instance_data_address0141_out
    SLICE_X62Y37         LUT3 (Prop_lut3_I0_O)        0.332     5.644 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/instance_data_length[31]_i_8/O
                         net (fo=3, routed)           0.368     6.011    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/instance_data_length[31]_i_8_n_20
    SLICE_X63Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.135 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_44/O
                         net (fo=14, routed)          0.671     6.806    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_44_n_20
    SLICE_X56Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.930 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_130/O
                         net (fo=13, routed)          0.878     7.809    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_130_n_20
    SLICE_X55Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.933 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_67/O
                         net (fo=1, routed)           0.517     8.450    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_67_n_20
    SLICE_X54Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.574 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_8__0/O
                         net (fo=2, routed)           0.847     9.421    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/addr0[7]
    RAMB36_X3Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_clk
    RAMB36_X3Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  0.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/ap_clk
    SLICE_X45Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[18]/Q
                         net (fo=2, routed)           0.056     0.607    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in[18]
    SLICE_X45Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/ap_clk
    SLICE_X45Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y30         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y7   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y31  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y31  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0/SP/CLK




HLS: impl run complete: worst setup slack (WNS)=0.902064, worst hold slack (WHS)=0.105312, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (3 bram18) + 2 * (4 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 2330 5693 5697 16 11 0 8 0 0 0
HLS EXTRACTION: generated /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/report/verilog/iscsi_interface_export.xml


Implementation tool: Xilinx Vivado v.2019.1
Project:             iscsi_hls
Solution:            iscsi_processor
Device target:       xc7z020-clg484-1
Report date:         Thu Apr 30 13:25:00 +07 2020

#=== Post-Implementation Resource usage ===
SLICE:         2330
LUT:           5693
FF:            5697
DSP:             16
BRAM:            11
SRL:              8
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.541
CP achieved post-implementation:    9.098
Timing met

HLS EXTRACTION: generated /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/report/verilog/iscsi_interface_export.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Apr 30 13:25:00 2020...
