// Seed: 1809509147
`define pp_5 0
module module_0 (
    input id_0,
    input tri0 id_1,
    input logic id_2,
    input logic id_3,
    output id_4
);
  logic id_5;
  always @(posedge id_1) begin
    id_5 = 1;
  end
  assign id_5 = id_0;
  logic id_6 = id_1[1'b0] - id_3, id_7, id_8, id_9;
  logic id_10, id_11, id_12, id_13, id_14, id_15;
  logic id_16;
endmodule
