// Seed: 2939722592
module module_0 (
    output wire id_0,
    input wand id_1,
    output wor id_2,
    input tri0 id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri id_6,
    output wor id_7,
    input wor id_8,
    output tri1 id_9,
    output wire id_10,
    input uwire id_11,
    output wand id_12
);
  wire id_14;
  assign module_1.id_0 = 0;
  wire id_15;
  parameter id_16 = -1'b0 * 1;
  wire id_17;
  ;
  assign id_4 = -1 == id_3;
endmodule
module module_1 (
    inout tri0 id_0,
    input tri0 id_1
);
  wire id_3, id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0
  );
  logic id_5;
  ;
  wire id_6;
endmodule
