//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-34385749
// Cuda compilation tools, release 12.5, V12.5.82
// Based on NVVM 7.0.1
//

.version 8.5
.target sm_70
.address_size 64

	// .globl	_Z13test_add_fp166__halfS_

.visible .func  (.param .align 2 .b8 func_retval0[2]) _Z13test_add_fp166__halfS_(
	.param .align 2 .b8 _Z13test_add_fp166__halfS__param_0[2],
	.param .align 2 .b8 _Z13test_add_fp166__halfS__param_1[2]
)
{
	.reg .b16 	%rs<4>;


	ld.param.u16 	%rs2, [_Z13test_add_fp166__halfS__param_0];
	ld.param.u16 	%rs3, [_Z13test_add_fp166__halfS__param_1];
	// begin inline asm
	{add.f16 %rs1,%rs2,%rs3;
}
	// end inline asm
	st.param.b16 	[func_retval0+0], %rs1;
	ret;

}
	// .globl	_Z13test_cmp_fp166__halfS_
.visible .func  (.param .b32 func_retval0) _Z13test_cmp_fp166__halfS_(
	.param .align 2 .b8 _Z13test_cmp_fp166__halfS__param_0[2],
	.param .align 2 .b8 _Z13test_cmp_fp166__halfS__param_1[2]
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<2>;


	ld.param.u16 	%rs2, [_Z13test_cmp_fp166__halfS__param_0];
	ld.param.u16 	%rs3, [_Z13test_cmp_fp166__halfS__param_1];
	// begin inline asm
	{ .reg .pred __$temp3;
  setp.eq.f16  __$temp3, %rs2, %rs3;
  selp.u16 %rs1, 1, 0, __$temp3;}
	// end inline asm
	setp.ne.s16 	%p1, %rs1, 0;
	selp.u32 	%r1, 1, 0, %p1;
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	add_from_numba
.visible .func  (.param .b32 func_retval0) add_from_numba(
	.param .b64 add_from_numba_param_0,
	.param .b32 add_from_numba_param_1,
	.param .b32 add_from_numba_param_2
)
{
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [add_from_numba_param_0];
	ld.param.u32 	%r1, [add_from_numba_param_1];
	ld.param.u32 	%r2, [add_from_numba_param_2];
	add.s32 	%r3, %r2, %r1;
	st.u32 	[%rd1], %r3;
	mov.u32 	%r4, 0;
	st.param.b32 	[func_retval0+0], %r4;
	ret;

}

