
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.84

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     8    0.03    0.30    0.70    0.90 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.30    0.00    0.90 ^ lfsr_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.90   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lfsr_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.38    0.38   library removal time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: seed[0] (input port clocked by core_clock)
Endpoint: lfsr_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ seed[0] (in)
                                         seed[0] (net)
                  0.00    0.00    0.20 ^ _38_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.02    0.03    0.23 v _38_/Y (sky130_fd_sc_hd__nand2_1)
                                         _12_ (net)
                  0.02    0.00    0.23 v _39_/B1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.06    0.05    0.28 ^ _39_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _00_ (net)
                  0.06    0.00    0.28 ^ lfsr_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.28   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lfsr_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     8    0.03    0.30    0.70    0.90 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.30    0.00    0.90 ^ lfsr_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.90   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ lfsr_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.15    5.15   library recovery time
                                  5.15   data required time
-----------------------------------------------------------------------------
                                  5.15   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  4.25   slack (MET)


Startpoint: lfsr_reg[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lfsr_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     7    0.01    0.08    0.38    0.38 v lfsr_reg[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         lfsr_out[3] (net)
                  0.08    0.00    0.38 v _58_/B (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.50    0.88 v _58_/X (sky130_fd_sc_hd__or4b_1)
                                         _25_ (net)
                  0.08    0.00    0.88 v _61_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.08    0.11    0.99 ^ _61_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _28_ (net)
                  0.08    0.00    0.99 ^ _67_/A_N (sky130_fd_sc_hd__nand3b_1)
     1    0.00    0.06    0.10    1.09 ^ _67_/Y (sky130_fd_sc_hd__nand3b_1)
                                         _07_ (net)
                  0.06    0.00    1.09 ^ lfsr_reg[7]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.09   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ lfsr_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.07    4.93   library setup time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  3.84   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     8    0.03    0.30    0.70    0.90 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.30    0.00    0.90 ^ lfsr_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.90   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ lfsr_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.15    5.15   library recovery time
                                  5.15   data required time
-----------------------------------------------------------------------------
                                  5.15   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  4.25   slack (MET)


Startpoint: lfsr_reg[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lfsr_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     7    0.01    0.08    0.38    0.38 v lfsr_reg[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         lfsr_out[3] (net)
                  0.08    0.00    0.38 v _58_/B (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.50    0.88 v _58_/X (sky130_fd_sc_hd__or4b_1)
                                         _25_ (net)
                  0.08    0.00    0.88 v _61_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.08    0.11    0.99 ^ _61_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _28_ (net)
                  0.08    0.00    0.99 ^ _67_/A_N (sky130_fd_sc_hd__nand3b_1)
     1    0.00    0.06    0.10    1.09 ^ _67_/Y (sky130_fd_sc_hd__nand3b_1)
                                         _07_ (net)
                  0.06    0.00    1.09 ^ lfsr_reg[7]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.09   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ lfsr_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.07    4.93   library setup time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  3.84   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.39e-05   5.16e-06   9.70e-11   7.91e-05  79.4%
Combinational          1.28e-05   7.78e-06   1.02e-10   2.05e-05  20.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.67e-05   1.29e-05   1.99e-10   9.96e-05 100.0%
                          87.0%      13.0%       0.0%
