# 🚀 **S4 VERILOG LAB - KTU 2025** 💻  

![Hardware Description Language](https://img.shields.io/badge/HDL-Verilog-blue)  
![Software](https://img.shields.io/badge/Software-Vivado%20%7C%20Xilinx-red)  
![KTU](https://img.shields.io/badge/Scheme-KTU%202019-orange)  

## 📌 **Introduction**
This repository contains the **Verilog programs and lab details** for the **KTU S4 CSE 2025 Batch** as per the **KTU 2019 Scheme**. The **Digital Lab Software Part** focuses on **Verilog** programming.

## 💻 **Software Requirements**
- 🛠 **Vivado Software** is used for the Verilog lab.
- ⚠️ It consumes approximately **35GB of memory**, making it difficult to download on personal computers.
- 📥 If necessary, students can download it for personal use.

## 🔍 **Verilog HDL**
- **VHDL**: *Very High-Speed Integrated Circuit Hardware Description Language.*
- **HDL**: *Hardware Description Language.*

## 📑 **Types of Verilog Modeling**
The same program can be written in **three different ways**:
1. 🏗 **Structural Modeling** - Uses **basic gates**.
2. 🔄 **Dataflow Modeling** - Describes **how data flows** through the circuit.
3. ⚡ **Behavioral Modeling** - Defines **circuit behavior** in the program.

## 📝 **Lab Experiments**
There are **4 experiments** in the **software lab (Verilog)** based on the different types of modeling mentioned above.

## 🛠 **Steps to Execute Programs in Vivado**
### 🎯 **Creating a New Project**
1. **Open** 🖥 **Vivado Software**.
2. Click **Create Project** → Click **Next**.
3. Select **RTL Project (Register Transfer Logic)** → Click **Next**.
4. Click **Add Sources** → Click **Create File**.
   - 📂 **File Type**: Verilog
   - 📝 **Filename**: Example - `HalfAdder.v` (*No spaces, `.v` is the extension*)
   - 📁 **File Location**: Choose your desired folder → **Add to Project**.
5. Click **Next** → **Add Constraints (optional)** → Click **Next**.
6. Select **Default Part**:
   - **Family**: *Artix-7*
   - **Search**: `csg324-1l`
   - Select **xc7a50ticsg32-1L** from the search results.
7. Click **Next** → Click **Finish**.


## 🔬 **Experiment 1: Realization of Logic Gates and Familiarization of Verilog**
### 📌 **Aim**
(i) Development of Verilog module for basic gates and verift truth table.
(ii) Design and simulate HDL code to simulate POS and SOP





## 🔔 **Notes**
- 🏆 All programs are converted to **RTL (Register Transfer Level)**.
- 🧠 The experiments will help understand **digital logic design** using **Verilog HDL**.
- ✨ Students are encouraged to practice different **modeling techniques** to gain hands-on experience in **Verilog programming**.

---
**📚 Prepared for:** 🏫 *KTU S4 CSE 2025 Batch*  
**📜 Scheme:** *KTU 2019*  
