#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon May 27 12:20:31 2024
# Process ID: 11436
# Current directory: C:/Users/MatiOliva/Documents/04-RedPitaya/signal_processing_red_pitaya
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6068 C:\Users\MatiOliva\Documents\04-RedPitaya\signal_processing_red_pitaya\signal_processing_red_pitaya.xpr
# Log file: C:/Users/MatiOliva/Documents/04-RedPitaya/signal_processing_red_pitaya/vivado.log
# Journal file: C:/Users/MatiOliva/Documents/04-RedPitaya/signal_processing_red_pitaya\vivado.jou
# Running On: DESKTOP-BRUHM76, OS: Windows, CPU Frequency: 3912 MHz, CPU Physical cores: 2, Host memory: 17041 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/MatiOliva/Documents/04-RedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.xpr
update_compile_order -fileset sources_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 200 -input_pins -routable_nets -name timing_2
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd}
update_module_reference system_fir_filter_wrapper_0_0
set_property CONFIG.CLK_DOMAIN /data_source/DAC/clk_wiz_0_clk_out1 [get_bd_pins /data_source/DAC/axis_red_pitaya_dac_0/ddr_clk]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 200 -input_pins -routable_nets -name timing_3
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 200 -input_pins -routable_nets -name timing_1
refresh_design
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd}
set_property NAME sel_decimate_method [get_bd_pins /procesamiento/sel]
set_property NAME sel_data_source [get_bd_pins /data_source/sel]
save_bd_design
