$date
	Mon Sep 23 08:21:51 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module codificador_tb $end
$var wire 8 ! y [7:0] $end
$var reg 4 " bcd [3:0] $end
$scope module uut $end
$var wire 4 # bcd [3:0] $end
$var reg 8 $ y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111100 $
b0 #
b0 "
b11111100 !
$end
#20
b1100000 !
b1100000 $
b1 "
b1 #
#40
b11011010 !
b11011010 $
b10 "
b10 #
#60
b11110010 !
b11110010 $
b11 "
b11 #
#80
b1100110 !
b1100110 $
b100 "
b100 #
#100
b10110110 !
b10110110 $
b101 "
b101 #
#120
b10111110 !
b10111110 $
b110 "
b110 #
#140
b11100000 !
b11100000 $
b111 "
b111 #
#160
b11111110 !
b11111110 $
b1000 "
b1000 #
#180
b11110110 !
b11110110 $
b1001 "
b1001 #
#200
b11101110 !
b11101110 $
b1010 "
b1010 #
#220
b111110 !
b111110 $
b1011 "
b1011 #
#240
b10011100 !
b10011100 $
b1100 "
b1100 #
#260
b1111010 !
b1111010 $
b1101 "
b1101 #
#280
b10011110 !
b10011110 $
b1110 "
b1110 #
#300
b10001110 !
b10001110 $
b1111 "
b1111 #
#320
