
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.236750                       # Number of seconds simulated
sim_ticks                                236749746000                       # Number of ticks simulated
final_tick                               236749746000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 654773                       # Simulator instruction rate (inst/s)
host_op_rate                                   775201                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2785244119                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660008                       # Number of bytes of host memory used
host_seconds                                    85.00                       # Real time elapsed on the host
sim_insts                                    55656621                       # Number of instructions simulated
sim_ops                                      65893203                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 236749746000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          132736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             155136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     34967360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34967360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        546365                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             546365                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              94615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             560660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                655274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         94615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            94615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       147697561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            147697561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       147697561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             94615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            560660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            148352835                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 236749746000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 236749746000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    14522103                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2261678                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            35                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 236749746000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 236749746000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    81239849                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    236749746000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        473499492                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    55656621                       # Number of instructions committed
system.cpu.committedOps                      65893203                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              65831850                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      120242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      1290457                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     65831850                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           146442356                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63807692                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             15774316                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            48363095                       # number of times the CC registers were written
system.cpu.num_mem_refs                      16783779                       # number of memory refs
system.cpu.num_load_insts                    14522101                       # Number of load instructions
system.cpu.num_store_insts                    2261678                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  473499492                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           1421009                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 59932      0.09%      0.09% # Class of executed instruction
system.cpu.op_class::IntAlu                  47749190     72.46%     72.56% # Class of executed instruction
system.cpu.op_class::IntMult                  1000004      1.52%     74.07% # Class of executed instruction
system.cpu.op_class::IntDiv                    299338      0.45%     74.53% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     74.53% # Class of executed instruction
system.cpu.op_class::MemRead                 14522045     22.04%     96.57% # Class of executed instruction
system.cpu.op_class::MemWrite                 2261263      3.43%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   65893203                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 236749746000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.621397                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16783781                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             60555                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            277.165899                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   507.621397                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.991448                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991448                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          316                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          67195679                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         67195679                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 236749746000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     14463543                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14463543                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        79925                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          79925                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      14543468                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14543468                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     14543468                       # number of overall hits
system.cpu.dcache.overall_hits::total        14543468                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        58560                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         58560                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2181753                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2181753                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2240313                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2240313                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2240313                       # number of overall misses
system.cpu.dcache.overall_misses::total       2240313                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    805425500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    805425500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 140066121500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 140066121500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 140871547000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 140871547000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 140871547000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 140871547000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     14522103                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     14522103                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      2261678                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2261678                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     16783781                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16783781                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     16783781                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16783781                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004032                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004032                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.964661                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.964661                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.133481                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133481                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.133481                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133481                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13753.850751                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13753.850751                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64198.890296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64198.890296                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62880.297083                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62880.297083                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62880.297083                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62880.297083                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          648                       # number of writebacks
system.cpu.dcache.writebacks::total               648                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        58560                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        58560                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2181753                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2181753                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2240313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2240313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2240313                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2240313                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    746865500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    746865500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 137884368500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 137884368500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 138631234000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 138631234000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 138631234000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 138631234000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.964661                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.964661                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.133481                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.133481                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.133481                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.133481                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12753.850751                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12753.850751                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 63198.890296                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63198.890296                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61880.297083                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61880.297083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61880.297083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61880.297083                       # average overall mshr miss latency
system.cpu.dcache.replacements                  60043                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 236749746000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 236749746000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 236749746000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           304.361470                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            81239849                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               350                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          232113.854286                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   304.361470                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.594456                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.594456                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         324959746                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        324959746                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 236749746000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     81239499                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        81239499                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      81239499                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         81239499                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     81239499                       # number of overall hits
system.cpu.icache.overall_hits::total        81239499                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          350                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           350                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          350                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            350                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          350                       # number of overall misses
system.cpu.icache.overall_misses::total           350                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     95235000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     95235000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     95235000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     95235000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     95235000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     95235000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     81239849                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     81239849                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     81239849                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     81239849                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     81239849                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     81239849                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst       272100                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total       272100                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst       272100                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total       272100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst       272100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total       272100                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           12                       # number of writebacks
system.cpu.icache.writebacks::total                12                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          350                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          350                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          350                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          350                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          350                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          350                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     94885000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     94885000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     94885000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     94885000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     94885000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     94885000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst       271100                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       271100                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst       271100                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       271100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst       271100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       271100                       # average overall mshr miss latency
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 236749746000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 236749746000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 236749746000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1798.575014                       # Cycle average of tags in use
system.l2.tags.total_refs                     4481900                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2447                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1831.589702                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        153.045051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1645.529691                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.074729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.803481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.878210                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1990                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1903                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.971680                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17930051                       # Number of tag accesses
system.l2.tags.data_accesses                 17930051                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 236749746000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          648                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              648                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           12                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               12                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks         2181183                       # number of WriteClean hits
system.l2.WriteClean_hits::total              2181183                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data           1090556                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              1090556                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                  4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          58455                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             58455                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 58459                       # number of demand (read+write) hits
system.l2.demand_hits::total                    58459                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                58459                       # number of overall hits
system.l2.overall_hits::total                   58459                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data         1089202                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            1089202                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             1991                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1991                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              350                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             105                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 350                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2096                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2446                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                350                       # number of overall misses
system.l2.overall_misses::cpu.data               2096                       # number of overall misses
system.l2.overall_misses::total                  2446                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 121637200000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 121637200000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1503632000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1503632000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     94351500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94351500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     45247500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     45247500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      94351500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1548879500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1643231000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     94351500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1548879500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1643231000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          648                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          648                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           12                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           12                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks      2181183                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total          2181183                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data       2179758                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          2179758                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1995                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1995                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        58560                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         58560                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               350                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             60555                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60905                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              350                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            60555                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60905                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499689                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499689                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.997995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997995                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.001793                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001793                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.034613                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.040161                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.034613                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.040161                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 111675.520243                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 111675.520243                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 755214.465093                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 755214.465093                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 269575.714286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 269575.714286                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 430928.571429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 430928.571429                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 269575.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 738969.227099                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 671803.352412                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 269575.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 738969.227099                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 671803.352412                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                  213                       # number of writebacks
system.l2.writebacks::total                       213                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data      1089202                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       1089202                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         1991                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1991                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          350                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          350                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          105                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          105                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           2096                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2446                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          2096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2446                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 110745180000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 110745180000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1483722000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1483722000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     90851500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     90851500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     44197500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     44197500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     90851500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1527919500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1618771000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     90851500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1527919500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1618771000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499689                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499689                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.997995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.001793                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001793                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.034613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.040161                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.034613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.040161                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 101675.520243                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 101675.520243                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 745214.465093                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 745214.465093                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 259575.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 259575.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 420928.571429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 420928.571429                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 259575.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 728969.227099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 661803.352412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 259575.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 728969.227099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 661803.352412                       # average overall mshr miss latency
system.l2.replacements                            457                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 236749746000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  1010.032311                       # Cycle average of tags in use
system.l3.tags.total_refs                     2182419                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      2645                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    825.111153                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks       42.000451                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         19.760317                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        948.271544                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.041016                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.019297                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.926046                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.986360                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4          888                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   8732381                       # Number of tag accesses
system.l3.tags.data_accesses                  8732381                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 236749746000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks          212                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total              212                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks         1090564                       # number of WriteClean hits
system.l3.WriteClean_hits::total              1090564                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data            545268                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total               545268                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                  4                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data              7                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total                 7                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                    11                       # number of demand (read+write) hits
system.l3.demand_hits::total                       11                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                   11                       # number of overall hits
system.l3.overall_hits::total                      11                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data          543939                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total             543939                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data             1982                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                1982                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          350                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data           98                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             448                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 350                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                2080                       # number of demand (read+write) misses
system.l3.demand_misses::total                   2430                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                350                       # number of overall misses
system.l3.overall_misses::cpu.data               2080                       # number of overall misses
system.l3.overall_misses::total                  2430                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data  93038615500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total  93038615500                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   1461362500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1461362500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     87001500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     42969000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    129970500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      87001500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    1504331500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       1591333000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     87001500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   1504331500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      1591333000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks          212                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total          212                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks      1090564                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total          1090564                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data       1089207                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total          1089207                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           1986                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              1986                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          350                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data          105                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total           455                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               350                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data              2091                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                 2441                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              350                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data             2091                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                2441                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499390                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499390                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.997986                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.997986                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.933333                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.984615                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.994739                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.995494                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.994739                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.995494                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 171046.046524                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 171046.046524                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 737317.103935                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 737317.103935                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 248575.714286                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 438459.183673                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 290112.723214                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 248575.714286                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 723236.298077                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 654869.547325                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 248575.714286                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 723236.298077                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 654869.547325                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                 1088                       # number of writebacks
system.l3.writebacks::total                      1088                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks            9                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             9                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data       543939                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total        543939                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         1982                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           1982                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          350                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data           98                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          448                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            350                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           2080                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              2430                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           350                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          2080                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             2430                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data  87599670500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total  87599670500                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1441542500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1441542500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     83501500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     41989000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    125490500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     83501500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   1483531500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   1567033000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     83501500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   1483531500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   1567033000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499390                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499390                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.997986                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.997986                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.933333                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.984615                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.994739                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.995494                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.994739                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.995494                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 161046.864630                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 161046.864630                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 727317.103935                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 727317.103935                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 238575.714286                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 428459.183673                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 280112.723214                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 238575.714286                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 713236.298077                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 644869.547325                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 238575.714286                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 713236.298077                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 644869.547325                       # average overall mshr miss latency
system.l3.replacements                           1621                       # number of replacements
system.membus.snoop_filter.tot_requests        547531                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       545107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 236749746000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                448                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1088                       # Transaction distribution
system.membus.trans_dist::WriteClean           545277                       # Transaction distribution
system.membus.trans_dist::CleanEvict                9                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           543945                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1976                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1976                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           448                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1095167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1095167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1095167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     35122496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     35122496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35122496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            546369                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  546369    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              546369                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3733022000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12376000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      2300718                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2239813                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1636676                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1636676                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 236749746000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             58910                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1949                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           12                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean         3817024                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           60172                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         2179758                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        2179758                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1995                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1995                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           350                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        58560                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6721852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6722564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        23168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    143512704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              143535872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1637919                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104777088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3878582                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.421978                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493875                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2241906     57.80%     57.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1636676     42.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3878582                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4422793500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            525000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1180711500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 236749746000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp               455                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty         1300                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean         1635841                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             543                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq         1089207                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp        1089207                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             1986                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            1986                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq          455                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3274082                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     69965888                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          546898                       # Total snoops (count)
system.tol3bus.snoopTraffic                  34967360                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1638768                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.333725                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.471543                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1091870     66.63%     66.63% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 546898     33.37%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1638768                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2181993000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         548265000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
