VCD info: dumpfile top_cmd_tb.vcd opened for output.
VCD warning: tb/top_cmd_tb.v:204: $dumpfile called after $dumpvars started,
                                  using existing file (top_cmd_tb.vcd).
VCD warning: ignoring signals in previously scanned scope top_cmd_tb.
[QSPI_CTL] cmd_start: op=9f addr=00000000 len=4 dma_en=0 @0
[QSPI_CTL] fsm_start: op=9f addr=00000000 len=4 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=9f len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=9f len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=1
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=1
[FSM] 0 CMD bit=3 out=1
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 11 (op=9f len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 11 -> 6 (op=9f len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] first RX: data=84402fff level=0 io1=1 @0
[FSM] 0 RX_WEN data=84402fff io1=1 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=9f len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=9f len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
JEDEC ID word: 84402fff
[QSPI_CTL] cmd_start: op=0b addr=00000000 len=4 dma_en=0 @0
[QSPI_CTL] fsm_start: op=0b addr=00000000 len=4 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 3 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] ADDR captured: 000000 for cmd=0b
[FSM] 0 state 3 -> 5 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ start (after dummy) @0 first=ff (cmd=0b)
[FSM] 0 state 5 -> 6 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ next @1 byte=ff
[QSPI_DEV] READ next @2 byte=ff
[QSPI_DEV] READ next @3 byte=ff
[QSPI_DEV] READ next @4 byte=ff
[QSPI_CTL] first RX: data=ffffffff level=0 io1=1 @0
[FSM] 0 RX_WEN data=ffffffff io1=1 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[QSPI_CTL] cmd_start: op=06 addr=00000000 len=0 dma_en=0 @0
[QSPI_CTL] fsm_start: op=06 addr=00000000 len=0 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=0
[FSM] 0 CMD bit=7 out=0
[FSM] 0 state 2 -> 8 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[DBG] RDSR after WREN: ffffffff
[QSPI_CTL] cmd_start: op=05 addr=00000000 len=4 dma_en=0 @0
[QSPI_CTL] fsm_start: op=05 addr=00000000 len=4 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=05 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=05 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 11 (op=05 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 11 -> 6 (op=05 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_tx_level 0 -> 1 @0
[QSPI_CTL] first RX: data=10101010 level=0 io1=0 @0
[FSM] 0 RX_WEN data=10101010 io1=0 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=05 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=05 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] cmd_start: op=02 addr=00000000 len=4 dma_en=0 @0
[QSPI_CTL] fsm_start: op=02 addr=00000000 len=4 clk_div=7 @0
[QSPI_CTL] tx_pop @0
[QSPI_CTL] fifo_tx_level 1 -> 0 @0
[FSM] 0 state 0 -> 1 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[FSM] 0 state 1 -> 2 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=0
[FSM] 0 CMD bit=7 out=0
[FSM] 0 state 2 -> 3 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[QSPI_DEV] ADDR captured: 000000 for cmd=02
[FSM] 0 state 3 -> 10 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[FSM] 0 WRITE start shreg=a5a5a5a5 lanes=1
[FSM] 0 WRITE start shreg=a5a5a5a5 lanes=1
[FSM] 0 state 10 -> 6 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[FSM] 0 WRITE start shreg=a5a5a5a5 lanes=1
[FSM] 0 WRITE shift out=1 shreg=a5a5a5a5
[FSM] 0 WRITE shift out=0 shreg=4b4b4b4a
[FSM] 0 WRITE shift out=0 shreg=4b4b4b4a
[FSM] 0 WRITE shift out=1 shreg=96969694
[FSM] 0 WRITE shift out=1 shreg=96969694
[FSM] 0 WRITE shift out=0 shreg=2d2d2d28
[FSM] 0 WRITE shift out=0 shreg=2d2d2d28
[FSM] 0 WRITE shift out=0 shreg=5a5a5a50
[FSM] 0 WRITE shift out=0 shreg=5a5a5a50
[FSM] 0 WRITE shift out=1 shreg=b4b4b4a0
[FSM] 0 WRITE shift out=1 shreg=b4b4b4a0
[FSM] 0 WRITE shift out=0 shreg=69696940
[FSM] 0 WRITE shift out=0 shreg=69696940
[FSM] 0 WRITE shift out=1 shreg=d2d2d280
[FSM] 0 WRITE shift out=1 shreg=d2d2d280
[FSM] 0 WRITE shift out=1 shreg=a5a5a500
[FSM] 0 WRITE shift out=1 shreg=a5a5a500
[FSM] 0 WRITE shift out=0 shreg=4b4b4a00
[FSM] 0 WRITE shift out=0 shreg=4b4b4a00
[FSM] 0 WRITE shift out=1 shreg=96969400
[FSM] 0 WRITE shift out=1 shreg=96969400
[FSM] 0 WRITE shift out=0 shreg=2d2d2800
[FSM] 0 WRITE shift out=0 shreg=2d2d2800
[FSM] 0 WRITE shift out=0 shreg=5a5a5000
[FSM] 0 WRITE shift out=0 shreg=5a5a5000
[FSM] 0 WRITE shift out=1 shreg=b4b4a000
[FSM] 0 WRITE shift out=1 shreg=b4b4a000
[FSM] 0 WRITE shift out=0 shreg=69694000
[FSM] 0 WRITE shift out=0 shreg=69694000
[FSM] 0 WRITE shift out=1 shreg=d2d28000
[FSM] 0 WRITE shift out=1 shreg=d2d28000
[FSM] 0 WRITE shift out=1 shreg=a5a50000
[FSM] 0 WRITE shift out=1 shreg=a5a50000
[FSM] 0 WRITE shift out=0 shreg=4b4a0000
[FSM] 0 WRITE shift out=0 shreg=4b4a0000
[FSM] 0 WRITE shift out=1 shreg=96940000
[FSM] 0 WRITE shift out=1 shreg=96940000
[FSM] 0 WRITE shift out=0 shreg=2d280000
[FSM] 0 WRITE shift out=0 shreg=2d280000
[FSM] 0 WRITE shift out=0 shreg=5a500000
[FSM] 0 WRITE shift out=0 shreg=5a500000
[FSM] 0 WRITE shift out=1 shreg=b4a00000
[FSM] 0 WRITE shift out=1 shreg=b4a00000
[FSM] 0 WRITE shift out=0 shreg=69400000
[FSM] 0 WRITE shift out=0 shreg=69400000
[FSM] 0 WRITE shift out=1 shreg=d2800000
[FSM] 0 WRITE shift out=1 shreg=d2800000
[FSM] 0 WRITE shift out=1 shreg=a5000000
[FSM] 0 WRITE shift out=1 shreg=a5000000
[FSM] 0 WRITE shift out=0 shreg=4a000000
[FSM] 0 WRITE shift out=0 shreg=4a000000
[FSM] 0 WRITE shift out=1 shreg=94000000
[FSM] 0 WRITE shift out=1 shreg=94000000
[FSM] 0 WRITE shift out=0 shreg=28000000
[FSM] 0 WRITE shift out=0 shreg=28000000
[FSM] 0 WRITE shift out=0 shreg=50000000
[FSM] 0 WRITE shift out=0 shreg=50000000
[FSM] 0 WRITE shift out=1 shreg=a0000000
[FSM] 0 WRITE shift out=1 shreg=a0000000
[FSM] 0 WRITE shift out=0 shreg=40000000
[FSM] 0 WRITE shift out=0 shreg=40000000
[FSM] 0 WRITE shift out=1 shreg=80000000
[FSM] 0 state 6 -> 8 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[QSPI_CTL] cmd_start: op=03 addr=00000000 len=4 dma_en=0 @0
[QSPI_CTL] fsm_start: op=03 addr=00000000 len=4 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 3 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] ADDR captured: 000000 for cmd=03
[QSPI_DEV] READ start @0 first=a5 (cmd=03)
[FSM] 0 state 3 -> 11 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 11 -> 6 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ next @1 byte=a5
[QSPI_DEV] READ next @2 byte=a5
[QSPI_DEV] READ next @3 byte=a5
[QSPI_DEV] READ next @4 byte=ff
[QSPI_CTL] first RX: data=2d2d2d2f level=0 io1=1 @0
[FSM] 0 RX_WEN data=2d2d2d2f io1=1 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[QSPI_CTL] cmd_start: op=0b addr=00000000 len=4 dma_en=0 @0
[QSPI_CTL] fsm_start: op=0b addr=00000000 len=4 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 3 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] ADDR captured: 000000 for cmd=0b
[FSM] 0 state 3 -> 5 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ start (after dummy) @0 first=a5 (cmd=0b)
[FSM] 0 state 5 -> 6 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ next @1 byte=a5
[QSPI_DEV] READ next @2 byte=a5
[QSPI_DEV] READ next @3 byte=a5
[QSPI_DEV] READ next @4 byte=ff
[QSPI_CTL] first RX: data=4b4b4b4b level=0 io1=1 @0
[FSM] 0 RX_WEN data=4b4b4b4b io1=1 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[WARN] Program readback not exact (03=2d2d2d2f 0B=4b4b4b4b); accepting non-FFFF from 0x0B
[QSPI_CTL] cmd_start: op=06 addr=00000000 len=0 dma_en=0 @0
[QSPI_CTL] fsm_start: op=06 addr=00000000 len=0 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=0
[FSM] 0 CMD bit=7 out=0
[FSM] 0 state 2 -> 8 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] cmd_start: op=05 addr=00000000 len=4 dma_en=0 @0
[QSPI_CTL] fsm_start: op=05 addr=00000000 len=4 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=05 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=05 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 11 (op=05 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 11 -> 6 (op=05 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] first RX: data=10101010 level=0 io1=0 @0
[FSM] 0 RX_WEN data=10101010 io1=0 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=05 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=05 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[QSPI_CTL] cmd_start: op=03 addr=00000000 len=4 dma_en=0 @0
[QSPI_CTL] fsm_start: op=03 addr=00000000 len=4 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 3 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] ADDR captured: 000000 for cmd=03
[QSPI_DEV] READ start @0 first=a5 (cmd=03)
[FSM] 0 state 3 -> 11 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 11 -> 6 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ next @1 byte=a5
[QSPI_DEV] READ next @2 byte=a5
[QSPI_DEV] READ next @3 byte=a5
[QSPI_DEV] READ next @4 byte=ff
[QSPI_CTL] first RX: data=2d2d2d2f level=0 io1=1 @0
[FSM] 0 RX_WEN data=2d2d2d2f io1=1 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[QSPI_CTL] cmd_start: op=0b addr=00000000 len=4 dma_en=0 @0
[QSPI_CTL] fsm_start: op=0b addr=00000000 len=4 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 3 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] ADDR captured: 000000 for cmd=0b
[FSM] 0 state 3 -> 5 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ start (after dummy) @0 first=a5 (cmd=0b)
[FSM] 0 state 5 -> 6 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ next @1 byte=a5
[QSPI_DEV] READ next @2 byte=a5
[QSPI_DEV] READ next @3 byte=a5
[QSPI_DEV] READ next @4 byte=ff
[QSPI_CTL] first RX: data=4b4b4b4b level=0 io1=1 @0
[FSM] 0 RX_WEN data=4b4b4b4b io1=1 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
FATAL: tb/top_cmd_tb.v:454: Readback after erase mismatch: 03=2d2d2d2f 0B=4b4b4b4b
       Time: 4002020000 Scope: top_cmd_tb
