<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_riscv_pipeline_behav.wdb" id="1">
         <top_modules>
            <top_module name="tb_riscv_pipeline" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="304092936fs"></ZoomEndTime>
      <Cursor1Time time="75000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="138"></NameColumnWidth>
      <ValueColumnWidth column_width="70"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="32" />
   <wvobject fp_name="/tb_riscv_pipeline/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/clk_period" type="other">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/state" type="other">
      <obj_property name="ElementShortName">state</obj_property>
      <obj_property name="ObjectShortName">state</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/pc" type="array">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/tmp_next_pc" type="array">
      <obj_property name="ElementShortName">tmp_next_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">tmp_next_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/next_pc" type="array">
      <obj_property name="ElementShortName">next_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">next_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/if_id_pc" type="array">
      <obj_property name="ElementShortName">if_id_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">if_id_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/instr" type="array">
      <obj_property name="ElementShortName">instr[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/alu_result" type="array">
      <obj_property name="ElementShortName">alu_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_result[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/mem_data" type="array">
      <obj_property name="ElementShortName">mem_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_data[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/alu_op" type="array">
      <obj_property name="ElementShortName">alu_op[3:0]</obj_property>
      <obj_property name="ObjectShortName">alu_op[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/imm" type="array">
      <obj_property name="ElementShortName">imm[31:0]</obj_property>
      <obj_property name="ObjectShortName">imm[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/rs1" type="array">
      <obj_property name="ElementShortName">rs1[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs1[4:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/rs2" type="array">
      <obj_property name="ElementShortName">rs2[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs2[4:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/rd" type="array">
      <obj_property name="ElementShortName">rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd[4:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/opcode" type="array">
      <obj_property name="ElementShortName">opcode[6:0]</obj_property>
      <obj_property name="ObjectShortName">opcode[6:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/reg1_data" type="array">
      <obj_property name="ElementShortName">reg1_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_data[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/reg2_data" type="array">
      <obj_property name="ElementShortName">reg2_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_data[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/alu_input_b" type="array">
      <obj_property name="ElementShortName">alu_input_b[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_input_b[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/wb_data" type="array">
      <obj_property name="ElementShortName">wb_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">wb_data[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/wb_rd" type="array">
      <obj_property name="ElementShortName">wb_rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">wb_rd[4:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/mem_read" type="logic">
      <obj_property name="ElementShortName">mem_read</obj_property>
      <obj_property name="ObjectShortName">mem_read</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/mem_write" type="logic">
      <obj_property name="ElementShortName">mem_write</obj_property>
      <obj_property name="ObjectShortName">mem_write</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/alu_src" type="logic">
      <obj_property name="ElementShortName">alu_src</obj_property>
      <obj_property name="ObjectShortName">alu_src</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/branch" type="logic">
      <obj_property name="ElementShortName">branch</obj_property>
      <obj_property name="ObjectShortName">branch</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/jump" type="logic">
      <obj_property name="ElementShortName">jump</obj_property>
      <obj_property name="ObjectShortName">jump</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/reg_write" type="logic">
      <obj_property name="ElementShortName">reg_write</obj_property>
      <obj_property name="ObjectShortName">reg_write</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/load_addr" type="logic">
      <obj_property name="ElementShortName">load_addr</obj_property>
      <obj_property name="ObjectShortName">load_addr</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/reg_file_inst/registers" type="array">
      <obj_property name="ElementShortName">registers[0:31][31:0]</obj_property>
      <obj_property name="ObjectShortName">registers[0:31][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/reg_write_chip" type="logic">
      <obj_property name="ElementShortName">reg_write_chip</obj_property>
      <obj_property name="ObjectShortName">reg_write_chip</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_riscv_pipeline/uut/mem_write_chip" type="logic">
      <obj_property name="ElementShortName">mem_write_chip</obj_property>
      <obj_property name="ObjectShortName">mem_write_chip</obj_property>
   </wvobject>
</wave_config>
