

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Sun Feb 11 08:27:35 2024

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _PORTBbits	set	3969
    49   000000                     _TRISB	set	3987
    50   000000                     _ADCON1	set	4033
    51   000000                     _TRISD	set	3989
    52   000000                     _LATDbits	set	3980
    53                           
    54                           ; #config settings
    55                           
    56                           	psect	cinit
    57   007F16                     __pcinit:
    58                           	callstack 0
    59   007F16                     start_initialization:
    60                           	callstack 0
    61   007F16                     __initialization:
    62                           	callstack 0
    63   007F16                     end_of_initialization:
    64                           	callstack 0
    65   007F16                     __end_of__initialization:
    66                           	callstack 0
    67   007F16  0100               	movlb	0
    68   007F18  EF8E  F03F         	goto	_main	;jump to C main() function
    69                           
    70                           	psect	cstackCOMRAM
    71   000000                     __pcstackCOMRAM:
    72                           	callstack 0
    73   000000                     
    74                           ; 1 bytes @ 0x0
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 13 in file "Main.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		wreg, status,2
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    94 ;;      Params:         0       0       0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0
    96 ;;      Temps:          0       0       0       0       0       0       0       0       0
    97 ;;      Totals:         0       0       0       0       0       0       0       0       0
    98 ;;Total ram usage:        0 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107   007F1C                     __ptext0:
   108                           	callstack 0
   109   007F1C                     _main:
   110                           	callstack 31
   111   007F1C                     
   112                           ;Main.c: 14:     ADCON1 = 0X0F;
   113   007F1C  0E0F               	movlw	15
   114   007F1E  6EC1               	movwf	193,c	;volatile
   115                           
   116                           ;Main.c: 15:     TRISB = 1;
   117   007F20  0E01               	movlw	1
   118   007F22  6E93               	movwf	147,c	;volatile
   119                           
   120                           ;Main.c: 16:     TRISD = 0;
   121   007F24  0E00               	movlw	0
   122   007F26  6E95               	movwf	149,c	;volatile
   123   007F28                     
   124                           ;Main.c: 18:     if(PORTBbits.RB6==1){
   125   007F28  AC81               	btfss	129,6,c	;volatile
   126   007F2A  EF99  F03F         	goto	u11
   127   007F2E  EF9B  F03F         	goto	u10
   128   007F32                     u11:
   129   007F32  EF9C  F03F         	goto	l15
   130   007F36                     u10:
   131   007F36                     
   132                           ;Main.c: 19:         LATDbits.LATD6=1;
   133   007F36  8C8C               	bsf	140,6,c	;volatile
   134   007F38                     l15:
   135                           
   136                           ;Main.c: 22:     if(PORTBbits.RB5==1){
   137   007F38  AA81               	btfss	129,5,c	;volatile
   138   007F3A  EFA1  F03F         	goto	u21
   139   007F3E  EFA3  F03F         	goto	u20
   140   007F42                     u21:
   141   007F42  EFA4  F03F         	goto	l16
   142   007F46                     u20:
   143   007F46                     
   144                           ;Main.c: 23:         LATDbits.LATD5=1;
   145   007F46  8A8C               	bsf	140,5,c	;volatile
   146   007F48                     l16:
   147                           
   148                           ;Main.c: 26:     if(PORTBbits.RB4==1){
   149   007F48  A881               	btfss	129,4,c	;volatile
   150   007F4A  EFA9  F03F         	goto	u31
   151   007F4E  EFAB  F03F         	goto	u30
   152   007F52                     u31:
   153   007F52  EFAC  F03F         	goto	l17
   154   007F56                     u30:
   155   007F56                     
   156                           ;Main.c: 27:         LATDbits.LATD4=1;
   157   007F56  888C               	bsf	140,4,c	;volatile
   158   007F58                     l17:
   159                           
   160                           ;Main.c: 30:     if(PORTBbits.RB3==1){
   161   007F58  A681               	btfss	129,3,c	;volatile
   162   007F5A  EFB1  F03F         	goto	u41
   163   007F5E  EFB3  F03F         	goto	u40
   164   007F62                     u41:
   165   007F62  EFB4  F03F         	goto	l18
   166   007F66                     u40:
   167   007F66                     
   168                           ;Main.c: 31:         LATDbits.LATD3=1;
   169   007F66  868C               	bsf	140,3,c	;volatile
   170   007F68                     l18:
   171                           
   172                           ;Main.c: 34:     if(PORTBbits.RB2==1){
   173   007F68  A481               	btfss	129,2,c	;volatile
   174   007F6A  EFB9  F03F         	goto	u51
   175   007F6E  EFBB  F03F         	goto	u50
   176   007F72                     u51:
   177   007F72  EFBC  F03F         	goto	l19
   178   007F76                     u50:
   179   007F76                     
   180                           ;Main.c: 35:         LATDbits.LATD2=1;
   181   007F76  848C               	bsf	140,2,c	;volatile
   182   007F78                     l19:
   183                           
   184                           ;Main.c: 38:     if((PORTBbits.RB2==0)||(PORTBbits.RB1>=1)){
   185   007F78  A481               	btfss	129,2,c	;volatile
   186   007F7A  EFC1  F03F         	goto	u61
   187   007F7E  EFC3  F03F         	goto	u60
   188   007F82                     u61:
   189   007F82  EFCA  F03F         	goto	l22
   190   007F86                     u60:
   191   007F86  A281               	btfss	129,1,c	;volatile
   192   007F88  EFC8  F03F         	goto	u71
   193   007F8C  EFCA  F03F         	goto	u70
   194   007F90                     u71:
   195   007F90  EFCB  F03F         	goto	l20
   196   007F94                     u70:
   197   007F94                     l22:
   198                           
   199                           ;Main.c: 39:         LATDbits.LATD1=0;
   200   007F94  928C               	bcf	140,1,c	;volatile
   201   007F96                     l20:
   202                           
   203                           ;Main.c: 42:     if(PORTBbits.RB0==0){
   204   007F96  B081               	btfsc	129,0,c	;volatile
   205   007F98  EFD0  F03F         	goto	u81
   206   007F9C  EFD2  F03F         	goto	u80
   207   007FA0                     u81:
   208   007FA0  EFD3  F03F         	goto	l23
   209   007FA4                     u80:
   210   007FA4                     
   211                           ;Main.c: 43:         LATDbits.LATD1=0;
   212   007FA4  928C               	bcf	140,1,c	;volatile
   213   007FA6                     l23:
   214                           
   215                           ;Main.c: 46:     if((PORTBbits.RB6==1)&&(PORTBbits.RB5==1)&&(PORTBbits.RB4==1)&&(PORTBbi
      +                          ts.RB3==1)&&(PORTBbits.RB2==1)){
   216   007FA6  AC81               	btfss	129,6,c	;volatile
   217   007FA8  EFD8  F03F         	goto	u91
   218   007FAC  EFDA  F03F         	goto	u90
   219   007FB0                     u91:
   220   007FB0  EFFE  F03F         	goto	l26
   221   007FB4                     u90:
   222   007FB4  AA81               	btfss	129,5,c	;volatile
   223   007FB6  EFDF  F03F         	goto	u101
   224   007FBA  EFE1  F03F         	goto	u100
   225   007FBE                     u101:
   226   007FBE  EFFE  F03F         	goto	l26
   227   007FC2                     u100:
   228   007FC2  A881               	btfss	129,4,c	;volatile
   229   007FC4  EFE6  F03F         	goto	u111
   230   007FC8  EFE8  F03F         	goto	u110
   231   007FCC                     u111:
   232   007FCC  EFFE  F03F         	goto	l26
   233   007FD0                     u110:
   234   007FD0  A681               	btfss	129,3,c	;volatile
   235   007FD2  EFED  F03F         	goto	u121
   236   007FD6  EFEF  F03F         	goto	u120
   237   007FDA                     u121:
   238   007FDA  EFFE  F03F         	goto	l26
   239   007FDE                     u120:
   240   007FDE  A481               	btfss	129,2,c	;volatile
   241   007FE0  EFF4  F03F         	goto	u131
   242   007FE4  EFF6  F03F         	goto	u130
   243   007FE8                     u131:
   244   007FE8  EFFE  F03F         	goto	l26
   245   007FEC                     u130:
   246   007FEC                     
   247                           ;Main.c: 47:         if(PORTBbits.RB1==1){
   248   007FEC  A281               	btfss	129,1,c	;volatile
   249   007FEE  EFFB  F03F         	goto	u141
   250   007FF2  EFFD  F03F         	goto	u140
   251   007FF6                     u141:
   252   007FF6  EFFE  F03F         	goto	l26
   253   007FFA                     u140:
   254   007FFA                     
   255                           ;Main.c: 48:             LATDbits.LATD1=1;
   256   007FFA  828C               	bsf	140,1,c	;volatile
   257   007FFC                     l26:
   258   007FFC  EF00  F000         	goto	start
   259   008000                     __end_of_main:
   260                           	callstack 0
   261   000000                     
   262                           	psect	rparam
   263   000000                     
   264                           	psect	idloc
   265                           
   266                           ;Config register IDLOC0 @ 0x200000
   267                           ;	unspecified, using default values
   268   200000                     	org	2097152
   269   200000  FF                 	db	255
   270                           
   271                           ;Config register IDLOC1 @ 0x200001
   272                           ;	unspecified, using default values
   273   200001                     	org	2097153
   274   200001  FF                 	db	255
   275                           
   276                           ;Config register IDLOC2 @ 0x200002
   277                           ;	unspecified, using default values
   278   200002                     	org	2097154
   279   200002  FF                 	db	255
   280                           
   281                           ;Config register IDLOC3 @ 0x200003
   282                           ;	unspecified, using default values
   283   200003                     	org	2097155
   284   200003  FF                 	db	255
   285                           
   286                           ;Config register IDLOC4 @ 0x200004
   287                           ;	unspecified, using default values
   288   200004                     	org	2097156
   289   200004  FF                 	db	255
   290                           
   291                           ;Config register IDLOC5 @ 0x200005
   292                           ;	unspecified, using default values
   293   200005                     	org	2097157
   294   200005  FF                 	db	255
   295                           
   296                           ;Config register IDLOC6 @ 0x200006
   297                           ;	unspecified, using default values
   298   200006                     	org	2097158
   299   200006  FF                 	db	255
   300                           
   301                           ;Config register IDLOC7 @ 0x200007
   302                           ;	unspecified, using default values
   303   200007                     	org	2097159
   304   200007  FF                 	db	255
   305                           
   306                           	psect	config
   307                           
   308                           ;Config register CONFIG1L @ 0x300000
   309                           ;	PLL Prescaler Selection bits
   310                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   311                           ;	System Clock Postscaler Selection bits
   312                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   313                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   314                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   315   300000                     	org	3145728
   316   300000  00                 	db	0
   317                           
   318                           ;Config register CONFIG1H @ 0x300001
   319                           ;	Oscillator Selection bits
   320                           ;	FOSC = HS, HS oscillator (HS)
   321                           ;	Fail-Safe Clock Monitor Enable bit
   322                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   323                           ;	Internal/External Oscillator Switchover bit
   324                           ;	IESO = OFF, Oscillator Switchover mode disabled
   325   300001                     	org	3145729
   326   300001  0C                 	db	12
   327                           
   328                           ;Config register CONFIG2L @ 0x300002
   329                           ;	Power-up Timer Enable bit
   330                           ;	PWRT = OFF, PWRT disabled
   331                           ;	Brown-out Reset Enable bits
   332                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   333                           ;	Brown-out Reset Voltage bits
   334                           ;	BORV = 3, Minimum setting 2.05V
   335                           ;	USB Voltage Regulator Enable bit
   336                           ;	VREGEN = OFF, USB voltage regulator disabled
   337   300002                     	org	3145730
   338   300002  1F                 	db	31
   339                           
   340                           ;Config register CONFIG2H @ 0x300003
   341                           ;	Watchdog Timer Enable bit
   342                           ;	WDT = ON, WDT enabled
   343                           ;	Watchdog Timer Postscale Select bits
   344                           ;	WDTPS = 32768, 1:32768
   345   300003                     	org	3145731
   346   300003  1F                 	db	31
   347                           
   348                           ; Padding undefined space
   349   300004                     	org	3145732
   350   300004  FF                 	db	255
   351                           
   352                           ;Config register CONFIG3H @ 0x300005
   353                           ;	CCP2 MUX bit
   354                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   355                           ;	PORTB A/D Enable bit
   356                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   357                           ;	Low-Power Timer 1 Oscillator Enable bit
   358                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   359                           ;	MCLR Pin Enable bit
   360                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   361   300005                     	org	3145733
   362   300005  83                 	db	131
   363                           
   364                           ;Config register CONFIG4L @ 0x300006
   365                           ;	Stack Full/Underflow Reset Enable bit
   366                           ;	STVREN = ON, Stack full/underflow will cause Reset
   367                           ;	Single-Supply ICSP Enable bit
   368                           ;	LVP = ON, Single-Supply ICSP enabled
   369                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   370                           ;	ICPRT = OFF, ICPORT disabled
   371                           ;	Extended Instruction Set Enable bit
   372                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   373                           ;	Background Debugger Enable bit
   374                           ;	DEBUG = 0x1, unprogrammed default
   375   300006                     	org	3145734
   376   300006  85                 	db	133
   377                           
   378                           ; Padding undefined space
   379   300007                     	org	3145735
   380   300007  FF                 	db	255
   381                           
   382                           ;Config register CONFIG5L @ 0x300008
   383                           ;	Code Protection bit
   384                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   385                           ;	Code Protection bit
   386                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   387                           ;	Code Protection bit
   388                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   389                           ;	Code Protection bit
   390                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   391   300008                     	org	3145736
   392   300008  0F                 	db	15
   393                           
   394                           ;Config register CONFIG5H @ 0x300009
   395                           ;	Boot Block Code Protection bit
   396                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   397                           ;	Data EEPROM Code Protection bit
   398                           ;	CPD = OFF, Data EEPROM is not code-protected
   399   300009                     	org	3145737
   400   300009  C0                 	db	192
   401                           
   402                           ;Config register CONFIG6L @ 0x30000A
   403                           ;	Write Protection bit
   404                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   405                           ;	Write Protection bit
   406                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   407                           ;	Write Protection bit
   408                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   409                           ;	Write Protection bit
   410                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   411   30000A                     	org	3145738
   412   30000A  0F                 	db	15
   413                           
   414                           ;Config register CONFIG6H @ 0x30000B
   415                           ;	Configuration Register Write Protection bit
   416                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   417                           ;	Boot Block Write Protection bit
   418                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   419                           ;	Data EEPROM Write Protection bit
   420                           ;	WRTD = OFF, Data EEPROM is not write-protected
   421   30000B                     	org	3145739
   422   30000B  E0                 	db	224
   423                           
   424                           ;Config register CONFIG7L @ 0x30000C
   425                           ;	Table Read Protection bit
   426                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   427                           ;	Table Read Protection bit
   428                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   429                           ;	Table Read Protection bit
   430                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   431                           ;	Table Read Protection bit
   432                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   433   30000C                     	org	3145740
   434   30000C  0F                 	db	15
   435                           
   436                           ;Config register CONFIG7H @ 0x30000D
   437                           ;	Boot Block Table Read Protection bit
   438                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   439   30000D                     	org	3145741
   440   30000D  40                 	db	64
   441                           tosu	equ	0xFFF
   442                           tosh	equ	0xFFE
   443                           tosl	equ	0xFFD
   444                           stkptr	equ	0xFFC
   445                           pclatu	equ	0xFFB
   446                           pclath	equ	0xFFA
   447                           pcl	equ	0xFF9
   448                           tblptru	equ	0xFF8
   449                           tblptrh	equ	0xFF7
   450                           tblptrl	equ	0xFF6
   451                           tablat	equ	0xFF5
   452                           prodh	equ	0xFF4
   453                           prodl	equ	0xFF3
   454                           indf0	equ	0xFEF
   455                           postinc0	equ	0xFEE
   456                           postdec0	equ	0xFED
   457                           preinc0	equ	0xFEC
   458                           plusw0	equ	0xFEB
   459                           fsr0h	equ	0xFEA
   460                           fsr0l	equ	0xFE9
   461                           wreg	equ	0xFE8
   462                           indf1	equ	0xFE7
   463                           postinc1	equ	0xFE6
   464                           postdec1	equ	0xFE5
   465                           preinc1	equ	0xFE4
   466                           plusw1	equ	0xFE3
   467                           fsr1h	equ	0xFE2
   468                           fsr1l	equ	0xFE1
   469                           bsr	equ	0xFE0
   470                           indf2	equ	0xFDF
   471                           postinc2	equ	0xFDE
   472                           postdec2	equ	0xFDD
   473                           preinc2	equ	0xFDC
   474                           plusw2	equ	0xFDB
   475                           fsr2h	equ	0xFDA
   476                           fsr2l	equ	0xFD9
   477                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          3E      0       0      21        0.0%
BITBIGSFRlhh        2B      0       0      22        0.0%
BITBIGSFRlhl         1      0       0      23        0.0%
BITBIGSFRllhh        6      0       0      24        0.0%
BITBIGSFRllhl        A      0       0      25        0.0%
BITBIGSFRlll        21      0       0      26        0.0%
BIGRAM             7FF      0       0      27        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Sun Feb 11 08:27:35 2024

                     l20 7F96                       l22 7F94                       l23 7FA6  
                     l15 7F38                       l16 7F48                       l17 7F58  
                     l26 7FFC                       l18 7F68                       l19 7F78  
                     u10 7F36                       u11 7F32                       u20 7F46  
                     u21 7F42                       u30 7F56                       u31 7F52  
                     u40 7F66                       u41 7F62                       u50 7F76  
                     u51 7F72                       u60 7F86                       u61 7F82  
                     u70 7F94                       u71 7F90                       u80 7FA4  
                     u81 7FA0                       u90 7FB4                       u91 7FB0  
                    l710 7F56                      l702 7F1C                      l720 7FB4  
                    l712 7F66                      l704 7F28                      l730 7FFA  
                    l722 7FC2                      l714 7F76                      l706 7F36  
                    l724 7FD0                      l716 7F86                      l708 7F46  
                    l726 7FDE                      l718 7FA4                      l728 7FEC  
                    u100 7FC2                      u101 7FBE                      u110 7FD0  
                    u111 7FCC                      u120 7FDE                      u121 7FDA  
                    u130 7FEC                      u131 7FE8                      u140 7FFA  
                    u141 7FF6                     _main 7F1C                     start 0000  
           ___param_bank 000000                    ?_main 0000                    _TRISB 000F93  
                  _TRISD 000F95          __initialization 7F16             __end_of_main 8000  
                 ??_main 0000            __activetblptr 000000                   _ADCON1 000FC1  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7F16  
          ___rparam_used 000001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7F16                  __ramtop 0800  
                __ptext0 7F1C     end_of_initialization 7F16                _PORTBbits 000F81  
    start_initialization 7F16                 _LATDbits 000F8C                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 000000  
