#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr 10 17:16:08 2024
# Process ID: 1612978
# Current directory: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706
# Command line: vivado
# Log file: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/vivado.log
# Journal file: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/vivado.jou
# Running On: G-P-SHAHAMZ-LW, OS: Linux, CPU Frequency: 2300.000 MHz, CPU Physical cores: 8, Host memory: 33300 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/boards/board_files/deprecated/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/boards/board_files/deprecated/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/boards/board_files/deprecated/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/boards/board_files/deprecated/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/boards/board_files/deprecated/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
source ./system_project.tcl
# source ../../../scripts/adi_env.tcl
## set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../"]]
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir [file normalize $::env(ADI_HDL_DIR)]
## }
## if [info exists ::env(ADI_GHDL_DIR)] {
##   set ad_ghdl_dir [file normalize $::env(ADI_GHDL_DIR)]
## }
## set required_vivado_version "2022.2"
## if {[info exists ::env(REQUIRED_VIVADO_VERSION)]} {
##   set required_vivado_version $::env(REQUIRED_VIVADO_VERSION)
## } elseif {[info exists REQUIRED_VIVADO_VERSION]} {
##   set required_vivado_version $REQUIRED_VIVADO_VERSION
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## if {![info exists REQUIRED_QUARTUS_VERSION]} {
##   set REQUIRED_QUARTUS_VERSION "22.4.0"
## }
## proc get_env_param {name default_value} {
##   if [info exists ::env($name)] {
##     puts "Getting from environment the parameter: $name=$::env($name) "
##     return $::env($name)
##   } else {
##     return $default_value
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_project_xilinx.tcl
## if {[info exists ::env(ADI_USE_OOC_SYNTHESIS)]} {
##   if {[string equal $::env(ADI_USE_OOC_SYNTHESIS) n]} {
##      set ADI_USE_OOC_SYNTHESIS 0
##   } else {
##      set ADI_USE_OOC_SYNTHESIS 1
##   }
## } elseif {![info exists ADI_USE_OOC_SYNTHESIS]} {
##    set ADI_USE_OOC_SYNTHESIS 1
## }
## if {![info exists ::env(ADI_MAX_OOC_JOBS)]} {
##   set ADI_MAX_OOC_JOBS 4
## } else {
##   set ADI_MAX_OOC_JOBS $::env(ADI_MAX_OOC_JOBS)
## }
## set ADI_USE_INCR_COMP 1
## set ADI_POWER_OPTIMIZATION 0
## set p_board "not-applicable"
## set p_device "none"
## set sys_zynq 1
## set p_prcfg_init ""
## set p_prcfg_list ""
## set p_prcfg_status ""
## proc adi_project {project_name {mode 0} {parameter_list {}} } {
## 
##   set device ""
##   set board ""
## 
##   # Determine the device based on the board name
##   if [regexp "_ac701" $project_name] {
##     set device "xc7a200tfbg676-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *ac701*] end]
##   }
##   if [regexp "_kc705" $project_name] {
##     set device "xc7k325tffg900-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kc705*] end]
##   }
##   if [regexp "_vc707" $project_name] {
##     set device "xc7vx485tffg1761-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vc707*] end]
##   }
##   if [regexp "_vcu118" $project_name] {
##     set device "xcvu9p-flga2104-2L-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vcu118*] end]
##   }
##   if [regexp "_vcu128" $project_name] {
##     set device "xcvu37p-fsvh2892-2L-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vcu128:part0*] end]
##   }
##   if [regexp "_kcu105" $project_name] {
##     set device "xcku040-ffva1156-2-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kcu105*] end]
##   }
##   if [regexp "_zed" $project_name] {
##     set device "xc7z020clg484-1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zed*] end]
##   }
##   if [regexp "_coraz7s" $project_name] {
##     set device "xc7z007sclg400-1"
##     set board "not-applicable"
##   }
##   if [regexp "_microzed" $project_name] {
##     set device "xc7z010clg400-1"
##     set board "not-applicable"
##   }
##   if [regexp "_zc702" $project_name] {
##     set device "xc7z020clg484-1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zc702*] end]
##   }
##   if [regexp "_zc706" $project_name] {
##     set device "xc7z045ffg900-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zc706*] end]
##   }
##   if [regexp "_mitx045" $project_name] {
##     set device "xc7z045ffg900-2"
##     set board "not-applicable"
##   }
##   if [regexp "_zcu102" $project_name] {
##     set device "xczu9eg-ffvb1156-2-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zcu102*] end]
##   }
##   if [regexp "_vmk180_es1" $project_name] {
##     enable_beta_device xcvm*
##     xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
##     xhub::install [xhub::get_xitems xilinx.com:xilinx_board_store:vmk180_es:*] -quiet
##     set_param board.repoPaths [get_property LOCAL_ROOT_DIR [xhub::get_xstores xilinx_board_store]]
##     set device "xcvm1802-vsva2197-2MP-e-S-es1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vmk180_es*] end]
##   }
##   if [regexp "_vmk180" $project_name] {
##     set device "xcvm1802-vsva2197-2MP-e-S"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vmk180*] end]
##   }
##   if [regexp "_vck190" $project_name] {
##     set device "xcvc1902-vsva2197-2MP-e-S"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vck190*] end]
##   }
##   if [regexp "_vc709" $project_name] {
##     set device "xc7vx690tffg1761-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vc709*] end]
##   }
##   if [regexp "_kv260" $project_name] {
##     set device "xck26-sfvc784-2LV-c"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kv260*] end]
##   }
## 
##   adi_project_create $project_name $mode $parameter_list $device $board
## }
## proc adi_project_create {project_name mode parameter_list device {board "not-applicable"}}  {
## 
##   global ad_hdl_dir
##   global ad_ghdl_dir
##   global ad_project_dir
##   global p_board
##   global p_device
##   global sys_zynq
##   global required_vivado_version
##   global IGNORE_VERSION_CHECK
##   global ADI_USE_OOC_SYNTHESIS
##   global ADI_USE_INCR_COMP
## 
##   if {![info exists ::env(ADI_PROJECT_DIR)]} {
##     set actual_project_name $project_name
##   } else {
##     set actual_project_name "$::env(ADI_PROJECT_DIR)${project_name}"
##   }
## 
##   ## update the value of $p_device only if it was not already updated elsewhere
##   if {$p_device eq "none"} {
##     set p_device $device
##   }
##   set p_board $board
## 
##   if [regexp "^xc7z" $p_device] {
##     set sys_zynq 1
##   } elseif [regexp "^xck26" $p_device] {
##     set sys_zynq 2
##   } elseif [regexp "^xczu" $p_device]  {
##     set sys_zynq 2
##   } elseif [regexp "^xcv\[ecmph\]" $p_device]  {
##     set sys_zynq 3
##   } else {
##     set sys_zynq 0
##   }
## 
##   set VIVADO_VERSION [version -short]
##   if {$IGNORE_VERSION_CHECK} {
##     if {[string compare $VIVADO_VERSION $required_vivado_version] != 0} {
##       puts -nonewline "CRITICAL WARNING: vivado version mismatch; "
##       puts -nonewline "expected $required_vivado_version, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##     }
##   } else {
##     if {[string compare $VIVADO_VERSION $required_vivado_version] != 0} {
##       puts -nonewline "ERROR: vivado version mismatch; "
##       puts -nonewline "expected $required_vivado_version, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##       puts -nonewline "This ERROR message can be down-graded to CRITICAL WARNING by setting ADI_IGNORE_VERSION_CHECK environment variable to 1. Be aware that ADI will not support you, if you are using a different tool version.\n"
##       exit 2
##     }
##   }
## 
##    if {[info exists ::env(ADI_MATLAB)]} {
##     set ADI_MATLAB 1
##     set actual_project_name "$ad_hdl_dir/vivado_prj"
##     if {$mode != 0} {
##         puts -nonewline "MATLAB builds do not support mode 2"
##         exit 2
##     }
##   } else {
##     set ADI_MATLAB 0
##   }
## 
##   if {$mode == 0} {
##      set project_system_dir "${actual_project_name}.srcs/sources_1/bd/system"
##      if {$ADI_MATLAB == 0} {
##        create_project ${actual_project_name} . -part $p_device -force
##      }
##   } else {
##     set project_system_dir "${actual_project_name}.srcs/sources_1/bd/system"
##     create_project -in_memory -part $p_device
##   }
## 
##   if {$mode == 1} {
##     file mkdir ${actual_project_name}.data
##   }
## 
##   if {$p_board ne "not-applicable"} {
##     set_property board_part $p_board [current_project]
##   }
## 
##   if {$ADI_MATLAB == 0} {
##     set lib_dirs $ad_hdl_dir/library
##   } else {
##     set lib_dirs [get_property ip_repo_paths [current_fileset]]
##      lappend lib_dirs $ad_hdl_dir/library
##   }
##   if {[info exists ::env(ADI_GHDL_DIR)]} {
##     if {$ad_hdl_dir ne $ad_ghdl_dir} {
##       lappend lib_dirs $ad_ghdl_dir/library
##     }
##   }
## 
##   # Set a common IP cache for all projects
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     if {[file exists $ad_hdl_dir/ipcache] == 0} {
##       file mkdir $ad_hdl_dir/ipcache
##     }
##     config_ip_cache -import_from_project -use_cache_location $ad_hdl_dir/ipcache
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   ## Load custom message severity definitions
## 
##   if {![info exists ::env(ADI_DISABLE_MESSAGE_SUPPRESION)]} {
##     source $ad_hdl_dir/projects/scripts/adi_xilinx_msg.tcl
##   }
## 
##   ## In Vivado there is a limit for the number of warnings and errors which are
##   ## displayed by the tool for a particular error or warning; the default value
##   ## of this limit is 100.
##   ## Overrides the default limit to 2000.
##   set_param messaging.defaultLimit 2000
## 
##   # Set parameters of the top level file
##   # Make the same parameters available to system_bd.tcl
##   set proj_params [get_property generic [current_fileset]]
##   foreach {param value} $parameter_list {
##     lappend proj_params $param=$value
##     set ad_project_params($param) $value
##   }
##   set_property generic $proj_params [current_fileset]
## 
##   create_bd_design "system"
##   source system_bd.tcl
## 
##   save_bd_design
##   validate_bd_design
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     set_property synth_checkpoint_mode Hierarchical [get_files  $project_system_dir/system.bd]
##   } else {
##     set_property synth_checkpoint_mode None [get_files  $project_system_dir/system.bd]
##   }
##   generate_target {synthesis implementation} [get_files  $project_system_dir/system.bd]
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     export_ip_user_files -of_objects [get_files  $project_system_dir/system.bd] -no_script -sync -force -quiet
##     create_ip_run [get_files  $project_system_dir/system.bd]
##   }
##   make_wrapper -files [get_files $project_system_dir/system.bd] -top
## 
##   if {$mode == 0} {
##     import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
##   } else {
##     write_hwdef -file "${actual_project_name}.data/$project_name.hwdef"
##   }
## 
##   if {$ADI_USE_INCR_COMP == 1} {
##     if {[file exists ./reference.dcp]} {
##       set_property incremental_checkpoint ./reference.dcp [get_runs impl_1]
##     }
##   }
## 
## }
## proc adi_project_files {project_name project_files} {
## 
##   foreach pfile $project_files {
##     if {[string range $pfile [expr 1 + [string last . $pfile]] end] == "xdc"} {
##       add_files -norecurse -fileset constrs_1 $pfile
##     } elseif [regexp "_constr.tcl" $pfile] {
##       add_files -norecurse -fileset sources_1 $pfile
##     } else {
##       add_files -norecurse -fileset sources_1 $pfile
##     }
##   }
## 
##   # NOTE: top file name is always system_top
##   set_property top system_top [current_fileset]
## }
## proc adi_project_run {project_name} {
## 
##   global ad_project_dir
##   global ADI_POWER_OPTIMIZATION
##   global ADI_USE_OOC_SYNTHESIS
##   global ADI_MAX_OOC_JOBS
## 
##   if {![info exists ::env(ADI_PROJECT_DIR)]} {
##     set actual_project_name $project_name
##     set ad_project_dir ""
##   } else {
##     set actual_project_name "$::env(ADI_PROJECT_DIR)${project_name}"
##     set ad_project_dir "$::env(ADI_PROJECT_DIR)"
##   }
##   if {[info exists ::env(ADI_SKIP_SYNTHESIS)]} {
##     puts "Skipping synthesis"
##     return
##   }
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     launch_runs -jobs $ADI_MAX_OOC_JOBS system_*_synth_1 synth_1
##   } else {
##     launch_runs synth_1
##   }
##   wait_on_run synth_1
##   open_run synth_1
##   report_timing_summary -file ${ad_project_dir}timing_synth.log
## 
##   if {![info exists ::env(ADI_NO_BITSTREAM_COMPRESSION)] && ![info exists ADI_NO_BITSTREAM_COMPRESSION]} {
##     set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
##   }
## 
##   if {$ADI_POWER_OPTIMIZATION == 1} {
##   set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   }
## 
##   set_param board.repoPaths [get_property LOCAL_ROOT_DIR [xhub::get_xstores xilinx_board_store]]
## 
##   launch_runs impl_1 -to_step write_bitstream
##   wait_on_run impl_1
##   open_run impl_1
##   report_timing_summary -warn_on_violation -file ${ad_project_dir}timing_impl.log
## 
##   if {[info exists ::env(ADI_GENERATE_UTILIZATION)]} {
##     set csv_file ${ad_project_dir}resource_utilization.csv
##     if {[ catch {
##       xilinx::designutils::report_failfast -csv -file $csv_file -transpose -no_header -ignore_pr -quiet
##       set MMCM [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *MMCM* }]]
##       set PLL [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *PLL* }]]
##       set worst_slack_setup [get_property SLACK [get_timing_paths -setup]]
##       set worst_slack_hold [get_property SLACK [get_timing_paths -hold]]
## 
##       set fileRead [open $csv_file r]
##       set lines [split [read $fileRead] "\n"]
##       set names_line [lindex $lines end-3]
##       set values_line [lindex $lines end-2]
##       close $fileRead
## 
##       set fileWrite [open $csv_file w]
##       puts $fileWrite "$names_line,MMCM*,PLL*,Worst_Setup_Slack,Worst_Hold_Slack"
##       puts $fileWrite "$values_line,$MMCM,$PLL,$worst_slack_setup,$worst_slack_hold"
##       close $fileWrite
##       } issue ] != 0 } {
##         puts "GENERATE_REPORTS: tclapp::xilinx::designutils not installed"
##       }
## 
##       # Define a list of IPs for which to generate report utilization
##       set IP_list {
##         ad_ip_jesd_204_tpl_adc
##         ad_ip_jesd_204_tpl_dac
##         axi_jesd204_rx
##         axi_jesd204_tx
##         jesd204_rx
##         jesd204_tx
##         axi_adxcvr
##         util_adxcvr
##         axi_dmac
##         util_cpack2
##         util_upack2
##       }
## 
##       foreach IP_name $IP_list {
## 	set output_file ${ad_project_dir}${IP_name}_resource_utilization.log
##         file delete $output_file
##         foreach IP_instance [ get_cells -quiet -hierarchical -filter " ORIG_REF_NAME =~ $IP_name || REF_NAME =~ $IP_name " ] {
##           report_utilization -hierarchical -hierarchical_depth 1 -cells $IP_instance -file $output_file -append -quiet
##           report_property $IP_instance -file $output_file -append -quiet
##           set report_file [ open $output_file a ]
##           puts $report_file "\n\n\n"
##           close $report_file
##         }
##       }
##     } else {
##     puts "GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set"
##   }
## 
##   ## Extract IP ports and their properties
## 
##   if {[info exists ::env(ADI_EXTRACT_PORTS)]} {
## 
##     set p_output_file ports_properties.txt
## 
##     # Define a list of IPs for which to generate the ports properties and nets report
##     set P_IP_list {
##       util_wfifo
##       util_rfifo
##       util_cpack2
##       util_upack2
##       ad_ip_jesd204_tpl_adc
##       ad_ip_jesd204_tpl_dac
##       rx_fir_decimator
##       tx_fir_interpolator
##       axi_ad9361
##       axi_adrv9009
##     }
## 
##     set fileWrite [open $p_output_file w]
## 
##     foreach P_IP_name $P_IP_list {
##       foreach P_IP_instance [ get_cells -quiet -hierarchical -filter " ORIG_REF_NAME =~ $P_IP_name || REF_NAME =~ $P_IP_name " ] {
##         set P_IP_instance_name [regsub -all {i_system_wrapper\/system_i\/} $P_IP_instance {}]
## 	if { [regexp {adc_tpl_core} $P_IP_instance_name] } {
##             set P_IP_INST  [regsub -all {\/adc_tpl_core/inst} $P_IP_instance_name {}]
##             puts "$P_IP_INST\n"
##         } elseif { [regexp {dac_tpl_core} $P_IP_instance_name] } {
##             set P_IP_INST  [regsub -all {\/dac_tpl_core/inst} $P_IP_instance_name {}]
##             puts "$P_IP_INST\n"
##         } else {
##             set P_IP_INST  [regsub -all {\/inst} $P_IP_instance_name {}]
##             puts "$P_IP_INST\n"
##         }
##         puts $fileWrite "\n$P_IP_INST properties: \n"
##         set list_of_IP_ports [ get_bd_pins -of_objects [get_bd_cells $P_IP_INST]]
##         foreach IP_port $list_of_IP_ports {
##           set pin_direction [get_property DIR [get_bd_pins $IP_port]]
##           set pin_path [get_property PATH [get_bd_pins $IP_port]]
##           set pin_path_name  [regsub {\/} $pin_path {}]
##           set left [get_property LEFT [get_bd_pins $IP_port]]
##           set right [get_property RIGHT [get_bd_pins $IP_port]]
##           puts $fileWrite "direction $pin_direction \nMSB $left \nLSB $right \nname $pin_path_name"
##           set net_info [get_bd_nets -of_objects [get_bd_pins $IP_port]]
##           set net_name  [regsub -all {\/} $net_info {}]
##           puts $fileWrite "net $net_name\n"
##         }
##       }
##     }
##     close $fileWrite
## 
##   } else {
##   puts "GENERATE_PORTS_REPORTS: IP ports properties and nets report files won't be generated because ADI_EXTRACT_PORTS env var is not set"
##   }
## 
##   if {[info exists ::env(ADI_GENERATE_XPA)]} {
##     set csv_file ${ad_project_dir}power_analysis.csv
##     set Layers "8to11"
##     set CapLoad "20"
##     set ToggleRate "15.00000"
##     set StatProb "0.500000"
## 
##     set_load $CapLoad [all_outputs]
##     set_operating_conditions -board_layers $Layers
##     set_switching_activity -default_toggle_rate $ToggleRate
##     set_switching_activity -default_static_probability $StatProb
##     set_switching_activity -type lut -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type shift_register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type lut_ram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type dsp -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_rxdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_txdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_output -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_wr_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_bidir_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     report_power -file $csv_file
## 
##     set fileRead [open $csv_file r]
##     set filecontent [read $fileRead]
##     set input_list [split $filecontent "\n"]
## 
##     set TextList [lsearch -all -inline $input_list "*Total On-Chip Power (W)*"]
##     set on_chip_pwr "[lindex [lindex $TextList 0] 6] W"
##     set TextList [lsearch -all -inline $input_list "*Junction Temperature (C)*"]
##     set junction_temp "[lindex [lindex $TextList 0] 5] *C"
##     close $fileRead
## 
##     set fileWrite [open $csv_file w]
##     puts $fileWrite "On-chip_power,Junction_temp"
##     puts $fileWrite "$on_chip_pwr,$junction_temp"
##     close $fileWrite
##   } else {
##     puts "GENERATE_REPORTS: Power analysis files won't be generated because ADI_GENERATE_XPA env var is not set"
##   }
## 
##   # Look for undefined clocks which do not show up in the timing summary
##   set timing_check [check_timing -override_defaults no_clock -no_header -return_string]
##   if {[regexp { (\d+) register} $timing_check -> num_regs]} {
## 
##     if {[info exist num_regs]} {
##       if {$num_regs > 0} {
##         puts "CRITICAL WARNING: There are $num_regs registers with no clocks !!! See no_clock.log for details."
##         check_timing -override_defaults no_clock -verbose -file ${ad_project_dir}no_clock.log
##       }
##     }
## 
##   } else {
##     puts "CRITICAL WARNING: The search for undefined clocks failed !!!"
##   }
## 
##   file mkdir ${actual_project_name}.sdk
## 
##   set timing_string $[report_timing_summary -return_string]
##   if { [string match "*VIOLATED*" $timing_string] == 1 ||
##        [string match "*Timing constraints are not met*" $timing_string] == 1} {
##     write_hw_platform -fixed -force  -include_bit -file ${actual_project_name}.sdk/system_top_bad_timing.xsa
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   } else {
##     write_hw_platform -fixed -force  -include_bit -file ${actual_project_name}.sdk/system_top.xsa
##   }
## }
## proc adi_project_synth {project_name prcfg_name hdl_files {xdc_files ""}} {
## 
##   global p_device
##   global ad_project_dir
## 
##   if {![info exists ::env(ADI_PROJECT_DIR)]} {
##     set actual_project_name $project_name
##   } else {
##     set actual_project_name "$::env(ADI_PROJECT_DIR)${project_name}"
##   }
## 
##   set p_prefix "${actual_project_name}.data/$project_name"
## 
##   if {$prcfg_name eq ""} {
## 
##     read_verilog .srcs/sources_1/bd/system/hdl/system_wrapper.v
##     read_verilog $hdl_files
##     read_xdc $xdc_files
## 
##     synth_design -mode default -top system_top -part $p_device > $p_prefix.synth.rds
##     write_checkpoint -force $p_prefix.synth.dcp
##     close_project
## 
##   } else {
## 
##     create_project -in_memory -part $p_device
##     read_verilog $hdl_files
##     synth_design -mode out_of_context -top "prcfg" -part $p_device > $p_prefix.${prcfg_name}_synth.rds
##     write_checkpoint -force $p_prefix.${prcfg_name}_synth.dcp
##     close_project
##   }
## }
## proc adi_project_impl {project_name prcfg_name {xdc_files ""}} {
## 
##   global p_device
##   global p_prcfg_init
##   global p_prcfg_list
##   global p_prcfg_status
##   global ad_project_dir
## 
##   if {![info exists ::env(ADI_PROJECT_DIR)]} {
##     set actual_project_name $project_name
##   } else {
##     set actual_project_name "$::env(ADI_PROJECT_DIR)${project_name}"
##   }
## 
##   set p_prefix "${actual_project_name}.data/$project_name"
## 
##   if {$prcfg_name eq "default"} {
##     set p_prcfg_status 0
##     set p_prcfg_list ""
##     set p_prcfg_init "$p_prefix.${prcfg_name}_impl.dcp"
##     file mkdir $project_name.sdk
##   }
## 
##   if {$prcfg_name eq "default"} {
## 
##     open_checkpoint $p_prefix.synth.dcp -part $p_device
##     read_xdc $xdc_files
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     set_property HD.RECONFIGURABLE 1 [get_cells i_prcfg]
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     write_debug_probes -force $p_prefix.${prcfg_name}_debug_nets.ltx
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
## 
##   } else {
## 
##     open_checkpoint $p_prefix.default_impl_bb.dcp -part $p_device
##     lock_design -level routing
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     read_xdc $xdc_files
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
##   }
## 
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl.dcp
##   report_utilization -pblocks pb_prcfg -file $p_prefix.${prcfg_name}_utilization.rpt
##   report_timing_summary -file $p_prefix.${prcfg_name}_timing_summary.rpt
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     set p_prcfg_status 1
##     puts "CRITICAL WARNING: Timing Constraints NOT met ($prcfg_name)!"
##   }
## 
##   write_checkpoint -force -cell i_prcfg $p_prefix.${prcfg_name}_prcfg_impl.dcp
##   update_design -cell i_prcfg -black_box
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl_bb.dcp
##   open_checkpoint $p_prefix.${prcfg_name}_impl.dcp -part $p_device
##   write_bitstream -force -bin_file -file $p_prefix.${prcfg_name}.bit
##   write_sysdef -hwdef $p_prefix.hwdef -bitfile $p_prefix.${prcfg_name}.bit -file $p_prefix.${prcfg_name}.hdf
##   file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.${prcfg_name}.hdf
## 
##   if {$prcfg_name ne "default"} {
##     lappend p_prcfg_list "$p_prefix.${prcfg_name}_impl.dcp"
##   }
## 
##   if {$prcfg_name eq "default"} {
##     file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.hdf
##   }
## }
## proc adi_project_verify {project_name} {
## 
##   # checkpoint for the default design
##   global p_prcfg_init
##   # list of checkpoints with all the PRs integrated into the default design
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "${actual_project_name}.data/$project_name"
## 
##   pr_verify -full_check -initial $p_prcfg_init \
##     -additional $p_prcfg_list \
##     -file $p_prefix.prcfg_verify.log
## 
##   if {$p_prcfg_status == 1} {
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_board.tcl
## package require math
## set sys_cpu_interconnect_index 0
## set sys_hpc0_interconnect_index -1
## set sys_hpc1_interconnect_index -1
## set sys_hp0_interconnect_index -1
## set sys_hp1_interconnect_index -1
## set sys_hp2_interconnect_index -1
## set sys_hp3_interconnect_index -1
## set sys_mem_interconnect_index -1
## set sys_mem_clk_index 0
## set xcvr_index -1
## set xcvr_tx_index 0
## set xcvr_rx_index 0
## set xcvr_instance NONE
## proc ad_ip_instance {i_ip i_name {i_params {}}} {
## 
##   set cell [create_bd_cell -type ip -vlnv [get_ipdefs -all -filter "VLNV =~ *:${i_ip}:* && \
##     design_tool_contexts =~ *IPI* && UPGRADE_VERSIONS == \"\""] ${i_name}]
##   if {$i_params != {}} {
##     set config {}
##     # Add CONFIG. prefix to all config options
##     foreach {k v} $i_params {
##       lappend config "CONFIG.$k" $v
##     }
##     set_property -dict $config $cell
##   }
## }
## proc ad_ip_parameter {i_name i_param i_value} {
## 
##   set_property ${i_param} ${i_value} [get_bd_cells ${i_name}]
## }
## proc ad_connect_type {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   return $m_name
## }
## proc ad_connect_int_class {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   # All ports can be handled as pins
##   # if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   # if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   if {!($m_name eq "")} {
##     return [get_property CLASS $m_name]
##   }
## 
##   if {$p_name eq "GND" || $p_name eq "VCC"} {
##     return "const"
##   }
## 
##   return "newnet"
## }
## proc ad_connect_int_get_const {name width} {
##   switch $name {
##     GND {
##       set value 0
##     }
##     VCC {
##       set value [expr (1 << $width) - 1]
##     }
##     default {
##       error "ERROR: ad_connect_int_get_const: Unhandled constant name $name"
##     }
##   }
## 
##   set cell_name "$name\_$width"
## 
##   set cell [get_bd_cells -quiet $cell_name]
##   if {$cell eq ""} {
##     # Create new constant source
##     ad_ip_instance xlconstant $cell_name
##     set cell [get_bd_cells -quiet $cell_name]
##     set_property CONFIG.CONST_WIDTH $width $cell
##     set_property CONFIG.CONST_VAL $value $cell
##   }
## 
##   return $cell
## }
## proc ad_connect_int_width {obj} {
##   if {$obj eq ""} {
##     error "ERROR: ad_connect_int_width: No object provided."
##   }
## 
##   set classname [get_property -quiet CLASS $obj]
##   if {$classname eq ""} {
##     error "ERROR: ad_connect_int_width: Cannot determine width of class-less object: $obj"
##   }
##   if {[string first intf $classname] != -1} {
##     error "ERROR: ad_connect_int_width: Cannot determine width of interface object: $obj ($classname)"
##   }
## 
##   if {([get_property -quiet LEFT $obj] eq "") || ([get_property -quiet RIGHT $obj] eq "")} {
##     return 1
##   }
## 
##   set left [get_property LEFT $obj]
##   set right [get_property RIGHT $obj]
## 
##   set high [::math::max $left $right]
##   set low [::math::min $left $right]
## 
##   return [expr {1 + $high - $low}]
## }
## proc ad_connect {name_a name_b} {
##   set type_a [ad_connect_int_class $name_a]
##   set type_b [ad_connect_int_class $name_b]
## 
##   set obj_a [ad_connect_type $name_a]
##   set obj_b [ad_connect_type $name_b]
## 
##   if {!([string first intf $type_a]+1) != !([string first intf $type_b]+1)} {
##     error "ERROR: ad_connect: Cannot connect non-interface to interface: $name_a ($type_a) <-/-> $name_b ($type_b)"
##   }
## 
##   switch $type_a,$type_b {
##     newnet,newnet {
##       error "ERROR: ad_connect: Cannot create connection between two new nets: $name_a <-/-> $name_b"
##     }
##     const,const {
##       error "ERROR: ad_connect: Cannot connect constant to constant: $name_a <-/-> $name_b"
##     }
##     bd_net,bd_net -
##     bd_intf_net,bd_intf_net {
##       error "ERROR: ad_connect: Cannot connect (intf) net to (intf) net: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##     bd_net,newnet -
##     newnet,bd_net {
##       error "ERROR: ad_connect: Cannot connect existing net to new net: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##     const,newnet -
##     newnet,const {
##       error "ERROR: ad_connect: Cannot connect new network to constant, instead you should connect to the constant directly: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
## 
##     bd_pin,bd_pin {
##       connect_bd_net $obj_a $obj_b
##       puts "connect_bd_net $obj_a $obj_b"
##       return
##     }
##     bd_net,bd_pin {
##       connect_bd_net -net $obj_a $obj_b
##       puts "connect_bd_net -net $obj_a $obj_b"
##       return
##     }
##     bd_pin,bd_net {
##       connect_bd_net -net $obj_b $obj_a
##       puts "connect_bd_net -net $obj_b $obj_a"
##       return
##     }
##     bd_pin,newnet {
##       connect_bd_net -net $name_b $obj_a
##       puts "connect_bd_net -net $name_b $obj_a"
##       return
##     }
##     newnet,bd_pin {
##       connect_bd_net -net $name_a $obj_b
##       puts "connect_bd_net -net $name_a $obj_b"
##       return
##     }
##     bd_intf_pin,bd_intf_pin {
##       connect_bd_intf_net $obj_a $obj_b
##       puts "connect_bd_intf_net $obj_a $obj_b"
##       return
##     }
##     const,bd_pin -
##     const,bd_net {
##       # Handled after the switch statement
##     }
##     bd_net,const -
##     bd_pin,const {
##       # Swap vars
##       set tmp $obj_a
##       set obj_a $obj_b
##       set obj_b $tmp
##       set tmp $name_a
##       set name_a $name_b
##       set name_b $tmp
##       # Handled after the switch statement
##     }
##     default {
##       error "ERROR: ad_connect: Cannot connect, case unhandled: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##   }
## 
##   # Continue working on nets that connect to constant. obj_b is the net/pin
##   set width [ad_connect_int_width $obj_b]
##   set cell [ad_connect_int_get_const $name_a $width]
##   connect_bd_net [get_bd_pin $cell/dout] $obj_b
##   puts "connect_bd_net [get_bd_pin $cell/dout] $obj_b"
## }
## proc ad_disconnect {p_name_1 p_name_2} {
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     disconnect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_port"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## }
## proc ad_xcvrcon {u_xcvr a_xcvr a_jesd {lane_map {}} {link_clk {}} {device_clk {}} {num_of_max_lanes -1} {partial_lane_map {}} {connect_empty_lanes 1}} {
## 
##   global xcvr_index
##   global xcvr_tx_index
##   global xcvr_rx_index
##   global xcvr_instance
## 
##   set qpll_enable [get_property CONFIG.QPLL_ENABLE [get_bd_cells $a_xcvr]]
##   set tx_or_rx_n [get_property CONFIG.TX_OR_RX_N [get_bd_cells $a_xcvr]]
## 
##   set xcvr_type [get_property CONFIG.XCVR_TYPE [get_bd_cells $u_xcvr]]
## 
##   set link_mode_u [get_property CONFIG.LINK_MODE [get_bd_cells $u_xcvr]]
##   set link_mode_a [get_property CONFIG.LINK_MODE [get_bd_cells $a_xcvr]]
## 
##   if {$link_mode_u != $link_mode_a} {
##      puts "CRITICAL WARNING: LINK_MODE parameter mismatch between $u_xcvr ($link_mode_u) and $a_xcvr ($link_mode_a)"
##   }
##   set link_mode $link_mode_u
## 
##   set jesd204_bd_type [get_property TYPE [get_bd_cells $a_jesd]]
## 
##   if {$jesd204_bd_type == "hier"} {
##     set jesd204_type 0
##   } else {
##     set jesd204_type 1
##   }
## 
##   if {$xcvr_instance ne $u_xcvr} {
##     set xcvr_index [expr ($xcvr_index + 1)]
##     set xcvr_tx_index 0
##     set xcvr_rx_index 0
##     set xcvr_instance $u_xcvr
##   }
## 
##   set txrx "rx"
##   set data_dir "I"
##   set ctrl_dir "O"
##   set index $xcvr_rx_index
## 
##   if {$tx_or_rx_n == 1} {
## 
##     set txrx "tx"
##     set data_dir "O"
##     set ctrl_dir "I"
##     set index $xcvr_tx_index
##   }
## 
##   set m_sysref ${txrx}_sysref_${index}
##   set m_sync ${txrx}_sync_${index}
##   set m_data ${txrx}_data
## 
##   if {$xcvr_index >= 1} {
## 
##     set m_sysref ${txrx}_sysref_${xcvr_index}_${index}
##     set m_sync ${txrx}_sync_${xcvr_index}_${index}
##     set m_data ${txrx}_data_${xcvr_index}
##   }
## 
##   if {$jesd204_type == 0} {
##     set num_of_links [get_property CONFIG.NUM_LINKS [get_bd_cells $a_jesd/$txrx]]
##   } else {
##     set num_of_links 1
##   }
## 
##   set no_of_lanes [get_property CONFIG.NUM_LANES [get_bd_cells $a_jesd/$txrx]]
##   set max_no_of_lanes $no_of_lanes
## 
##   if {$num_of_max_lanes != -1} {
##     set max_no_of_lanes $num_of_max_lanes
##   }
##   create_bd_port -dir I $m_sysref
##   create_bd_port -from [expr $num_of_links - 1] -to 0 -dir ${ctrl_dir} $m_sync
## 
##   set use_2x_clk 0
##   if {$link_clk == {}} {
##     # For 204C modes on GTH a 2x clock is required to drive the PCS
##     # In such case set the xcvr out clock to be the double of the lane rate/66(40)
##     # and use the secondary div2 clock output for the link clock
##     if {$link_mode == 2 && ($xcvr_type == 5 || $xcvr_type == 8)} {
##       set link_clk ${u_xcvr}/${txrx}_out_clk_div2_${index}
##       set link_clk_2x ${u_xcvr}/${txrx}_out_clk_${index}
##       set use_2x_clk 1
##     } else {
##       if {$partial_lane_map != {}} {
##         set cur_index [lindex $partial_lane_map $index]
##         set link_clk ${u_xcvr}/${txrx}_out_clk_${cur_index}
##       } else {
##         set link_clk ${u_xcvr}/${txrx}_out_clk_${index}
##       }
##     }
##     set rst_gen [regsub -all "/" ${a_jesd}_rstgen "_"]
##     set create_rst_gen 1
##   } else {
##     set rst_gen ${link_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {$device_clk == {}} {
##     set device_clk $link_clk
##   } else {
##     set rst_gen ${device_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {${create_rst_gen}} {
##     ad_ip_instance proc_sys_reset ${rst_gen}
##     ad_connect ${device_clk} ${rst_gen}/slowest_sync_clk
##     ad_connect sys_cpu_resetn ${rst_gen}/ext_reset_in
##   }
## 
##   if {$partial_lane_map != {}} {
##     for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##       set phys_lane [lindex $partial_lane_map $n]
## 
##       if {$phys_lane != {}} {
##         if {$jesd204_type == 0} {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##         } else {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##         }
##       }
## 
##       if {$tx_or_rx_n == 0} {
##         if {$jesd204_type == 0} {
##           if {$link_mode == 1} {
##             ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##           }
##         } else {
##           ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${phys_lane}
##         }
##       }
##     }
##     if {$connect_empty_lanes == 1} {
##       for {set n 0} {$n < $max_no_of_lanes} {incr n} {
## 
##         set m [expr ($n + $index)]
## 
##         if {$lane_map != {}} {
##           set phys_lane [lindex $lane_map $n]
##         } else {
##           set phys_lane $m
##         }
## 
##         if {$tx_or_rx_n == 0} {
##           ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${phys_lane}
##         }
## 
##         if {(($n%4) == 0) && ($qpll_enable == 1)} {
##           ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${m}
##         }
##         ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane}
##         ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
##         if {$use_2x_clk == 1} {
##           ad_connect  ${link_clk_2x} ${u_xcvr}/${txrx}_clk_2x_${phys_lane}
##         }
## 
##         create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##         create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##         ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##         ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##       }
##     } else {
##       ## Do nothing, the connections will be done manually
##     }
## 
##   } else {
##     for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##       set m [expr ($n + $index)]
##       if {$lane_map != {}} {
##         set phys_lane [lindex $lane_map $n]
##       } else {
##         set phys_lane $m
##       }
## 
##       if {$tx_or_rx_n == 0} {
##         ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${phys_lane}
##         if {$jesd204_type == 0} {
##           if {$link_mode == 1} {
##             ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##           }
##         } else {
##           ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${phys_lane}
##         }
##       }
## 
##       if {(($n%4) == 0) && ($qpll_enable == 1)} {
##         ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${m}
##       }
##       ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane}
##       ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
##       if {$use_2x_clk == 1} {
##         ad_connect  ${link_clk_2x} ${u_xcvr}/${txrx}_clk_2x_${phys_lane}
##       }
##       if {$phys_lane != {}} {
##         if {$jesd204_type == 0} {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##         } else {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##         }
##       }
## 
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##       ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##       ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##     }
## 
##     for {set n $no_of_lanes} {$n < $max_no_of_lanes} {incr n} {
## 
##       set m [expr ($n + $index)]
## 
##       if {$lane_map != {}} {
##         set phys_lane [lindex $lane_map $n]
##       } else {
##         set phys_lane $m
##       }
## 
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##       ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##       ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##       ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
## 
##       if {$tx_or_rx_n == 0} {
##         if {$jesd204_type == 0} {
##           if {$link_mode == 1} {
## 	    ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##           }
## 	}
##       }
##     }
##   }
## 
##   if {$jesd204_type == 0} {
##     ad_connect  ${a_jesd}/sysref $m_sysref
##     if {$link_mode == 1} {
##       ad_connect  ${a_jesd}/sync $m_sync
##     }
##     ad_connect  ${device_clk} ${a_jesd}/device_clk
##     ad_connect  ${link_clk} ${a_jesd}/link_clk
##   } else {
##     ad_connect  ${a_jesd}/${txrx}_sysref $m_sysref
##     ad_connect  ${a_jesd}/${txrx}_sync $m_sync
##     ad_connect  ${device_clk} ${a_jesd}/${txrx}_core_clk
##     ad_connect  ${a_xcvr}/up_status ${a_jesd}/${txrx}_reset_done
##     ad_connect  ${rst_gen}/peripheral_reset ${a_jesd}/${txrx}_reset
##   }
## 
##   if {$tx_or_rx_n == 0} {
##     set xcvr_rx_index [expr ($xcvr_rx_index + $max_no_of_lanes)]
##   }
## 
##   if {$tx_or_rx_n == 1} {
##     set xcvr_tx_index [expr ($xcvr_tx_index + $max_no_of_lanes)]
##   }
## }
## proc ad_xcvrpll {m_src m_dst} {
## 
##   foreach p_dst [get_bd_pins -quiet $m_dst] {
##     connect_bd_net [ad_connect_type $m_src] $p_dst
##   }
## }
## proc ad_mem_hpc0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HPC0" $p_clk $p_name}
## }
## proc ad_mem_hpc1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HPC1" $p_clk $p_name}
## }
## proc ad_mem_hp0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP0")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP1")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp2_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP2")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp3_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP3")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hpx_interconnect {p_sel p_clk p_name} {
## 
##   global sys_zynq
##   global sys_ddr_addr_seg
##   global sys_hpc0_interconnect_index
##   global sys_hpc1_interconnect_index
##   global sys_hp0_interconnect_index
##   global sys_hp1_interconnect_index
##   global sys_hp2_interconnect_index
##   global sys_hp3_interconnect_index
##   global sys_mem_interconnect_index
##   global sys_mem_clk_index
## 
##   set p_name_int $p_name
##   set p_clk_source [get_bd_pins -filter {DIR == O} -of_objects [get_bd_nets $p_clk]]
## 
##   if {$p_sel eq "SIM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance smartconnect axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells ddr_axi_vip]]
##   }
## 
##   if {$p_sel eq "MEM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance smartconnect axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl] -filter "USAGE == memory"]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 1)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP0
##       set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 1)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP1
##       set_property CONFIG.PCW_USE_S_AXI_HP1 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 1)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP2
##       set_property CONFIG.PCW_USE_S_AXI_HP2 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 1)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP3
##       set_property CONFIG.PCW_USE_S_AXI_HP3 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HPC0") && ($sys_zynq == 2)} {
##     if {$sys_hpc0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HPC0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP0 {1} [get_bd_cells sys_ps8]
##       set_property CONFIG.PSU__AFI0_COHERENCY {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hpc0_interconnect
##     }
##     set m_interconnect_index $sys_hpc0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hpc0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP0/HPC0_DDR_*]
##   }
## 
##   if {($p_sel eq "HPC1") && ($sys_zynq == 2)} {
##     if {$sys_hpc1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HPC1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP1 {1} [get_bd_cells sys_ps8]
##       set_property CONFIG.PSU__AFI1_COHERENCY {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hpc1_interconnect
##     }
##     set m_interconnect_index $sys_hpc1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hpc1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP1/HPC1_DDR_*]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 2)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP2 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP2/HP0_DDR_*]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 2)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP3 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP3/HP1_DDR_*]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 2)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP2_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP4 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP4/HP2_DDR_*]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 2)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP3_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP5 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP5/HP3_DDR_*]
##   }
## 
##   if {$p_sel eq "NOC"} {
##     set m_interconnect_index [get_property CONFIG.NUM_SI [get_bd_cells axi_noc_0]]
##     set m_interconnect_cell [get_bd_cells axi_noc_0]
##     set m_addr_seg [get_bd_addr_segs  axi_noc_0/S[format "%02s" [expr $m_interconnect_index +1]]_AXI/C0_DDR_LOW0]
##     set sys_mem_clk_index [expr [get_property CONFIG.NUM_CLKS [get_bd_cells axi_noc_0]]-1]
##   }
## 
##   set i_str "S$m_interconnect_index"
##   if {$m_interconnect_index < 10} {
##     set i_str "S0$m_interconnect_index"
##   }
## 
##   set m_interconnect_index [expr $m_interconnect_index + 1]
## 
##   set p_intf_name [lrange [split $p_name_int "/"] end end]
##   set p_cell_name [lrange [split $p_name_int "/"] 0 0]
##   set p_intf_clock [get_bd_pins -filter "TYPE == clk && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_cell_name]]
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne "" ||
##       $p_intf_clock eq $p_clk_source} {
##     set p_intf_clock ""
##   }
## 
##   regsub clk $p_clk resetn p_rst
##   if {[get_bd_nets -quiet $p_rst] eq ""} {
##     set p_rst sys_cpu_resetn
##   }
## 
##   if {$m_interconnect_index == 0} {
##     set_property CONFIG.NUM_MI 1 $m_interconnect_cell
##     set_property CONFIG.NUM_SI 1 $m_interconnect_cell
##     ad_connect $p_rst $m_interconnect_cell/ARESETN
##     ad_connect $p_clk $m_interconnect_cell/ACLK
##     ad_connect $m_interconnect_cell/M00_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##   } else {
## 
##     set_property CONFIG.NUM_SI $m_interconnect_index $m_interconnect_cell
##     set clk_index [lsearch [get_bd_nets -of_object [get_bd_pins $m_interconnect_cell/ACLK*]] [get_bd_nets $p_clk]]
##     if { $clk_index == -1 } {
##         incr sys_mem_clk_index
##         set_property CONFIG.NUM_CLKS [expr $sys_mem_clk_index +1] $m_interconnect_cell
##         ad_connect $p_clk $m_interconnect_cell/ACLK$sys_mem_clk_index
##         set asocc_clk_pin  $m_interconnect_cell/ACLK$sys_mem_clk_index
##     } else {
##       set asocc_clk_pin [lindex [get_bd_pins $m_interconnect_cell/ACLK*] $clk_index]
##     }
##     ad_connect $m_interconnect_cell/${i_str}_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
## 
##     if {$p_sel eq "NOC"} {
##       set_property -dict [list CONFIG.CONNECTIONS {MC_0 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} }] [get_bd_intf_pins /axi_noc_0/${i_str}_AXI]
##       # Add the new bus as associated to the clock pin, append new if other exists
##       set clk_asoc_port [get_property CONFIG.ASSOCIATED_BUSIF [get_bd_pins $asocc_clk_pin]]
##       if {$clk_asoc_port != {}} {
##        set clk_asoc_port ${clk_asoc_port}:
##       }
##       set_property -dict [list CONFIG.ASSOCIATED_BUSIF ${clk_asoc_port}${i_str}_AXI] [get_bd_pins $asocc_clk_pin]
##     }
## 
##     set mem_mapped ""
##     if {$p_sel eq "MEM"} {
##       # Search a DDR segment that is at least 16MB
##       set mem_mapped [get_bd_addr_segs -of [get_bd_addr_spaces -of  [get_bd_intf_pins -filter {NAME=~ *DLMB*} -of [get_bd_cells /sys_mb]]] -regexp -filter {NAME=~ ".*ddr.*" && RANGE=~".*0{6}$"}]
##     }
##     if {$p_sel eq "SIM"} {
##       set mem_mapped [get_bd_addr_segs -of [get_bd_addr_spaces -of  [get_bd_intf_pins -filter {NAME=~ *M_AXI*} -of [get_bd_cells /mng_axi_vip]]] -filter {NAME=~ *DDR* || NAME=~ *ddr*}]
##     }
## 
##     if {$mem_mapped eq ""} {
##       assign_bd_address $m_addr_seg
##     } else {
##       assign_bd_address -offset [get_property OFFSET $mem_mapped] \
##                         -range  [get_property RANGE $mem_mapped] $m_addr_seg
##     }
##   }
## 
##   if {$p_sel eq "SIM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "MEM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HPC0"} {set sys_hpc0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HPC1"} {set sys_hpc1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP0"} {set sys_hp0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP1"} {set sys_hp1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP2"} {set sys_hp2_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP3"} {set sys_hp3_interconnect_index $m_interconnect_index}
## 
## }
## proc ad_cpu_interconnect {p_address p_name {p_intf_name {}}} {
## 
##   global sys_zynq
##   global sys_cpu_interconnect_index
## 
##   set i_str "M$sys_cpu_interconnect_index"
##   if {$sys_cpu_interconnect_index < 10} {
##     set i_str "M0$sys_cpu_interconnect_index"
##   }
## 
##   set use_smart_connect 1
##   # SmartConnect has higher resource utilization and worse timing closure on older families
##   if {$sys_zynq == 1} {
##     set use_smart_connect 0
##   }
## 
##   if {$sys_cpu_interconnect_index == 0} {
## 
##     if {$use_smart_connect == 1} {
##       ad_ip_instance smartconnect axi_cpu_interconnect [ list \
##         NUM_MI 1 \
##         NUM_SI 1 \
##       ]
##       ad_connect sys_cpu_clk axi_cpu_interconnect/aclk
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/aresetn
##     } else {
##       ad_ip_instance axi_interconnect axi_cpu_interconnect
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##     }
## 
##     if {$sys_zynq == 3} {
##       ad_connect sys_cpu_clk sys_cips/m_axi_fpd_aclk
##       ad_connect axi_cpu_interconnect/S00_AXI sys_cips/M_AXI_FPD
##     }
##     if {$sys_zynq == 2} {
##       ad_connect sys_cpu_clk sys_ps8/maxihpm0_lpd_aclk
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps8/M_AXI_HPM0_LPD
##     }
##     if {$sys_zynq == 1} {
##       ad_connect sys_cpu_clk sys_ps7/M_AXI_GP0_ACLK
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps7/M_AXI_GP0
##     }
##     if {$sys_zynq == 0} {
##       ad_connect axi_cpu_interconnect/S00_AXI sys_mb/M_AXI_DP
##     }
##     if {$sys_zynq == -1} {
##       ad_connect axi_cpu_interconnect/S00_AXI mng_axi_vip/M_AXI
##     }
##   }
## 
##   if {$sys_zynq == 3} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces /sys_cips/M_AXI_FPD]
##   }
##   if {$sys_zynq == 2} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps8/Data]
##   }
##   if {$sys_zynq == 1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps7/Data]
##   }
##   if {$sys_zynq == 0} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_mb/Data]
##   }
##   if {$sys_zynq == -1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces mng_axi_vip/Master_AXI]
##   }
## 
##   set sys_cpu_interconnect_index [expr $sys_cpu_interconnect_index + 1]
## 
## 
##   set p_cell [get_bd_cells $p_name]
##   set p_intf [get_bd_intf_pins -filter \
##     "MODE == Slave && VLNV == xilinx.com:interface:aximm_rtl:1.0 && NAME =~ *$p_intf_name*"\
##     -of_objects $p_cell]
## 
##   set p_hier_cell $p_cell
##   set p_hier_intf $p_intf
## 
##   while {$p_hier_intf != "" && [get_property TYPE $p_hier_cell] == "hier"} {
##     set p_hier_intf [find_bd_objs -boundary_type lower \
##       -relation connected_to $p_hier_intf]
##     if {$p_hier_intf != {}} {
##       set p_hier_cell [get_bd_cells -of_objects $p_hier_intf]
##     } else {
##       set p_hier_cell {}
##     }
##   }
## 
##   set p_intf_clock ""
##   set p_intf_reset ""
## 
##   if {$p_hier_cell != {}} {
##     set p_intf_name [lrange [split $p_hier_intf "/"] end end]
## 
##     set p_intf_clock [get_bd_pins -filter "TYPE == clk && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##       -quiet -of_objects $p_hier_cell]
##     set p_intf_reset [get_bd_pins -filter "TYPE == rst && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* ||
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##        -quiet -of_objects $p_hier_cell]
## 
##     if {($p_intf_clock ne "") && ($p_intf_reset eq "")} {
##       set p_intf_reset [get_property CONFIG.ASSOCIATED_RESET [get_bd_pins ${p_intf_clock}]]
##       if {$p_intf_reset ne ""} {
##         set p_intf_reset [get_bd_pins -filter "NAME == $p_intf_reset" -of_objects $p_hier_cell]
##       }
##     }
## 
##     # Trace back up
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_clock != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       puts $p_intf_clock
##       puts $p_hier_cell2
##       set p_intf_clock [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_clock]
##       if {$p_intf_clock != {}} {
##         set p_intf_clock [get_bd_pins [get_property PATH $p_intf_clock]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_clock]
##       }
##     }
## 
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_reset != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       set p_intf_reset [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_reset]
##       if {$p_intf_reset != {}} {
##         set p_intf_reset [get_bd_pins [get_property PATH $p_intf_reset]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_reset]
##       }
##     }
##   }
## 
## 
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne ""} {
##     set p_intf_clock ""
##   }
##   if {$p_intf_reset ne ""} {
##     if {[find_bd_objs -quiet -relation connected_to $p_intf_reset] ne ""} {
##       set p_intf_reset ""
##     }
##   }
## 
##   set_property CONFIG.NUM_MI $sys_cpu_interconnect_index [get_bd_cells axi_cpu_interconnect]
## 
##   if {$use_smart_connect == 0} {
##     ad_connect sys_cpu_clk axi_cpu_interconnect/${i_str}_ACLK
##     ad_connect sys_cpu_resetn axi_cpu_interconnect/${i_str}_ARESETN
##   }
##   if {$p_intf_clock ne ""} {
##     ad_connect sys_cpu_clk ${p_intf_clock}
##   }
##   if {$p_intf_reset ne ""} {
##     ad_connect sys_cpu_resetn ${p_intf_reset}
##   }
##   ad_connect axi_cpu_interconnect/${i_str}_AXI ${p_intf}
## 
##   set p_seg [get_bd_addr_segs -of [get_bd_addr_spaces -of [get_bd_intf_pins -filter "NAME=~ *${p_intf_name}*" -of $p_hier_cell]]]
##   set p_index 0
##   foreach p_seg_name $p_seg {
##     if {$p_index == 0} {
##       set p_seg_range [get_property range $p_seg_name]
##       if {$p_seg_range < 0x1000} {
##         set p_seg_range 0x1000
##       }
##       if {$sys_zynq == 3} {
##         if {($p_address >= 0x44000000) && ($p_address <= 0x4fffffff)} {
##           # place axi peripherics in A400_0000-AFFF_FFFF range
##           set p_address [expr ($p_address + 0x60000000)]
##         } elseif {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           # place axi peripherics in B000_0000-BFFF_FFFF range
##           set p_address [expr ($p_address + 0x40000000)]
##         } else {
##           error "ERROR: ad_cpu_interconnect : Cannot map ($p_address) to aperture, \
##                 Addess out of range 0x4400_0000 - 0X4FFF_FFFF; 0x7000_0000 - 0X7FFF_FFFF !"
##         }
##       }
##       if {$sys_zynq == 2} {
##         if {($p_address >= 0x40000000) && ($p_address <= 0x4fffffff)} {
##           set p_address [expr ($p_address + 0x40000000)]
##         }
##         if {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           set p_address [expr ($p_address + 0x20000000)]
##         }
##       }
##       create_bd_addr_seg -range $p_seg_range \
##         -offset $p_address $sys_addr_cntrl_space \
##         $p_seg_name "SEG_data_${p_name}"
##     } else {
##       assign_bd_address $p_seg_name
##     }
##     incr p_index
##   }
## }
## proc ad_cpu_interrupt {p_ps_index p_mb_index p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq <= 0} {set p_index_int $p_mb_index}
##   if {$sys_zynq >= 1} {set p_index_int $p_ps_index}
## 
##   set p_index [regsub -all {[^0-9]} $p_index_int ""]
##   set m_index [expr ($p_index - 8)]
## 
##   if {$sys_zynq == 3} {
##    if {$p_index < 0 || $p_index > 15} {
##       error "ERROR: ad_cpu_interrupt : Interrupt index ($p_index) out of range 0-15 "
##     }
##     ad_connect $p_name sys_cips/pl_ps_irq$p_index
##   }
## 
##   if {($sys_zynq == 2) && ($p_index <= 7)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_0/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc_0/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_0/In$p_index $p_name
##   }
## 
##   if {($sys_zynq == 2) && ($p_index >= 8)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_1/In$m_index]]
##     set p_pin [get_bd_pins sys_concat_intc_1/In$m_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_1/In$m_index $p_name
##   }
## 
##   if {$sys_zynq <= 1} {
## 
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc/In$p_index $p_name
##   }
## }
# adi_project daq2_zc706 0 [list \
#   RX_JESD_M    [get_env_param RX_JESD_M    2 ] \
#   RX_JESD_L    [get_env_param RX_JESD_L    4 ] \
#   RX_JESD_S    [get_env_param RX_JESD_S    1 ] \
#   TX_JESD_M    [get_env_param TX_JESD_M    2 ] \
#   TX_JESD_L    [get_env_param TX_JESD_L    4 ] \
#   TX_JESD_S    [get_env_param TX_JESD_S    1 ] \
# ]
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/boards/board_files/deprecated/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/boards/board_files/deprecated/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/boards/board_files/deprecated/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/boards/board_files/deprecated/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/boards/board_files/deprecated/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/library'.
## set_msg_config -id {Vivado 12-1790} -string "Evaluation features should NOT be used in production systems." -new_severity WARNING
## set_msg_config -id {BD 41-1343} -new_severity WARNING
## set_msg_config -id {BD 41-1306} -new_severity WARNING
## set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity ERROR
## set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
## set_msg_config -id {IP_Flow 19-4623} -new_severity INFO
## set_msg_config -id {IP_Flow 19-459} -new_severity INFO
## set_msg_config -id {Synth 8-3331} -new_severity INFO
## set_msg_config -id {Synth 8-2490} -new_severity WARNING
## set_msg_config -id {Designutils 20-3303} -string "HDPYFinalizeIO" -new_severity INFO
## set_msg_config -id {Place 30-73} -string "axi_spi" -new_severity WARNING
## set_msg_config -string "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY" -new_severity WARNING
Wrote  : </home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/system.bd> 
## set adc_offload_type 1                              ;
## set adc_offload_size [expr 1 * 1024 * 1024 * 1024]  ;
## set dac_offload_type 0                              ;
## set dac_offload_size [expr 1 * 1024 * 1024]         ;
## set plddr_offload_axi_data_width 512
## source $ad_hdl_dir/projects/scripts/adi_pd.tcl
### proc stringtohex {str blocksize} {
### 
###   binary scan $str H* hex;
###   return [format %0-[expr $blocksize * 2]s $hex];
### }
### proc checksum8bit {hex} {
### 
###   set byte {};
###   set chks 0;
###   for {set i 0} {$i < [string length $hex]} {incr i} {
###     if { ($i+1) % 2 == 0} {
###       append byte [string index $hex $i];
###       set chks [expr $chks + "0x$byte"];
###     } else {
###       set byte [string index $hex $i];
###       }
###   };
###   return [format %0.2x [expr 255 - [expr "0x[string range [format %0.2x $chks] [expr [string length [format %0.2x $chks]] -2] [expr [string length [format %0.2x $chks]] -1]]"] +1]];
### }
### proc hexstr_flip {str} {
### 
###   set line {};
###   set fstr {};
###   set byte {};
###   for {set i 0} {$i < [string length $str]} {incr i} {
###     if {[expr ($i+1) % 8] == 0} {
###       append line [string index $str $i];
###       set line_d $line;
###       set fline {};
###       for {set j 0} {$j < [string length $line]} {incr j} {
###         if {[expr ($j+1) % 2] == 0} {
###           append fline [rev_by_string [append byte [string index $line $j]]];
###         } else {
###           set byte [string index $line $j];
###         }
###       };
###       append fstr [rev_by_string $fline];
###       set line {};
###     } else {
###       append line [string index $str $i];
###     }
###   };
###   return $fstr;
### }
### proc rev_by_string {str} {
### 
###   set rev "";
###   set length [string length $str];
###   for {set i 0} {$i < $length} {incr i} {
###     set rev "[string index $str $i]$rev";
###   };
###   return $rev;
### }
### proc sysid_gen_sys_init_file {{custom_string {}}} {
### 
###   global project_name;
###   if {[info exists project_name]} {
###     puts "project_name: $project_name";
###   } else {
###     set project_name [current_project];
###     puts "project_name: $project_name";
###   }
### 
###   if {[catch {exec git rev-parse HEAD} gitsha_string] != 0} {
###     set gitsha_string 0;
###   }
###   set gitsha_hex [hexstr_flip [stringtohex $gitsha_string 44]];
###   puts "gitsha_string: $gitsha_string";
###   puts "gitsha_hex: $gitsha_hex";
### 
###   set git_clean_string "f";
###   if {$gitsha_string != 0} {
###     if {[catch {exec git status} gitstat_string] == 0} {
###       if [expr [string match *modified* $gitstat_string] == 0] {
###         set git_clean_string "t";
###       }
###     }
###     if {[catch {exec git branch --no-color} gitbranch_string] != 0} {
###       set gitbranch_string "";
###     } else {
###       set gitbranch_string [lindex $gitbranch_string [expr [lsearch -exact $gitbranch_string "*"] + 1]];
### 	}
###   } else {
###     set gitbranch_string "";
###   }
### 
###   set git_clean_hex [hexstr_flip [stringtohex $git_clean_string 4]];
###   puts "git_clean_string: $git_clean_string";
###   puts "git_clean_hex: $git_clean_hex";
### 
###   set git_branch_hex [hexstr_flip [stringtohex $gitbranch_string 28]];
###   puts "gitbranch_string: $gitbranch_string";
###   puts "git_branch_hex: $git_branch_hex";
### 
###   set vadj_check_string "vadj";
###   set vadj_check_hex [hexstr_flip [stringtohex $vadj_check_string 4]];
###   puts "vadj_check_string: $vadj_check_string";
###   puts "vadj_check_hex: $vadj_check_hex";
### 
###   set thetime [clock seconds];
###   set timedate_hex [hexstr_flip [stringtohex $thetime 12]];
###   puts "thetime: $thetime";
###   puts "timedate_hex: $timedate_hex";
### 
###   set verh_hex {};
###   set verh_size 448;
### 
###   append verh_hex $git_branch_hex $gitsha_hex $git_clean_hex $vadj_check_hex $timedate_hex;
###   append verh_hex "00000000" [checksum8bit $verh_hex] "000000";
### 
###   set verh_hex [format %0-[expr [expr $verh_size] * 8]s $verh_hex];
###   set table_size 16;
###   set comh_size [expr 8 * $table_size];
###   set comh_ver_hex "00000002";
### 
###   set boardname_string [lindex [split $project_name _] [expr [llength [split $project_name _]] - 1]];
###   set boardname_hex [hexstr_flip [stringtohex $boardname_string 32]];
### 
###   puts "boardname_string: $boardname_string";
###   puts "boardname_hex: $boardname_hex";
### 
###   set projname_string [string trimright [string trimright $project_name $boardname_string] _]
###   set projname_hex [hexstr_flip [stringtohex $projname_string 32]];
### 
###   puts "projname_string: $projname_string";
###   puts "projname_hex: $projname_hex";
### 
###   set custom_hex [hexstr_flip [stringtohex $custom_string 64]];
### 
###   puts "custom_string: $custom_string";
###   puts "custom_hex: $custom_hex";
### 
###   set pr_offset "00000000";
### 
###   set comh_hex {};
###   append comh_hex $comh_ver_hex;
### 
###   set offset $table_size;
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $table_size + $verh_size];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $offset + [expr [string length $projname_hex] / 8]];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $offset + [expr [string length $boardname_hex] / 8]];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset $pr_offset;
###   append comh_hex [format %08s $offset];
### 
###   set comh_hex [format %0-[expr [expr $table_size - 2] * 8]s $comh_hex];
###   append comh_hex "00000000" [checksum8bit $comh_hex] "000000";
### 
###   set sys_mem_hex [format %0-[expr 512 * 8]s [concat $comh_hex$verh_hex$projname_hex$boardname_hex$custom_hex]];
### 
###   if {[info exists ::env(ADI_PROJECT_DIR)]} {
###     set mem_init_sys_file_path "$::env(ADI_PROJECT_DIR)mem_init_sys.txt";
###   } else {
###     set mem_init_sys_file_path "mem_init_sys.txt";
###   }
### 
###   set sys_mem_file [open $mem_init_sys_file_path "w"];
### 
###   for {set i 0} {$i < [string length $sys_mem_hex]} {incr i} {
###     if { ($i+1) % 8 == 0} {
###       puts $sys_mem_file [string index $sys_mem_hex $i];
###     } else {
###       puts -nonewline $sys_mem_file [string index $sys_mem_hex $i];
###     }
###   };
###   close $sys_mem_file;
### }
### proc sysid_gen_pr_init_file {custom_string} {
### 
###   set custom_hex [stringtohex $custom_string 64];
###   set pr_mem_file [open "mem_init_pr.txt" "w"];
###   for {set i 0} {$i < [string length $custom_hex]} {incr i} {
###     if { ($i+1) % 8 == 0} {
###       puts $pr_mem_file [string index $custom_hex $i];
###     } else {
###       puts -nonewline $pr_mem_file [string index $custom_hex $i];
###     }
###   };
###   close $pr_mem_file;
### }
## source $ad_hdl_dir/projects/common/zc706/zc706_system_bd.tcl
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_main
### create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 fixed_io
### create_bd_port -dir O spi0_csn_2_o
### create_bd_port -dir O spi0_csn_1_o
### create_bd_port -dir O spi0_csn_0_o
### create_bd_port -dir I spi0_csn_i
### create_bd_port -dir I spi0_clk_i
### create_bd_port -dir O spi0_clk_o
### create_bd_port -dir I spi0_sdo_i
### create_bd_port -dir O spi0_sdo_o
### create_bd_port -dir I spi0_sdi_i
### create_bd_port -dir O spi1_csn_2_o
### create_bd_port -dir O spi1_csn_1_o
### create_bd_port -dir O spi1_csn_0_o
### create_bd_port -dir I spi1_csn_i
### create_bd_port -dir I spi1_clk_i
### create_bd_port -dir O spi1_clk_o
### create_bd_port -dir I spi1_sdo_i
### create_bd_port -dir O spi1_sdo_o
### create_bd_port -dir I spi1_sdi_i
### create_bd_port -dir I -from 63 -to 0 gpio_i
### create_bd_port -dir O -from 63 -to 0 gpio_o
### create_bd_port -dir O -from 63 -to 0 gpio_t
### create_bd_port -dir O hdmi_out_clk
### create_bd_port -dir O hdmi_hsync
### create_bd_port -dir O hdmi_vsync
### create_bd_port -dir O hdmi_data_e
### create_bd_port -dir O -from 23 -to 0 hdmi_data
### create_bd_port -dir O spdif
### ad_ip_instance processing_system7 sys_ps7
### ad_ip_parameter sys_ps7 CONFIG.preset ZC706
### ad_ip_parameter sys_ps7 CONFIG.PCW_TTC0_PERIPHERAL_ENABLE 0
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_CLK1_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_RST1_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_CLK2_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_RST2_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ 100.0
### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ 200.0
### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_FABRIC_INTERRUPT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_IRQ_F2P_INTR 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_EMIO_GPIO_IO 64
### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_DMA0 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_IRQ_F2P_MODE REVERSE
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI0_PERIPHERAL_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI0_SPI0_IO EMIO
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI1_PERIPHERAL_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI1_SPI1_IO EMIO
### ad_ip_instance axi_iic axi_iic_main
### ad_ip_parameter axi_iic_main CONFIG.USE_BOARD_FLOW true
### ad_ip_parameter axi_iic_main CONFIG.IIC_BOARD_INTERFACE Custom
### ad_ip_instance xlconcat sys_concat_intc
### ad_ip_parameter sys_concat_intc CONFIG.NUM_PORTS 16
### ad_ip_instance proc_sys_reset sys_rstgen
### ad_ip_parameter sys_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance proc_sys_reset sys_200m_rstgen
### ad_ip_parameter sys_200m_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance axi_clkgen axi_hdmi_clkgen
### ad_ip_instance axi_hdmi_tx axi_hdmi_core
### ad_ip_parameter axi_hdmi_core CONFIG.INTERFACE 24_BIT
### ad_ip_instance axi_dmac axi_hdmi_dma
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_TYPE_SRC 0
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_TYPE_DEST 1
### ad_ip_parameter axi_hdmi_dma CONFIG.CYCLIC true
### ad_ip_parameter axi_hdmi_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_hdmi_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_2D_TRANSFER true
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_DATA_WIDTH_SRC 64
### ad_ip_instance clk_wiz sys_audio_clkgen
### ad_ip_parameter sys_audio_clkgen CONFIG.CLKOUT1_REQUESTED_OUT_FREQ 12.288
### ad_ip_parameter sys_audio_clkgen CONFIG.USE_LOCKED false
### ad_ip_parameter sys_audio_clkgen CONFIG.USE_RESET true
### ad_ip_parameter sys_audio_clkgen CONFIG.USE_PHASE_ALIGNMENT false
### ad_ip_parameter sys_audio_clkgen CONFIG.RESET_TYPE ACTIVE_LOW
### ad_ip_parameter sys_audio_clkgen CONFIG.PRIM_SOURCE No_buffer
### ad_ip_instance axi_spdif_tx axi_spdif_tx_core
### ad_ip_parameter axi_spdif_tx_core CONFIG.DMA_TYPE 1
### ad_ip_parameter axi_spdif_tx_core CONFIG.S_AXI_ADDRESS_WIDTH 16
### ad_connect  sys_cpu_clk sys_ps7/FCLK_CLK0
connect_bd_net -net sys_cpu_clk /sys_ps7/FCLK_CLK0
### ad_connect  sys_200m_clk sys_ps7/FCLK_CLK1
connect_bd_net -net sys_200m_clk /sys_ps7/FCLK_CLK1
### ad_connect  sys_cpu_reset sys_rstgen/peripheral_reset
connect_bd_net -net sys_cpu_reset /sys_rstgen/peripheral_reset
### ad_connect  sys_cpu_resetn sys_rstgen/peripheral_aresetn
connect_bd_net -net sys_cpu_resetn /sys_rstgen/peripheral_aresetn
### ad_connect  sys_cpu_clk sys_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_clk /sys_rstgen/slowest_sync_clk
### ad_connect  sys_rstgen/ext_reset_in sys_ps7/FCLK_RESET0_N
connect_bd_net /sys_rstgen/ext_reset_in /sys_ps7/FCLK_RESET0_N
### ad_connect  sys_200m_reset sys_200m_rstgen/peripheral_reset
connect_bd_net -net sys_200m_reset /sys_200m_rstgen/peripheral_reset
### ad_connect  sys_200m_resetn sys_200m_rstgen/peripheral_aresetn
connect_bd_net -net sys_200m_resetn /sys_200m_rstgen/peripheral_aresetn
### ad_connect  sys_200m_clk sys_200m_rstgen/slowest_sync_clk
connect_bd_net -net /sys_200m_clk /sys_200m_rstgen/slowest_sync_clk
### ad_connect  sys_200m_rstgen/ext_reset_in sys_ps7/FCLK_RESET1_N
connect_bd_net /sys_200m_rstgen/ext_reset_in /sys_ps7/FCLK_RESET1_N
### set sys_cpu_clk      [get_bd_nets sys_cpu_clk]
### set sys_dma_clk      [get_bd_nets sys_200m_clk]
### set sys_iodelay_clk  [get_bd_nets sys_200m_clk]
### set sys_cpu_reset         [get_bd_nets sys_cpu_reset]
### set sys_cpu_resetn        [get_bd_nets sys_cpu_resetn]
### set sys_dma_reset         [get_bd_nets sys_200m_reset]
### set sys_dma_resetn        [get_bd_nets sys_200m_resetn]
### set sys_iodelay_reset     [get_bd_nets sys_200m_reset]
### set sys_iodelay_resetn    [get_bd_nets sys_200m_resetn]
### ad_connect  ddr sys_ps7/DDR
connect_bd_intf_net /ddr /sys_ps7/DDR
### ad_connect  gpio_i sys_ps7/GPIO_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/GPIO_I> is being overridden by the user with net <gpio_i_1>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_i /sys_ps7/GPIO_I
### ad_connect  gpio_o sys_ps7/GPIO_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/GPIO_O> is being overridden by the user with net <sys_ps7_GPIO_O>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_o /sys_ps7/GPIO_O
### ad_connect  gpio_t sys_ps7/GPIO_T
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/GPIO_T> is being overridden by the user with net <sys_ps7_GPIO_T>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_t /sys_ps7/GPIO_T
### ad_connect  fixed_io sys_ps7/FIXED_IO
connect_bd_intf_net /fixed_io /sys_ps7/FIXED_IO
### ad_connect  iic_main axi_iic_main/iic
connect_bd_intf_net /iic_main /axi_iic_main/IIC
### ad_connect  sys_200m_clk axi_hdmi_clkgen/clk
connect_bd_net -net /sys_200m_clk /axi_hdmi_clkgen/clk
### ad_connect  spi0_csn_2_o sys_ps7/SPI0_SS2_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS2_O> is being overridden by the user with net <sys_ps7_SPI0_SS2_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_2_o /sys_ps7/SPI0_SS2_O
### ad_connect  spi0_csn_1_o sys_ps7/SPI0_SS1_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS1_O> is being overridden by the user with net <sys_ps7_SPI0_SS1_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_1_o /sys_ps7/SPI0_SS1_O
### ad_connect  spi0_csn_0_o sys_ps7/SPI0_SS_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS_O> is being overridden by the user with net <sys_ps7_SPI0_SS_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_0_o /sys_ps7/SPI0_SS_O
### ad_connect  spi0_csn_i sys_ps7/SPI0_SS_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS_I> is being overridden by the user with net <spi0_csn_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_i /sys_ps7/SPI0_SS_I
### ad_connect  spi0_clk_i sys_ps7/SPI0_SCLK_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SCLK_I> is being overridden by the user with net <spi0_clk_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_clk_i /sys_ps7/SPI0_SCLK_I
### ad_connect  spi0_clk_o sys_ps7/SPI0_SCLK_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SCLK_O> is being overridden by the user with net <sys_ps7_SPI0_SCLK_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_clk_o /sys_ps7/SPI0_SCLK_O
### ad_connect  spi0_sdo_i sys_ps7/SPI0_MOSI_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_MOSI_I> is being overridden by the user with net <spi0_sdo_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_sdo_i /sys_ps7/SPI0_MOSI_I
### ad_connect  spi0_sdo_o sys_ps7/SPI0_MOSI_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_MOSI_O> is being overridden by the user with net <sys_ps7_SPI0_MOSI_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_sdo_o /sys_ps7/SPI0_MOSI_O
### ad_connect  spi0_sdi_i sys_ps7/SPI0_MISO_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_MISO_I> is being overridden by the user with net <spi0_sdi_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_sdi_i /sys_ps7/SPI0_MISO_I
### ad_connect  spi1_csn_2_o sys_ps7/SPI1_SS2_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS2_O> is being overridden by the user with net <sys_ps7_SPI1_SS2_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_2_o /sys_ps7/SPI1_SS2_O
### ad_connect  spi1_csn_1_o sys_ps7/SPI1_SS1_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS1_O> is being overridden by the user with net <sys_ps7_SPI1_SS1_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_1_o /sys_ps7/SPI1_SS1_O
### ad_connect  spi1_csn_0_o sys_ps7/SPI1_SS_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS_O> is being overridden by the user with net <sys_ps7_SPI1_SS_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_0_o /sys_ps7/SPI1_SS_O
### ad_connect  spi1_csn_i sys_ps7/SPI1_SS_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS_I> is being overridden by the user with net <spi1_csn_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_i /sys_ps7/SPI1_SS_I
### ad_connect  spi1_clk_i sys_ps7/SPI1_SCLK_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SCLK_I> is being overridden by the user with net <spi1_clk_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_clk_i /sys_ps7/SPI1_SCLK_I
### ad_connect  spi1_clk_o sys_ps7/SPI1_SCLK_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SCLK_O> is being overridden by the user with net <sys_ps7_SPI1_SCLK_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_clk_o /sys_ps7/SPI1_SCLK_O
### ad_connect  spi1_sdo_i sys_ps7/SPI1_MOSI_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_MOSI_I> is being overridden by the user with net <spi1_sdo_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_sdo_i /sys_ps7/SPI1_MOSI_I
### ad_connect  spi1_sdo_o sys_ps7/SPI1_MOSI_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_MOSI_O> is being overridden by the user with net <sys_ps7_SPI1_MOSI_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_sdo_o /sys_ps7/SPI1_MOSI_O
### ad_connect  spi1_sdi_i sys_ps7/SPI1_MISO_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_MISO_I> is being overridden by the user with net <spi1_sdi_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_sdi_i /sys_ps7/SPI1_MISO_I
### ad_connect  sys_cpu_clk axi_hdmi_core/vdma_clk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_core/vdma_clk
### ad_connect  axi_hdmi_core/reference_clk axi_hdmi_clkgen/clk_0
connect_bd_net /axi_hdmi_core/reference_clk /axi_hdmi_clkgen/clk_0
### ad_connect  axi_hdmi_core/hdmi_out_clk hdmi_out_clk
connect_bd_net /axi_hdmi_core/hdmi_out_clk /hdmi_out_clk
### ad_connect  axi_hdmi_core/hdmi_24_hsync hdmi_hsync
connect_bd_net /axi_hdmi_core/hdmi_24_hsync /hdmi_hsync
### ad_connect  axi_hdmi_core/hdmi_24_vsync hdmi_vsync
connect_bd_net /axi_hdmi_core/hdmi_24_vsync /hdmi_vsync
### ad_connect  axi_hdmi_core/hdmi_24_data_e hdmi_data_e
connect_bd_net /axi_hdmi_core/hdmi_24_data_e /hdmi_data_e
### ad_connect  axi_hdmi_core/hdmi_24_data hdmi_data
connect_bd_net /axi_hdmi_core/hdmi_24_data /hdmi_data
### ad_connect  axi_hdmi_dma/m_axis axi_hdmi_core/s_axis
connect_bd_intf_net /axi_hdmi_dma/m_axis /axi_hdmi_core/s_axis
### ad_connect  sys_cpu_resetn axi_hdmi_dma/s_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_dma/s_axi_aresetn
### ad_connect  sys_cpu_resetn axi_hdmi_dma/m_src_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_dma/m_src_axi_aresetn
### ad_connect  sys_cpu_clk axi_hdmi_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/s_axi_aclk
### ad_connect  sys_cpu_clk axi_hdmi_dma/m_src_axi_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/m_src_axi_aclk
### ad_connect  sys_cpu_clk axi_hdmi_dma/m_axis_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/m_axis_aclk
### ad_connect  sys_cpu_clk axi_spdif_tx_core/DMA_REQ_ACLK
connect_bd_net -net /sys_cpu_clk /axi_spdif_tx_core/dma_req_aclk
### ad_connect  sys_cpu_clk sys_ps7/DMA0_ACLK
connect_bd_net -net /sys_cpu_clk /sys_ps7/DMA0_ACLK
### ad_connect  sys_cpu_resetn axi_spdif_tx_core/DMA_REQ_RSTN
connect_bd_net -net /sys_cpu_resetn /axi_spdif_tx_core/dma_req_rstn
### ad_connect  sys_ps7/DMA0_REQ axi_spdif_tx_core/DMA_REQ
connect_bd_intf_net /sys_ps7/DMA0_REQ /axi_spdif_tx_core/dma_req
### ad_connect  sys_ps7/DMA0_ACK axi_spdif_tx_core/DMA_ACK
connect_bd_intf_net /sys_ps7/DMA0_ACK /axi_spdif_tx_core/dma_ack
### ad_connect  sys_200m_clk sys_audio_clkgen/clk_in1
connect_bd_net -net /sys_200m_clk /sys_audio_clkgen/clk_in1
### ad_connect  sys_cpu_resetn sys_audio_clkgen/resetn
connect_bd_net -net /sys_cpu_resetn /sys_audio_clkgen/resetn
### ad_connect  sys_audio_clkgen/clk_out1 axi_spdif_tx_core/spdif_data_clk
connect_bd_net /sys_audio_clkgen/clk_out1 /axi_spdif_tx_core/spdif_data_clk
### ad_connect  spdif axi_spdif_tx_core/spdif_tx_o
connect_bd_net /spdif /axi_spdif_tx_core/spdif_tx_o
### ad_ip_instance axi_sysid axi_sysid_0
### ad_ip_instance sysid_rom rom_sys_0
### ad_connect  axi_sysid_0/rom_addr   	rom_sys_0/rom_addr
connect_bd_net /axi_sysid_0/rom_addr /rom_sys_0/rom_addr
### ad_connect  axi_sysid_0/sys_rom_data   	rom_sys_0/rom_data
connect_bd_net /axi_sysid_0/sys_rom_data /rom_sys_0/rom_data
### ad_connect  sys_cpu_clk                 rom_sys_0/clk
connect_bd_net -net /sys_cpu_clk /rom_sys_0/clk
### ad_connect  sys_concat_intc/dout sys_ps7/IRQ_F2P
connect_bd_net /sys_concat_intc/dout /sys_ps7/IRQ_F2P
### ad_connect  sys_concat_intc/In15 axi_hdmi_dma/irq
connect_bd_net /sys_concat_intc/In15 /axi_hdmi_dma/irq
### ad_connect  sys_concat_intc/In14 axi_iic_main/iic2intc_irpt
connect_bd_net /sys_concat_intc/In14 /axi_iic_main/iic2intc_irpt
### ad_connect  sys_concat_intc/In13 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In13
### ad_connect  sys_concat_intc/In12 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In12
### ad_connect  sys_concat_intc/In11 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In11
### ad_connect  sys_concat_intc/In10 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In10
### ad_connect  sys_concat_intc/In9 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In9
### ad_connect  sys_concat_intc/In8 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In8
### ad_connect  sys_concat_intc/In7 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In7
### ad_connect  sys_concat_intc/In6 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In6
### ad_connect  sys_concat_intc/In5 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In5
### ad_connect  sys_concat_intc/In4 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In4
### ad_connect  sys_concat_intc/In3 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In3
### ad_connect  sys_concat_intc/In2 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In2
### ad_connect  sys_concat_intc/In1 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In1
### ad_connect  sys_concat_intc/In0 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In0
### ad_cpu_interconnect 0x41600000 axi_iic_main
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/ACLK
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/S00_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/S00_ARESETN
connect_bd_net -net /sys_cpu_clk /sys_ps7/M_AXI_GP0_ACLK
connect_bd_intf_net /axi_cpu_interconnect/S00_AXI /sys_ps7/M_AXI_GP0
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M00_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_iic_main/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_iic_main/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M00_AXI /axi_iic_main/S_AXI
### ad_cpu_interconnect 0x45000000 axi_sysid_0
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M01_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M01_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_sysid_0/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_sysid_0/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M01_AXI /axi_sysid_0/s_axi
### ad_cpu_interconnect 0x79000000 axi_hdmi_clkgen
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M02_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M02_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hdmi_clkgen/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_clkgen/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M02_AXI /axi_hdmi_clkgen/s_axi
### ad_cpu_interconnect 0x43000000 axi_hdmi_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M03_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M03_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M03_AXI /axi_hdmi_dma/s_axi
### ad_cpu_interconnect 0x70e00000 axi_hdmi_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M04_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M04_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hdmi_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_core/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M04_AXI /axi_hdmi_core/s_axi
### ad_cpu_interconnect 0x75c00000 axi_spdif_tx_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M05_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M05_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_spdif_tx_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_spdif_tx_core/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M05_AXI /axi_spdif_tx_core/s_axi
### ad_mem_hp0_interconnect sys_cpu_clk sys_ps7/S_AXI_HP0
connect_bd_net -net /sys_cpu_resetn /axi_hp0_interconnect/aresetn
connect_bd_net -net /sys_cpu_clk /axi_hp0_interconnect/aclk
connect_bd_intf_net /axi_hp0_interconnect/M00_AXI /sys_ps7/S_AXI_HP0
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP0_ACLK
### ad_mem_hp0_interconnect sys_cpu_clk axi_hdmi_dma/m_src_axi
connect_bd_intf_net /axi_hp0_interconnect/S00_AXI /axi_hdmi_dma/m_src_axi
Slave segment '/sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_hdmi_dma/m_src_axi' at <0x0000_0000 [ 1G ]>.
## source ../common/daq2_bd.tcl
### source $ad_hdl_dir/library/jesd204/scripts/jesd204.tcl
#### proc adi_axi_jesd204_tx_create {ip_name num_lanes {num_links 1} {link_mode 1}} {
#### 
####   if {$num_lanes < 1 || $num_lanes > 32} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-32)"
####   }
#### 
####   if {$num_links < 1 || $num_links > 8} {
####     return -code 1 "ERROR: Invalid number of JESD204B links. (Supported range 1-8)"
####   }
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     ad_ip_instance axi_jesd204_tx "${ip_name}/tx_axi"
####     ad_ip_instance jesd204_tx "${ip_name}/tx"
#### 
####     ad_ip_parameter "${ip_name}/tx_axi" CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/tx_axi" CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/tx_axi" CONFIG.LINK_MODE $link_mode
####     ad_ip_parameter "${ip_name}/tx"     CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/tx"     CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/tx"     CONFIG.LINK_MODE $link_mode
#### 
####     ad_connect "${ip_name}/tx_axi/core_reset" "${ip_name}/tx/reset"
####     ad_connect "${ip_name}/tx_axi/device_reset" "${ip_name}/tx/device_reset"
####     if {$link_mode == 1} {ad_connect "${ip_name}/tx_axi/tx_ctrl" "${ip_name}/tx/tx_ctrl"}
####     ad_connect "${ip_name}/tx_axi/tx_cfg" "${ip_name}/tx/tx_cfg"
####     ad_connect "${ip_name}/tx/tx_event" "${ip_name}/tx_axi/tx_event"
####     ad_connect "${ip_name}/tx/tx_status" "${ip_name}/tx_axi/tx_status"
####     if {$link_mode == 1} {ad_connect "${ip_name}/tx/tx_ilas_config" "${ip_name}/tx_axi/tx_ilas_config"}
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
####     create_bd_pin -dir O -type intr "${ip_name}/irq"
#### 
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/tx_axi/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/tx_axi/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/tx_axi/s_axi"
####     ad_connect "${ip_name}/tx_axi/irq" "${ip_name}/irq"
#### 
####     # JESD204 processing
####     create_bd_pin -dir I -type clk "${ip_name}/link_clk"
####     create_bd_pin -dir I -type clk "${ip_name}/device_clk"
####     if {$link_mode == 1} {create_bd_pin -dir I -from [expr $num_links - 1] -to 0 "${ip_name}/sync"}
####     create_bd_pin -dir I "${ip_name}/sysref"
#### 
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/tx_data"
#### 
####     ad_connect "${ip_name}/link_clk" "${ip_name}/tx_axi/core_clk"
####     ad_connect "${ip_name}/link_clk" "${ip_name}/tx/clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/tx_axi/device_clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/tx/device_clk"
####     if {$link_mode == 1} {ad_connect "${ip_name}/sync" "${ip_name}/tx/sync"}
####     ad_connect "${ip_name}/sysref" "${ip_name}/tx/sysref"
####     ad_connect "${ip_name}/tx_data" "${ip_name}/tx/tx_data"
#### 
####     for {set i 0} {$i < $num_lanes} {incr i} {
####       create_bd_intf_pin -mode Master -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 "${ip_name}/tx_phy${i}"
####       ad_connect "${ip_name}/tx/tx_phy${i}" "${ip_name}/tx_phy${i}"
####     }
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_axi_jesd204_rx_create {ip_name num_lanes {num_links 1} {link_mode 1}} {
#### 
####   if {$num_lanes < 1 || $num_lanes > 32} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-32)"
####   }
#### 
####   if {$num_links < 1 || $num_links > 8} {
####     return -code 1 "ERROR: Invalid number of JESD204B links. (Supported range 1-8)"
####   }
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     ad_ip_instance axi_jesd204_rx "${ip_name}/rx_axi"
####     ad_ip_instance jesd204_rx "${ip_name}/rx"
#### 
####     ad_ip_parameter "${ip_name}/rx_axi" CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/rx_axi" CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/rx_axi" CONFIG.LINK_MODE $link_mode
####     ad_ip_parameter "${ip_name}/rx"     CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/rx"     CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/rx"     CONFIG.LINK_MODE $link_mode
#### 
####     ad_connect "${ip_name}/rx_axi/core_reset" "${ip_name}/rx/reset"
####     ad_connect "${ip_name}/rx_axi/device_reset" "${ip_name}/rx/device_reset"
####     ad_connect "${ip_name}/rx_axi/rx_cfg" "${ip_name}/rx/rx_cfg"
####     ad_connect "${ip_name}/rx/rx_event" "${ip_name}/rx_axi/rx_event"
####     ad_connect "${ip_name}/rx/rx_status" "${ip_name}/rx_axi/rx_status"
####     if {$link_mode == 1} {ad_connect "${ip_name}/rx/rx_ilas_config" "${ip_name}/rx_axi/rx_ilas_config"}
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
####     create_bd_pin -dir O -type intr "${ip_name}/irq"
#### 
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/rx_axi/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/rx_axi/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/rx_axi/s_axi"
####     ad_connect "${ip_name}/rx_axi/irq" "${ip_name}/irq"
#### 
####     # JESD204 processing
####     create_bd_pin -dir I -type clk "${ip_name}/link_clk"
####     create_bd_pin -dir I -type clk "${ip_name}/device_clk"
####     if {$link_mode == 1} {create_bd_pin -dir O -from [expr $num_links - 1] -to 0 "${ip_name}/sync"}
####     create_bd_pin -dir I "${ip_name}/sysref"
####     if {$link_mode == 1} {create_bd_pin -dir O "${ip_name}/phy_en_char_align"}
#### #    create_bd_pin -dir I "${ip_name}/phy_ready"
####     create_bd_pin -dir O -from 3 -to 0 "${ip_name}/rx_eof"
####     create_bd_pin -dir O -from 3 -to 0 "${ip_name}/rx_sof"
#### 
#### #    create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/rx_data"
####     create_bd_pin -dir O "${ip_name}/rx_data_tvalid"
####     create_bd_pin -dir O -from [expr $num_lanes * 32 - 1] -to 0 "${ip_name}/rx_data_tdata"
#### 
####     ad_connect "${ip_name}/link_clk" "${ip_name}/rx_axi/core_clk"
####     ad_connect "${ip_name}/link_clk" "${ip_name}/rx/clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/rx_axi/device_clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/rx/device_clk"
####     if {$link_mode == 1} {ad_connect "${ip_name}/rx/sync" "${ip_name}/sync"}
####     ad_connect "${ip_name}/sysref" "${ip_name}/rx/sysref"
#### #    ad_connect "${ip_name}/phy_ready" "${ip_name}/rx/phy_ready"
####     if {$link_mode == 1} {ad_connect "${ip_name}/rx/phy_en_char_align" "${ip_name}/phy_en_char_align"}
####     ad_connect "${ip_name}/rx/rx_data" "${ip_name}/rx_data_tdata"
####     ad_connect "${ip_name}/rx/rx_valid" "${ip_name}/rx_data_tvalid"
####     ad_connect "${ip_name}/rx/rx_eof" "${ip_name}/rx_eof"
####     ad_connect "${ip_name}/rx/rx_sof" "${ip_name}/rx_sof"
#### 
####     for {set i 0} {$i < $num_lanes} {incr i} {
####       create_bd_intf_pin -mode Slave -vlnv xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0 "${ip_name}/rx_phy${i}"
####       ad_connect "${ip_name}/rx/rx_phy${i}" "${ip_name}/rx_phy${i}"
####     }
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_tpl_jesd204_tx_create {ip_name num_of_lanes num_of_converters samples_per_frame sample_width {link_layer_bytes_per_beat 4} {dma_sample_width 16}} {
#### 
#### 
####   if {$num_of_lanes < 1 || $num_of_lanes > 32} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-32)"
####   }
####   # F = (M * N * S) / (L * 8)
####   set bytes_per_frame [expr ($num_of_converters * $sample_width * $samples_per_frame) / ($num_of_lanes * 8)];
####   # one beat per lane must accommodate at least one frame
####   set tpl_bytes_per_beat [expr max($bytes_per_frame, $link_layer_bytes_per_beat)]
#### 
####   # datapath width = L * 8 * TPL_BYTES_PER_BEAT / (M * N)
####   set samples_per_channel [expr ($num_of_lanes * 8 * $tpl_bytes_per_beat) / ($num_of_converters * $sample_width)];
#### 
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
#### 
####     # Interface to link layer
####     create_bd_pin -dir I -type clk "${ip_name}/link_clk"
####     create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/link"
#### 
####     # Interface to application layer
####     create_bd_pin -dir I "${ip_name}/dac_dunf"
####     for {set i 0} {$i < $num_of_converters} {incr i} {
####       create_bd_pin -dir O "${ip_name}/dac_enable_${i}"
####       create_bd_pin -dir O "${ip_name}/dac_valid_${i}"
####       create_bd_pin -dir I "${ip_name}/dac_data_${i}"
####     }
#### 
####     # Generic TPL core
####     ad_ip_instance ad_ip_jesd204_tpl_dac "${ip_name}/dac_tpl_core" [list \
####       NUM_LANES $num_of_lanes \
####       NUM_CHANNELS $num_of_converters \
####       SAMPLES_PER_FRAME $samples_per_frame \
####       CONVERTER_RESOLUTION $sample_width \
####       BITS_PER_SAMPLE $sample_width  \
####       OCTETS_PER_BEAT $tpl_bytes_per_beat \
####       DMA_BITS_PER_SAMPLE $dma_sample_width
####      ]
#### 
####     if {$num_of_converters > 1} {
####       # Concatenation and slicer cores
####       # xconcat limited to 32 input ports
####       for {set i 0} {$i < $num_of_converters} {incr i 32} {
####       ad_ip_instance xlconcat "${ip_name}/data_concat[expr $i/32]" [list \
####         NUM_PORTS [expr min(32,$num_of_converters-$i)] \
####         ]
####       }
####       # main concat
####       if {$num_of_converters > 32} {
####        ad_ip_instance xlconcat "${ip_name}/data_concat" [list \
####         NUM_PORTS [expr int(ceil(double($num_of_converters)/32))] \
####         ]
####       }
#### 
####       for {set i 0} {$i < $num_of_converters} {incr i} {
####         ad_ip_instance xlslice "${ip_name}/enable_slice_${i}" [list \
####           DIN_WIDTH $num_of_converters \
####           DIN_FROM $i \
####           DIN_TO $i \
####         ]
####         ad_ip_instance xlslice "${ip_name}/valid_slice_${i}" [list \
####           DIN_WIDTH $num_of_converters \
####           DIN_FROM $i \
####           DIN_TO $i \
####         ]
####       }
####     }
####     # Create connections
####     # TPL configuration interface
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/dac_tpl_core/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/dac_tpl_core/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/dac_tpl_core/s_axi"
#### 
####     # TPL - link layer
####     ad_connect ${ip_name}/dac_tpl_core/link_clk ${ip_name}/link_clk
####     ad_connect ${ip_name}/dac_tpl_core/link ${ip_name}/link
#### 
####     # TPL - app layer
####     if {$num_of_converters > 1} {
####       for {set i 0} {$i < $num_of_converters} {incr i} {
####         ad_connect ${ip_name}/dac_tpl_core/enable ${ip_name}/enable_slice_$i/Din
####         ad_connect ${ip_name}/dac_tpl_core/dac_valid ${ip_name}/valid_slice_$i/Din
#### 
####         ad_connect ${ip_name}/enable_slice_$i/Dout ${ip_name}/dac_enable_$i
####         ad_connect ${ip_name}/valid_slice_$i/Dout ${ip_name}/dac_valid_$i
####         ad_connect ${ip_name}/dac_data_$i ${ip_name}/data_concat[expr $i/32]/In[expr $i%32]
#### 
####       }
####       if {$num_of_converters > 32} {
####         # wire all concatenators together
####         for {set i 0} {$i < $num_of_converters} {incr i 32} {
####           ad_connect ${ip_name}/data_concat[expr $i/32]/dout ${ip_name}/data_concat/In[expr $i/32]
####         }
####         ad_connect ${ip_name}/data_concat/dout ${ip_name}/dac_tpl_core/dac_ddata
####       } else {
####         ad_connect ${ip_name}/data_concat0/dout ${ip_name}/dac_tpl_core/dac_ddata
####       }
####     } else {
####       ad_connect ${ip_name}/dac_data_0 ${ip_name}/dac_tpl_core/dac_ddata
####       ad_connect ${ip_name}/dac_tpl_core/enable ${ip_name}/dac_enable_0
####       ad_connect ${ip_name}/dac_tpl_core/dac_valid ${ip_name}/dac_valid_0
####     }
####     ad_connect ${ip_name}/dac_dunf ${ip_name}/dac_tpl_core/dac_dunf
#### 
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_tpl_jesd204_rx_create {ip_name num_of_lanes num_of_converters samples_per_frame sample_width {link_layer_bytes_per_beat 4} {dma_sample_width 16}} {
#### 
#### 
####   if {$num_of_lanes < 1 || $num_of_lanes > 32} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-32)"
####   }
####   # F = (M * N * S) / (L * 8)
####   set bytes_per_frame [expr ($num_of_converters * $sample_width * $samples_per_frame) / ($num_of_lanes * 8)];
####   # one beat per lane must accommodate at least one frame
####   set tpl_bytes_per_beat [expr max($bytes_per_frame, $link_layer_bytes_per_beat)]
#### 
####   # datapath width = L * 8 * TPL_BYTES_PER_BEAT / (M * N)
####   set samples_per_channel [expr ($num_of_lanes * 8 * $tpl_bytes_per_beat) / ($num_of_converters * $sample_width)];
#### 
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
#### 
####     # Interface to link layer
####     create_bd_pin -dir I -type clk "${ip_name}/link_clk"
####     #create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/link"
####     create_bd_pin -dir I "${ip_name}/link_sof"
####     create_bd_pin -dir I "${ip_name}/link_valid"
####     create_bd_pin -dir I "${ip_name}/link_data"
#### 
####     # Interface to application layer
####     create_bd_pin -dir I "${ip_name}/adc_dovf"
####     for {set i 0} {$i < $num_of_converters} {incr i} {
####       create_bd_pin -dir O "${ip_name}/adc_enable_${i}"
####       create_bd_pin -dir O "${ip_name}/adc_valid_${i}"
####       create_bd_pin -dir O "${ip_name}/adc_data_${i}"
####     }
#### 
####     # Generic TPL core
####     ad_ip_instance ad_ip_jesd204_tpl_adc "${ip_name}/adc_tpl_core" [list \
####       NUM_LANES $num_of_lanes \
####       NUM_CHANNELS $num_of_converters \
####       SAMPLES_PER_FRAME $samples_per_frame \
####       CONVERTER_RESOLUTION $sample_width \
####       BITS_PER_SAMPLE $sample_width  \
####       OCTETS_PER_BEAT $tpl_bytes_per_beat \
####       DMA_BITS_PER_SAMPLE $dma_sample_width
####      ]
#### 
####     if {$num_of_converters > 1} {
####       # Slicer cores
####       for {set i 0} {$i < $num_of_converters} {incr i} {
####         ad_ip_instance xlslice ${ip_name}/data_slice_$i [list \
####           DIN_WIDTH [expr $dma_sample_width*$samples_per_channel*$num_of_converters] \
####           DIN_FROM [expr $dma_sample_width*$samples_per_channel*($i+1)-1] \
####           DIN_TO [expr $dma_sample_width*$samples_per_channel*$i] \
####         ]
#### 
####         ad_ip_instance xlslice "${ip_name}/enable_slice_${i}" [list \
####           DIN_WIDTH $num_of_converters \
####           DIN_FROM $i \
####           DIN_TO $i \
####         ]
####         ad_ip_instance xlslice "${ip_name}/valid_slice_${i}" [list \
####           DIN_WIDTH $num_of_converters \
####           DIN_FROM $i \
####           DIN_TO $i \
####         ]
####       }
####     }
#### 
####     # Create connections
####     # TPL configuration interface
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/adc_tpl_core/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/adc_tpl_core/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/adc_tpl_core/s_axi"
#### 
####     # TPL - link layer
####     ad_connect ${ip_name}/adc_tpl_core/link_clk ${ip_name}/link_clk
####     #ad_connect ${ip_name}/adc_tpl_core/link ${ip_name}/link
####     ad_connect ${ip_name}/adc_tpl_core/link_sof ${ip_name}/link_sof
####     ad_connect ${ip_name}/adc_tpl_core/link_data ${ip_name}/link_data
####     ad_connect ${ip_name}/adc_tpl_core/link_valid ${ip_name}/link_valid
#### 
####     # TPL - app layer
####     if {$num_of_converters > 1} {
####       for {set i 0} {$i < $num_of_converters} {incr i} {
####         ad_connect ${ip_name}/adc_tpl_core/adc_data ${ip_name}/data_slice_$i/Din
####         ad_connect ${ip_name}/adc_tpl_core/enable ${ip_name}/enable_slice_$i/Din
####         ad_connect ${ip_name}/adc_tpl_core/adc_valid ${ip_name}/valid_slice_$i/Din
#### 
####         ad_connect ${ip_name}/data_slice_$i/Dout ${ip_name}/adc_data_$i
####         ad_connect ${ip_name}/enable_slice_$i/Dout ${ip_name}/adc_enable_$i
####         ad_connect ${ip_name}/valid_slice_$i/Dout ${ip_name}/adc_valid_$i
#### 
####       }
####     } else {
####       ad_connect ${ip_name}/adc_tpl_core/adc_data ${ip_name}/adc_data_0
####       ad_connect ${ip_name}/adc_tpl_core/enable ${ip_name}/adc_enable_0
####       ad_connect ${ip_name}/adc_tpl_core/adc_valid ${ip_name}/adc_valid_0
####     }
####     ad_connect ${ip_name}/adc_dovf ${ip_name}/adc_tpl_core/adc_dovf
#### 
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_jesd204_calc_tpl_width {link_datapath_width jesd_l jesd_m jesd_s jesd_np {tpl_datapath_width {}}} {
#### 
####   set jesd_f [expr ($jesd_m*$jesd_s*$jesd_np)/(8*$jesd_l)]
#### 
####   if {$tpl_datapath_width != ""} {
####     set tpl_div [expr $tpl_datapath_width / $jesd_f]
####     set tpl_mod [expr $tpl_datapath_width % $jesd_f]
#### 
####     if {$tpl_div < 1 || $tpl_mod != 0 || (($tpl_div > 1) && ([expr $tpl_div % 2] != 0))} {
####       return -code 1 "ERROR: Invalid custom TPL width. Must be a power of 2 multiple of F"
####     } else {
####       return $tpl_datapath_width
####     }
#### 
####   # For F=3,6,12 get first pow 2 multiple of F greater than link_datapath_width
####   } elseif {$jesd_f % 3 == 0} {
####     set np12_datapath_width $jesd_f
####     while {$np12_datapath_width < $link_datapath_width} {
####         set np12_datapath_width [expr 2*$np12_datapath_width]
####     }
####     return $np12_datapath_width
####   } else {
####     return [expr max($jesd_f,$link_datapath_width)]
####   }
#### 
#### }
### source $ad_hdl_dir/projects/common/xilinx/data_offload_bd.tcl
#### proc ad_data_offload_create {instance_name
####                              datapath_type
####                              mem_type
####                              mem_size
####                              source_dwidth
####                              destination_dwidth
####                              {axi_data_width 256}
####                              {axi_addr_width 32}
####                              {shared_devclk 0}} {
#### 
####   global ad_hdl_dir
####   global sys_cpu_resetn
#### 
####   create_bd_cell -type hier $instance_name
####   current_bd_instance /$instance_name
#### 
####     ###########################################################################
####     ## Sub-system's ports and interface definitions
####     ###########################################################################
#### 
####     create_bd_pin -dir I -type clk s_axi_aclk
####     create_bd_pin -dir I -type rst s_axi_aresetn
####     create_bd_pin -dir I -type clk s_axis_aclk
####     create_bd_pin -dir I -type rst s_axis_aresetn
####     create_bd_pin -dir I -type clk m_axis_aclk
####     create_bd_pin -dir I -type rst m_axis_aresetn
#### 
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axis
####     create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 m_axis
#### 
####     create_bd_pin -dir I init_req
####     create_bd_pin -dir I sync_ext
#### 
####     set source_addresses [expr ($mem_size * 8) / $source_dwidth]
####     set source_awidth [log2 $source_addresses]
####     set destination_max_address [expr ($mem_size * 8) / $destination_dwidth]
####     set destination_awidth [log2 $destination_max_address]
#### 
####     ###########################################################################
####     # Data offload controller instance
####     ###########################################################################
#### 
####     ad_ip_instance data_offload i_data_offload [list \
####       MEM_TYPE [expr $mem_type == 0 ? 0 : 1] \
####       MEM_SIZE_LOG2 [log2 $mem_size] \
####       TX_OR_RXN_PATH $datapath_type \
####       SRC_DATA_WIDTH $source_dwidth \
####       DST_DATA_WIDTH $destination_dwidth \
####       DST_CYCLIC_EN $datapath_type \
####       SYNC_EXT_ADD_INTERNAL_CDC [expr {!$shared_devclk}] \
####     ]
#### 
####     if {$mem_type == 0} {
####       ###########################################################################
####       # Internal storage instance (BRAMs)
####       ###########################################################################
#### 
####       ad_ip_instance util_do_ram storage_unit [list \
####         SRC_DATA_WIDTH $source_dwidth \
####         DST_DATA_WIDTH $destination_dwidth \
####         LENGTH_WIDTH [log2 $mem_size] \
####       ]
#### 
####     } elseif {$mem_type == 1 || $mem_type == 2} {
####       ###########################################################################
####       # Bridge instance for the external DDR (1) / HBM(2) memory contreller
####       # NOTE: The DDR/HBM instantiation should be in project's system_bd.tcl file
####       ###########################################################################
####       source $ad_hdl_dir/library/util_hbm/scripts/adi_util_hbm.tcl
#### 
####       ad_create_util_hbm storage_unit \
####         $datapath_type \
####         $source_dwidth \
####         $destination_dwidth \
####         $mem_size \
####         $axi_data_width \
####         $mem_type
#### 
####       if {$mem_type == 1} {
####         ad_ip_parameter storage_unit CONFIG.AXI_PROTOCOL 0
####       } else {
####         ad_ip_parameter storage_unit CONFIG.AXI_PROTOCOL 1
####       }
#### 
####     }
#### 
####     ###########################################################################
####     # Connect Storage to Data Offload
####     ###########################################################################
####     ad_connect storage_unit/wr_ctrl i_data_offload/wr_ctrl
####     ad_connect storage_unit/rd_ctrl i_data_offload/rd_ctrl
#### 
####     ad_connect storage_unit/s_axis i_data_offload/m_storage_axis
####     ad_connect storage_unit/m_axis i_data_offload/s_storage_axis
#### 
####     ad_connect storage_unit/s_axis_aclk s_axis_aclk
####     ad_connect storage_unit/s_axis_aresetn s_axis_aresetn
####     ad_connect storage_unit/m_axis_aclk m_axis_aclk
####     ad_connect storage_unit/m_axis_aresetn m_axis_aresetn
#### 
####     ###########################################################################
####     # Internal connections
####     ###########################################################################
#### 
####     ad_connect s_axi_aclk i_data_offload/s_axi_aclk
####     ad_connect s_axi_aresetn i_data_offload/s_axi_aresetn
####     ad_connect s_axis_aclk i_data_offload/s_axis_aclk
####     ad_connect s_axis_aresetn i_data_offload/s_axis_aresetn
####     ad_connect m_axis_aclk i_data_offload/m_axis_aclk
####     ad_connect m_axis_aresetn i_data_offload/m_axis_aresetn
#### 
####     ad_connect s_axi i_data_offload/s_axi
####     ad_connect s_axis i_data_offload/s_axis
####     ad_connect m_axis i_data_offload/m_axis
#### 
####     ad_connect init_req i_data_offload/init_req
####     ad_connect sync_ext i_data_offload/sync_ext
#### 
####   current_bd_instance /
#### 
#### }
#### proc log2 {x} {
####   return [tcl::mathfunc::int [tcl::mathfunc::ceil [expr [tcl::mathfunc::log $x] / [tcl::mathfunc::log 2]]]]
#### }
### set TX_NUM_OF_LANES $ad_project_params(TX_JESD_L)           ;
### set TX_NUM_OF_CONVERTERS $ad_project_params(TX_JESD_M)      ;
### set TX_SAMPLES_PER_FRAME $ad_project_params(TX_JESD_S)      ;
### set TX_SAMPLE_WIDTH 16                                      ;
### set TX_SAMPLES_PER_CHANNEL [expr $TX_NUM_OF_LANES * 32 / ($TX_NUM_OF_CONVERTERS * $TX_SAMPLE_WIDTH)]
### set dac_data_width [expr $TX_SAMPLE_WIDTH * $TX_NUM_OF_CONVERTERS * $TX_SAMPLES_PER_CHANNEL]
### set RX_NUM_OF_LANES $ad_project_params(RX_JESD_L)           ;
### set RX_NUM_OF_CONVERTERS $ad_project_params(RX_JESD_M)      ;
### set RX_SAMPLES_PER_FRAME $ad_project_params(RX_JESD_S)      ;
### set RX_SAMPLE_WIDTH 16                                      ;
### set RX_SAMPLES_PER_CHANNEL [expr $RX_NUM_OF_LANES * 32 / ($RX_NUM_OF_CONVERTERS * $RX_SAMPLE_WIDTH)]
### set adc_data_width [expr $RX_SAMPLE_WIDTH * $RX_NUM_OF_CONVERTERS * $RX_SAMPLES_PER_CHANNEL]
### set MAX_TX_NUM_OF_LANES 4
### set MAX_RX_NUM_OF_LANES 4
### ad_ip_instance axi_adxcvr axi_ad9144_xcvr [list \
###   NUM_OF_LANES $TX_NUM_OF_LANES \
###   QPLL_ENABLE 1 \
###   TX_OR_RX_N 1 \
### ]
### adi_axi_jesd204_tx_create axi_ad9144_jesd $TX_NUM_OF_LANES
connect_bd_net /axi_ad9144_jesd/tx_axi/core_reset /axi_ad9144_jesd/tx/reset
connect_bd_net /axi_ad9144_jesd/tx_axi/device_reset /axi_ad9144_jesd/tx/device_reset
connect_bd_intf_net /axi_ad9144_jesd/tx_axi/tx_ctrl /axi_ad9144_jesd/tx/tx_ctrl
connect_bd_intf_net /axi_ad9144_jesd/tx_axi/tx_cfg /axi_ad9144_jesd/tx/tx_cfg
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_event /axi_ad9144_jesd/tx_axi/tx_event
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_status /axi_ad9144_jesd/tx_axi/tx_status
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_ilas_config /axi_ad9144_jesd/tx_axi/tx_ilas_config
connect_bd_net /axi_ad9144_jesd/s_axi_aclk /axi_ad9144_jesd/tx_axi/s_axi_aclk
connect_bd_net /axi_ad9144_jesd/s_axi_aresetn /axi_ad9144_jesd/tx_axi/s_axi_aresetn
connect_bd_intf_net /axi_ad9144_jesd/s_axi /axi_ad9144_jesd/tx_axi/s_axi
connect_bd_net /axi_ad9144_jesd/tx_axi/irq /axi_ad9144_jesd/irq
connect_bd_net /axi_ad9144_jesd/link_clk /axi_ad9144_jesd/tx_axi/core_clk
connect_bd_net /axi_ad9144_jesd/link_clk /axi_ad9144_jesd/tx/clk
connect_bd_net /axi_ad9144_jesd/device_clk /axi_ad9144_jesd/tx_axi/device_clk
connect_bd_net /axi_ad9144_jesd/device_clk /axi_ad9144_jesd/tx/device_clk
connect_bd_net /axi_ad9144_jesd/sync /axi_ad9144_jesd/tx/sync
connect_bd_net /axi_ad9144_jesd/sysref /axi_ad9144_jesd/tx/sysref
connect_bd_intf_net /axi_ad9144_jesd/tx_data /axi_ad9144_jesd/tx/tx_data
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_phy0 /axi_ad9144_jesd/tx_phy0
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_phy1 /axi_ad9144_jesd/tx_phy1
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_phy2 /axi_ad9144_jesd/tx_phy2
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_phy3 /axi_ad9144_jesd/tx_phy3
### adi_tpl_jesd204_tx_create axi_ad9144_tpl $TX_NUM_OF_LANES \
###                                          $TX_NUM_OF_CONVERTERS \
###                                          $TX_SAMPLES_PER_FRAME \
###                                          $TX_SAMPLE_WIDTH \
### 
connect_bd_net /axi_ad9144_tpl/s_axi_aclk /axi_ad9144_tpl/dac_tpl_core/s_axi_aclk
connect_bd_net /axi_ad9144_tpl/s_axi_aresetn /axi_ad9144_tpl/dac_tpl_core/s_axi_aresetn
connect_bd_intf_net /axi_ad9144_tpl/s_axi /axi_ad9144_tpl/dac_tpl_core/s_axi
connect_bd_net /axi_ad9144_tpl/dac_tpl_core/link_clk /axi_ad9144_tpl/link_clk
connect_bd_intf_net /axi_ad9144_tpl/dac_tpl_core/link /axi_ad9144_tpl/link
connect_bd_net /axi_ad9144_tpl/dac_tpl_core/enable /axi_ad9144_tpl/enable_slice_0/Din
connect_bd_net /axi_ad9144_tpl/dac_tpl_core/dac_valid /axi_ad9144_tpl/valid_slice_0/Din
connect_bd_net /axi_ad9144_tpl/enable_slice_0/Dout /axi_ad9144_tpl/dac_enable_0
connect_bd_net /axi_ad9144_tpl/valid_slice_0/Dout /axi_ad9144_tpl/dac_valid_0
connect_bd_net /axi_ad9144_tpl/dac_data_0 /axi_ad9144_tpl/data_concat0/In0
connect_bd_net /axi_ad9144_tpl/dac_tpl_core/enable /axi_ad9144_tpl/enable_slice_1/Din
connect_bd_net /axi_ad9144_tpl/dac_tpl_core/dac_valid /axi_ad9144_tpl/valid_slice_1/Din
connect_bd_net /axi_ad9144_tpl/enable_slice_1/Dout /axi_ad9144_tpl/dac_enable_1
connect_bd_net /axi_ad9144_tpl/valid_slice_1/Dout /axi_ad9144_tpl/dac_valid_1
connect_bd_net /axi_ad9144_tpl/dac_data_1 /axi_ad9144_tpl/data_concat0/In1
connect_bd_net /axi_ad9144_tpl/data_concat0/dout /axi_ad9144_tpl/dac_tpl_core/dac_ddata
connect_bd_net /axi_ad9144_tpl/dac_dunf /axi_ad9144_tpl/dac_tpl_core/dac_dunf
### ad_ip_instance util_upack2 axi_ad9144_upack [list \
###   NUM_OF_CHANNELS $TX_NUM_OF_CONVERTERS \
###   SAMPLES_PER_CHANNEL $TX_SAMPLES_PER_CHANNEL \
###   SAMPLE_DATA_WIDTH $TX_SAMPLE_WIDTH \
### ]
### ad_ip_instance axi_dmac axi_ad9144_dma [list \
###   DMA_TYPE_SRC 0 \
###   DMA_TYPE_DEST 1 \
###   ID 1 \
###   AXI_SLICE_SRC 0 \
###   AXI_SLICE_DEST 0 \
###   DMA_LENGTH_WIDTH 24 \
###   DMA_2D_TRANSFER 0 \
###   CYCLIC 0 \
###   DMA_DATA_WIDTH_SRC 128 \
###   DMA_DATA_WIDTH_DEST $dac_data_width \
### ]
### ad_data_offload_create axi_ad9144_offload \
###                        1 \
###                        $dac_offload_type \
###                        $dac_offload_size \
###                        $dac_data_width \
###                        $dac_data_width \
###                        $plddr_offload_axi_data_width
connect_bd_intf_net /axi_ad9144_offload/storage_unit/wr_ctrl /axi_ad9144_offload/i_data_offload/wr_ctrl
connect_bd_intf_net /axi_ad9144_offload/storage_unit/rd_ctrl /axi_ad9144_offload/i_data_offload/rd_ctrl
connect_bd_intf_net /axi_ad9144_offload/storage_unit/s_axis /axi_ad9144_offload/i_data_offload/m_storage_axis
connect_bd_intf_net /axi_ad9144_offload/storage_unit/m_axis /axi_ad9144_offload/i_data_offload/s_storage_axis
connect_bd_net /axi_ad9144_offload/storage_unit/s_axis_aclk /axi_ad9144_offload/s_axis_aclk
connect_bd_net /axi_ad9144_offload/storage_unit/s_axis_aresetn /axi_ad9144_offload/s_axis_aresetn
connect_bd_net /axi_ad9144_offload/storage_unit/m_axis_aclk /axi_ad9144_offload/m_axis_aclk
connect_bd_net /axi_ad9144_offload/storage_unit/m_axis_aresetn /axi_ad9144_offload/m_axis_aresetn
connect_bd_net /axi_ad9144_offload/s_axi_aclk /axi_ad9144_offload/i_data_offload/s_axi_aclk
connect_bd_net /axi_ad9144_offload/s_axi_aresetn /axi_ad9144_offload/i_data_offload/s_axi_aresetn
connect_bd_net /axi_ad9144_offload/s_axis_aclk /axi_ad9144_offload/i_data_offload/s_axis_aclk
connect_bd_net /axi_ad9144_offload/s_axis_aresetn /axi_ad9144_offload/i_data_offload/s_axis_aresetn
connect_bd_net /axi_ad9144_offload/m_axis_aclk /axi_ad9144_offload/i_data_offload/m_axis_aclk
connect_bd_net /axi_ad9144_offload/m_axis_aresetn /axi_ad9144_offload/i_data_offload/m_axis_aresetn
connect_bd_intf_net /axi_ad9144_offload/s_axi /axi_ad9144_offload/i_data_offload/s_axi
connect_bd_intf_net /axi_ad9144_offload/s_axis /axi_ad9144_offload/i_data_offload/s_axis
connect_bd_intf_net /axi_ad9144_offload/m_axis /axi_ad9144_offload/i_data_offload/m_axis
connect_bd_net /axi_ad9144_offload/init_req /axi_ad9144_offload/i_data_offload/init_req
connect_bd_net /axi_ad9144_offload/sync_ext /axi_ad9144_offload/i_data_offload/sync_ext
### ad_connect axi_ad9144_offload/init_req axi_ad9144_dma/m_axis_xfer_req
connect_bd_net /axi_ad9144_offload/init_req /axi_ad9144_dma/m_axis_xfer_req
### ad_connect axi_ad9144_offload/sync_ext GND
connect_bd_net /GND_1/dout /axi_ad9144_offload/sync_ext
### ad_ip_instance axi_adxcvr axi_ad9680_xcvr [list \
###   NUM_OF_LANES $RX_NUM_OF_LANES \
###   QPLL_ENABLE 0 \
###   TX_OR_RX_N 0 \
### ]
### adi_axi_jesd204_rx_create axi_ad9680_jesd $RX_NUM_OF_LANES
connect_bd_net /axi_ad9680_jesd/rx_axi/core_reset /axi_ad9680_jesd/rx/reset
connect_bd_net /axi_ad9680_jesd/rx_axi/device_reset /axi_ad9680_jesd/rx/device_reset
connect_bd_intf_net /axi_ad9680_jesd/rx_axi/rx_cfg /axi_ad9680_jesd/rx/rx_cfg
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_event /axi_ad9680_jesd/rx_axi/rx_event
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_status /axi_ad9680_jesd/rx_axi/rx_status
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_ilas_config /axi_ad9680_jesd/rx_axi/rx_ilas_config
connect_bd_net /axi_ad9680_jesd/s_axi_aclk /axi_ad9680_jesd/rx_axi/s_axi_aclk
connect_bd_net /axi_ad9680_jesd/s_axi_aresetn /axi_ad9680_jesd/rx_axi/s_axi_aresetn
connect_bd_intf_net /axi_ad9680_jesd/s_axi /axi_ad9680_jesd/rx_axi/s_axi
connect_bd_net /axi_ad9680_jesd/rx_axi/irq /axi_ad9680_jesd/irq
connect_bd_net /axi_ad9680_jesd/link_clk /axi_ad9680_jesd/rx_axi/core_clk
connect_bd_net /axi_ad9680_jesd/link_clk /axi_ad9680_jesd/rx/clk
connect_bd_net /axi_ad9680_jesd/device_clk /axi_ad9680_jesd/rx_axi/device_clk
connect_bd_net /axi_ad9680_jesd/device_clk /axi_ad9680_jesd/rx/device_clk
connect_bd_net /axi_ad9680_jesd/rx/sync /axi_ad9680_jesd/sync
connect_bd_net /axi_ad9680_jesd/sysref /axi_ad9680_jesd/rx/sysref
connect_bd_net /axi_ad9680_jesd/rx/phy_en_char_align /axi_ad9680_jesd/phy_en_char_align
connect_bd_net /axi_ad9680_jesd/rx/rx_data /axi_ad9680_jesd/rx_data_tdata
connect_bd_net /axi_ad9680_jesd/rx/rx_valid /axi_ad9680_jesd/rx_data_tvalid
connect_bd_net /axi_ad9680_jesd/rx/rx_eof /axi_ad9680_jesd/rx_eof
connect_bd_net /axi_ad9680_jesd/rx/rx_sof /axi_ad9680_jesd/rx_sof
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_phy0 /axi_ad9680_jesd/rx_phy0
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_phy1 /axi_ad9680_jesd/rx_phy1
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_phy2 /axi_ad9680_jesd/rx_phy2
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_phy3 /axi_ad9680_jesd/rx_phy3
### adi_tpl_jesd204_rx_create axi_ad9680_tpl $RX_NUM_OF_LANES \
###                                          $RX_NUM_OF_CONVERTERS \
###                                          $RX_SAMPLES_PER_FRAME \
###                                          $RX_SAMPLE_WIDTH
connect_bd_net /axi_ad9680_tpl/s_axi_aclk /axi_ad9680_tpl/adc_tpl_core/s_axi_aclk
connect_bd_net /axi_ad9680_tpl/s_axi_aresetn /axi_ad9680_tpl/adc_tpl_core/s_axi_aresetn
connect_bd_intf_net /axi_ad9680_tpl/s_axi /axi_ad9680_tpl/adc_tpl_core/s_axi
connect_bd_net /axi_ad9680_tpl/adc_tpl_core/link_clk /axi_ad9680_tpl/link_clk
connect_bd_net /axi_ad9680_tpl/adc_tpl_core/link_sof /axi_ad9680_tpl/link_sof
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9680_tpl/adc_tpl_core/link_data> is being overridden by the user with net <link_data_1>. This pin will not be connected as a part of interface connection <link>.
connect_bd_net /axi_ad9680_tpl/adc_tpl_core/link_data /axi_ad9680_tpl/link_data
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9680_tpl/adc_tpl_core/link_valid> is being overridden by the user with net <link_valid_1>. This pin will not be connected as a part of interface connection <link>.
connect_bd_net /axi_ad9680_tpl/adc_tpl_core/link_valid /axi_ad9680_tpl/link_valid
connect_bd_net /axi_ad9680_tpl/adc_tpl_core/adc_data /axi_ad9680_tpl/data_slice_0/Din
connect_bd_net /axi_ad9680_tpl/adc_tpl_core/enable /axi_ad9680_tpl/enable_slice_0/Din
connect_bd_net /axi_ad9680_tpl/adc_tpl_core/adc_valid /axi_ad9680_tpl/valid_slice_0/Din
connect_bd_net /axi_ad9680_tpl/data_slice_0/Dout /axi_ad9680_tpl/adc_data_0
connect_bd_net /axi_ad9680_tpl/enable_slice_0/Dout /axi_ad9680_tpl/adc_enable_0
connect_bd_net /axi_ad9680_tpl/valid_slice_0/Dout /axi_ad9680_tpl/adc_valid_0
connect_bd_net /axi_ad9680_tpl/adc_tpl_core/adc_data /axi_ad9680_tpl/data_slice_1/Din
connect_bd_net /axi_ad9680_tpl/adc_tpl_core/enable /axi_ad9680_tpl/enable_slice_1/Din
connect_bd_net /axi_ad9680_tpl/adc_tpl_core/adc_valid /axi_ad9680_tpl/valid_slice_1/Din
connect_bd_net /axi_ad9680_tpl/data_slice_1/Dout /axi_ad9680_tpl/adc_data_1
connect_bd_net /axi_ad9680_tpl/enable_slice_1/Dout /axi_ad9680_tpl/adc_enable_1
connect_bd_net /axi_ad9680_tpl/valid_slice_1/Dout /axi_ad9680_tpl/adc_valid_1
connect_bd_net /axi_ad9680_tpl/adc_dovf /axi_ad9680_tpl/adc_tpl_core/adc_dovf
### ad_ip_parameter axi_ad9680_tpl/adc_tpl_core CONFIG.CONVERTER_RESOLUTION 14
### ad_ip_parameter axi_ad9680_tpl/adc_tpl_core CONFIG.TWOS_COMPLEMENT 0
### ad_ip_instance util_cpack2 axi_ad9680_cpack [list \
###   NUM_OF_CHANNELS $RX_NUM_OF_CONVERTERS \
###   SAMPLES_PER_CHANNEL $RX_SAMPLES_PER_CHANNEL \
###   SAMPLE_DATA_WIDTH $RX_SAMPLE_WIDTH \
### ]
### ad_ip_instance axi_dmac axi_ad9680_dma [list \
###   DMA_TYPE_SRC 1 \
###   DMA_TYPE_DEST 0 \
###   ID 0 \
###   AXI_SLICE_SRC 0 \
###   AXI_SLICE_DEST 0 \
###   SYNC_TRANSFER_START 0 \
###   DMA_LENGTH_WIDTH 24 \
###   DMA_2D_TRANSFER 0 \
###   CYCLIC 0 \
###   DMA_DATA_WIDTH_SRC $adc_data_width \
###   DMA_DATA_WIDTH_DEST 64 \
### ]
### ad_data_offload_create axi_ad9680_offload \
###                        0 \
###                        $adc_offload_type \
###                        $adc_offload_size \
###                        $adc_data_width \
###                        $adc_data_width \
###                        $plddr_offload_axi_data_width
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'DST_CYCLIC_EN' from 'true' to '0' has been ignored for IP 'axi_ad9680_offload/i_data_offload'
#### proc ad_create_hbm {ip_name {density "4GB"}} {
####   global hbm_sim;
####   if { [info exists hbm_sim] == 0} {
####     set hbm_sim 0
####   }
#### 
####   if {$hbm_sim == 0} {
####     ad_ip_instance hbm $ip_name
####     ad_ip_parameter $ip_name CONFIG.USER_HBM_DENSITY $density
####     ad_ip_parameter $ip_name CONFIG.USER_APB_EN {false}
#### 
####     set i_hbm_ip [get_bd_cells $ip_name]
####     set num_stacks [get_property CONFIG.USER_HBM_STACK $i_hbm_ip]
####     # 16 pseudo channels / sections / segments per stack
####     set num_segments [expr $num_stacks*16]
####     for {set i 1} {$i < $num_segments} {incr i} {
####       set i_formatted [format "%02d" $i]
####       ad_ip_parameter $ip_name CONFIG.USER_SAXI_${i_formatted} {false}
####     }
#### 
####   } else {
####     # Create data storage HMB controller model (AXI slave)
####     ad_ip_instance axi_vip $ip_name [list \
####       INTERFACE_MODE {SLAVE} \
####     ]
####     adi_sim_add_define "HBM_AXI=$ip_name"
####   }
#### }
#### proc ad_create_util_hbm {name rx_tx_n src_width dst_width mem_size {axi_data_width 256} {mem_type 2}} {
#### 
####   if {$mem_type == 2} {
####     # HBM
####     # split converter side bus into multiple AXI masters
####     set number_of_masters [expr int(ceil((${rx_tx_n} == 1 ? ${dst_width}.0 : ${src_width}.0) / ${axi_data_width}.0))]
####   } else {
####     # DDR we have always one master
####     set number_of_masters 1
####   }
#### 
####   ad_ip_instance util_hbm $name [list \
####     LENGTH_WIDTH [log2 $mem_size] \
####     SRC_DATA_WIDTH $src_width \
####     DST_DATA_WIDTH $dst_width \
####     AXI_DATA_WIDTH $axi_data_width \
####     TX_RX_N $rx_tx_n \
####     NUM_M $number_of_masters \
####     MEM_TYPE $mem_type \
####   ]
#### }
#### proc ad_connect_hbm {i_hbm i_util_hbm axi_clk axi_aresetn {first_slave_index 0}} {
####   global hbm_sim;
####   if { [info exists hbm_sim] == 0} {
####     set hbm_sim 0
####   }
#### 
####   set i_util_hbm_ip [get_bd_cells $i_util_hbm]
####   set segments_per_master [get_property CONFIG.HBM_SEGMENTS_PER_MASTER $i_util_hbm_ip]
####   set num_m [get_property CONFIG.NUM_M $i_util_hbm_ip]
#### 
####   if {$hbm_sim == 0} {
#### 
####     set i_hbm_ip [get_bd_cells $i_hbm]
####     set num_stacks [get_property CONFIG.USER_HBM_STACK $i_hbm_ip]
#### 
####     # 16 pseudo channels / sections / segments per stack
####     set num_segments [expr $num_stacks*16]
#### 
####     set totat_used_segments [expr $num_m * $segments_per_master]
#### 
####     for {set i 0} {$i < $totat_used_segments} {incr i} {
#### 
####       set idx_hbm_slv [format "%02d" [expr $i+$first_slave_index]]
#### 
####       if {$i % $segments_per_master == 0} {
####         ad_ip_parameter $i_hbm CONFIG.USER_SAXI_${idx_hbm_slv} {true}
####         ad_connect $i_util_hbm/MAXI_[expr $i/$segments_per_master] $i_hbm/SAXI_${idx_hbm_slv}
####         ad_connect $i_hbm/AXI_${idx_hbm_slv}_ACLK $axi_clk
####         ad_connect $i_hbm/AXI_${idx_hbm_slv}_ARESET_N $axi_aresetn
####       }
####     }
#### 
####     ad_ip_parameter $i_util_hbm CONFIG.HBM_SEGMENT_INDEX $first_slave_index
#### 
####   } else {
#### 
####     # Create smart connect
####     ad_ip_instance smartconnect axi_hbm_interconnect [list \
####       NUM_MI 1 \
####       NUM_SI $num_m \
####     ]
####     # connect it to hbm vip
####     ad_connect axi_hbm_interconnect/M00_AXI $i_hbm/S_AXI
####     # connect smart connect to util_hbm
####     for {set i 0} {$i < $num_m} {incr i} {
####       set i_formatted [format "%02d" $i]
####       ad_connect $i_util_hbm/MAXI_$i axi_hbm_interconnect/S${i_formatted}_AXI
####     }
####     ad_connect axi_hbm_interconnect/aclk $axi_clk
####     ad_connect axi_hbm_interconnect/aresetn $axi_aresetn
#### 
####     ad_connect $i_hbm/aclk $axi_clk
####     ad_connect $i_hbm/aresetn $axi_aresetn
####   }
####   ad_connect $axi_clk $i_util_hbm/m_axi_aclk
####   ad_connect $axi_aresetn $i_util_hbm/m_axi_aresetn
#### 
####   for {set i 0} {$i < $num_m} {incr i} {
####     assign_bd_address -target_address_space $i_util_hbm/MAXI_${i}
####   }
#### }
#### proc log2 {x} {
####   return [tcl::mathfunc::int [tcl::mathfunc::ceil [expr [tcl::mathfunc::log $x] / [tcl::mathfunc::log 2]]]]
#### }
connect_bd_intf_net /axi_ad9680_offload/storage_unit/wr_ctrl /axi_ad9680_offload/i_data_offload/wr_ctrl
connect_bd_intf_net /axi_ad9680_offload/storage_unit/rd_ctrl /axi_ad9680_offload/i_data_offload/rd_ctrl
connect_bd_intf_net /axi_ad9680_offload/storage_unit/s_axis /axi_ad9680_offload/i_data_offload/m_storage_axis
connect_bd_intf_net /axi_ad9680_offload/storage_unit/m_axis /axi_ad9680_offload/i_data_offload/s_storage_axis
connect_bd_net /axi_ad9680_offload/storage_unit/s_axis_aclk /axi_ad9680_offload/s_axis_aclk
connect_bd_net /axi_ad9680_offload/storage_unit/s_axis_aresetn /axi_ad9680_offload/s_axis_aresetn
connect_bd_net /axi_ad9680_offload/storage_unit/m_axis_aclk /axi_ad9680_offload/m_axis_aclk
connect_bd_net /axi_ad9680_offload/storage_unit/m_axis_aresetn /axi_ad9680_offload/m_axis_aresetn
connect_bd_net /axi_ad9680_offload/s_axi_aclk /axi_ad9680_offload/i_data_offload/s_axi_aclk
connect_bd_net /axi_ad9680_offload/s_axi_aresetn /axi_ad9680_offload/i_data_offload/s_axi_aresetn
connect_bd_net /axi_ad9680_offload/s_axis_aclk /axi_ad9680_offload/i_data_offload/s_axis_aclk
connect_bd_net /axi_ad9680_offload/s_axis_aresetn /axi_ad9680_offload/i_data_offload/s_axis_aresetn
connect_bd_net /axi_ad9680_offload/m_axis_aclk /axi_ad9680_offload/i_data_offload/m_axis_aclk
connect_bd_net /axi_ad9680_offload/m_axis_aresetn /axi_ad9680_offload/i_data_offload/m_axis_aresetn
connect_bd_intf_net /axi_ad9680_offload/s_axi /axi_ad9680_offload/i_data_offload/s_axi
connect_bd_intf_net /axi_ad9680_offload/s_axis /axi_ad9680_offload/i_data_offload/s_axis
connect_bd_intf_net /axi_ad9680_offload/m_axis /axi_ad9680_offload/i_data_offload/m_axis
connect_bd_net /axi_ad9680_offload/init_req /axi_ad9680_offload/i_data_offload/init_req
connect_bd_net /axi_ad9680_offload/sync_ext /axi_ad9680_offload/i_data_offload/sync_ext
### ad_connect axi_ad9680_offload/init_req axi_ad9680_dma/s_axis_xfer_req
connect_bd_net /axi_ad9680_offload/init_req /axi_ad9680_dma/s_axis_xfer_req
### ad_connect axi_ad9680_offload/sync_ext GND
connect_bd_net /GND_1/dout /axi_ad9680_offload/sync_ext
### ad_ip_instance util_adxcvr util_daq2_xcvr [list \
###   RX_NUM_OF_LANES $MAX_RX_NUM_OF_LANES \
###   TX_NUM_OF_LANES $MAX_TX_NUM_OF_LANES \
###   QPLL_REFCLK_DIV 1 \
###   QPLL_FBDIV_RATIO 1 \
###   QPLL_FBDIV 0x30 \
###   RX_OUT_DIV 1 \
###   TX_OUT_DIV 1 \
###   RX_DFE_LPM_CFG 0x0104 \
###   RX_CDR_CFG 0x0B000023FF10400020 \
### ]
### ad_connect  $sys_cpu_resetn util_daq2_xcvr/up_rstn
connect_bd_net -net /sys_cpu_resetn /util_daq2_xcvr/up_rstn
### ad_connect  $sys_cpu_clk util_daq2_xcvr/up_clk
connect_bd_net -net /sys_cpu_clk /util_daq2_xcvr/up_clk
### create_bd_port -dir I tx_ref_clk_0
### create_bd_port -dir I rx_ref_clk_0
### ad_xcvrpll  tx_ref_clk_0 util_daq2_xcvr/qpll_ref_clk_*
### ad_xcvrpll  rx_ref_clk_0 util_daq2_xcvr/cpll_ref_clk_*
### ad_xcvrpll  axi_ad9144_xcvr/up_pll_rst util_daq2_xcvr/up_qpll_rst_*
### ad_xcvrpll  axi_ad9680_xcvr/up_pll_rst util_daq2_xcvr/up_cpll_rst_*
### ad_xcvrcon  util_daq2_xcvr axi_ad9144_xcvr axi_ad9144_jesd {0 2 3 1} {} {} $MAX_TX_NUM_OF_LANES
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /axi_ad9144_jesd_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_resetn /axi_ad9144_jesd_rstgen/ext_reset_in
connect_bd_intf_net /axi_ad9144_xcvr/up_cm_0 /util_daq2_xcvr/up_cm_0
connect_bd_intf_net /axi_ad9144_xcvr/up_ch_0 /util_daq2_xcvr/up_tx_0
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /util_daq2_xcvr/tx_clk_0
connect_bd_intf_net /util_daq2_xcvr/tx_0 /axi_ad9144_jesd/tx_phy0
connect_bd_net /util_daq2_xcvr/tx_0_p /tx_data_0_p
connect_bd_net /util_daq2_xcvr/tx_0_n /tx_data_0_n
connect_bd_intf_net /axi_ad9144_xcvr/up_ch_1 /util_daq2_xcvr/up_tx_2
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /util_daq2_xcvr/tx_clk_2
connect_bd_intf_net /util_daq2_xcvr/tx_2 /axi_ad9144_jesd/tx_phy1
connect_bd_net /util_daq2_xcvr/tx_1_p /tx_data_1_p
connect_bd_net /util_daq2_xcvr/tx_1_n /tx_data_1_n
connect_bd_intf_net /axi_ad9144_xcvr/up_ch_2 /util_daq2_xcvr/up_tx_3
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /util_daq2_xcvr/tx_clk_3
connect_bd_intf_net /util_daq2_xcvr/tx_3 /axi_ad9144_jesd/tx_phy2
connect_bd_net /util_daq2_xcvr/tx_2_p /tx_data_2_p
connect_bd_net /util_daq2_xcvr/tx_2_n /tx_data_2_n
connect_bd_intf_net /axi_ad9144_xcvr/up_ch_3 /util_daq2_xcvr/up_tx_1
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /util_daq2_xcvr/tx_clk_1
connect_bd_intf_net /util_daq2_xcvr/tx_1 /axi_ad9144_jesd/tx_phy3
connect_bd_net /util_daq2_xcvr/tx_3_p /tx_data_3_p
connect_bd_net /util_daq2_xcvr/tx_3_n /tx_data_3_n
connect_bd_net /axi_ad9144_jesd/sysref /tx_sysref_0
connect_bd_net /axi_ad9144_jesd/sync /tx_sync_0
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /axi_ad9144_jesd/device_clk
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /axi_ad9144_jesd/link_clk
### ad_connect  util_daq2_xcvr/tx_out_clk_0 axi_ad9144_tpl/link_clk
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /axi_ad9144_tpl/link_clk
### ad_connect  axi_ad9144_jesd/tx_data axi_ad9144_tpl/link
connect_bd_intf_net /axi_ad9144_jesd/tx_data /axi_ad9144_tpl/link
### ad_connect  util_daq2_xcvr/tx_out_clk_0 axi_ad9144_upack/clk
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /axi_ad9144_upack/clk
### ad_connect  axi_ad9144_jesd_rstgen/peripheral_reset axi_ad9144_upack/reset
connect_bd_net /axi_ad9144_jesd_rstgen/peripheral_reset /axi_ad9144_upack/reset
### ad_connect  axi_ad9144_tpl/dac_dunf axi_ad9144_upack/fifo_rd_underflow
connect_bd_net /axi_ad9144_tpl/dac_dunf /axi_ad9144_upack/fifo_rd_underflow
### ad_connect  axi_ad9144_tpl/dac_valid_0 axi_ad9144_upack/fifo_rd_en
connect_bd_net /axi_ad9144_tpl/dac_valid_0 /axi_ad9144_upack/fifo_rd_en
### for {set i 0} {$i < $TX_NUM_OF_CONVERTERS} {incr i} {
###   ad_connect  axi_ad9144_tpl/dac_enable_$i axi_ad9144_upack/enable_$i
###   ad_connect  axi_ad9144_tpl/dac_data_$i axi_ad9144_upack/fifo_rd_data_$i
### }
connect_bd_net /axi_ad9144_tpl/dac_enable_0 /axi_ad9144_upack/enable_0
connect_bd_net /axi_ad9144_tpl/dac_data_0 /axi_ad9144_upack/fifo_rd_data_0
connect_bd_net /axi_ad9144_tpl/dac_enable_1 /axi_ad9144_upack/enable_1
connect_bd_net /axi_ad9144_tpl/dac_data_1 /axi_ad9144_upack/fifo_rd_data_1
### ad_connect  $sys_cpu_clk axi_ad9144_offload/s_axi_aclk
connect_bd_net -net /sys_cpu_clk /axi_ad9144_offload/s_axi_aclk
### ad_connect  util_daq2_xcvr/tx_out_clk_0 axi_ad9144_offload/m_axis_aclk
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /axi_ad9144_offload/m_axis_aclk
### ad_connect  $sys_cpu_clk axi_ad9144_offload/s_axis_aclk
connect_bd_net -net /sys_cpu_clk /axi_ad9144_offload/s_axis_aclk
### ad_connect  $sys_cpu_clk axi_ad9144_dma/m_axis_aclk
connect_bd_net -net /sys_cpu_clk /axi_ad9144_dma/m_axis_aclk
### ad_connect  $sys_cpu_resetn axi_ad9144_offload/s_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_ad9144_offload/s_axi_aresetn
### ad_connect  axi_ad9144_jesd_rstgen/peripheral_aresetn axi_ad9144_offload/m_axis_aresetn
connect_bd_net /axi_ad9144_jesd_rstgen/peripheral_aresetn /axi_ad9144_offload/m_axis_aresetn
### ad_connect  $sys_cpu_resetn axi_ad9144_offload/s_axis_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_ad9144_offload/s_axis_aresetn
### ad_connect  $sys_cpu_resetn axi_ad9144_dma/m_src_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_ad9144_dma/m_src_axi_aresetn
### ad_connect axi_ad9144_upack/s_axis axi_ad9144_offload/m_axis
connect_bd_intf_net /axi_ad9144_upack/s_axis /axi_ad9144_offload/m_axis
### ad_connect axi_ad9144_offload/s_axis axi_ad9144_dma/m_axis
connect_bd_intf_net /axi_ad9144_offload/s_axis /axi_ad9144_dma/m_axis
### ad_xcvrcon  util_daq2_xcvr axi_ad9680_xcvr axi_ad9680_jesd {} {} {} $MAX_RX_NUM_OF_LANES
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /axi_ad9680_jesd_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_jesd_rstgen/ext_reset_in
connect_bd_intf_net /axi_ad9680_xcvr/up_es_0 /util_daq2_xcvr/up_es_0
connect_bd_net /axi_ad9680_jesd/phy_en_char_align /util_daq2_xcvr/rx_calign_0
connect_bd_intf_net /axi_ad9680_xcvr/up_ch_0 /util_daq2_xcvr/up_rx_0
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /util_daq2_xcvr/rx_clk_0
connect_bd_intf_net /util_daq2_xcvr/rx_0 /axi_ad9680_jesd/rx_phy0
connect_bd_net /util_daq2_xcvr/rx_0_p /rx_data_0_p
connect_bd_net /util_daq2_xcvr/rx_0_n /rx_data_0_n
connect_bd_intf_net /axi_ad9680_xcvr/up_es_1 /util_daq2_xcvr/up_es_1
connect_bd_net /axi_ad9680_jesd/phy_en_char_align /util_daq2_xcvr/rx_calign_1
connect_bd_intf_net /axi_ad9680_xcvr/up_ch_1 /util_daq2_xcvr/up_rx_1
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /util_daq2_xcvr/rx_clk_1
connect_bd_intf_net /util_daq2_xcvr/rx_1 /axi_ad9680_jesd/rx_phy1
connect_bd_net /util_daq2_xcvr/rx_1_p /rx_data_1_p
connect_bd_net /util_daq2_xcvr/rx_1_n /rx_data_1_n
connect_bd_intf_net /axi_ad9680_xcvr/up_es_2 /util_daq2_xcvr/up_es_2
connect_bd_net /axi_ad9680_jesd/phy_en_char_align /util_daq2_xcvr/rx_calign_2
connect_bd_intf_net /axi_ad9680_xcvr/up_ch_2 /util_daq2_xcvr/up_rx_2
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /util_daq2_xcvr/rx_clk_2
connect_bd_intf_net /util_daq2_xcvr/rx_2 /axi_ad9680_jesd/rx_phy2
connect_bd_net /util_daq2_xcvr/rx_2_p /rx_data_2_p
connect_bd_net /util_daq2_xcvr/rx_2_n /rx_data_2_n
connect_bd_intf_net /axi_ad9680_xcvr/up_es_3 /util_daq2_xcvr/up_es_3
connect_bd_net /axi_ad9680_jesd/phy_en_char_align /util_daq2_xcvr/rx_calign_3
connect_bd_intf_net /axi_ad9680_xcvr/up_ch_3 /util_daq2_xcvr/up_rx_3
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /util_daq2_xcvr/rx_clk_3
connect_bd_intf_net /util_daq2_xcvr/rx_3 /axi_ad9680_jesd/rx_phy3
connect_bd_net /util_daq2_xcvr/rx_3_p /rx_data_3_p
connect_bd_net /util_daq2_xcvr/rx_3_n /rx_data_3_n
connect_bd_net /axi_ad9680_jesd/sysref /rx_sysref_0
connect_bd_net /axi_ad9680_jesd/sync /rx_sync_0
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /axi_ad9680_jesd/device_clk
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /axi_ad9680_jesd/link_clk
### ad_connect  util_daq2_xcvr/rx_out_clk_0 axi_ad9680_tpl/link_clk
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /axi_ad9680_tpl/link_clk
### ad_connect  axi_ad9680_jesd/rx_sof axi_ad9680_tpl/link_sof
connect_bd_net /axi_ad9680_jesd/rx_sof /axi_ad9680_tpl/link_sof
### ad_connect  axi_ad9680_jesd/rx_data_tdata axi_ad9680_tpl/link_data
connect_bd_net /axi_ad9680_jesd/rx_data_tdata /axi_ad9680_tpl/link_data
### ad_connect  axi_ad9680_jesd/rx_data_tvalid axi_ad9680_tpl/link_valid
connect_bd_net /axi_ad9680_jesd/rx_data_tvalid /axi_ad9680_tpl/link_valid
### ad_connect  util_daq2_xcvr/rx_out_clk_0 axi_ad9680_cpack/clk
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /axi_ad9680_cpack/clk
### ad_connect  axi_ad9680_jesd_rstgen/peripheral_reset axi_ad9680_cpack/reset
connect_bd_net /axi_ad9680_jesd_rstgen/peripheral_reset /axi_ad9680_cpack/reset
### ad_connect  axi_ad9680_tpl/adc_valid_0 axi_ad9680_cpack/fifo_wr_en
connect_bd_net /axi_ad9680_tpl/adc_valid_0 /axi_ad9680_cpack/fifo_wr_en
### for {set i 0} {$i < $RX_NUM_OF_CONVERTERS} {incr i} {
###   ad_connect  axi_ad9680_tpl/adc_enable_$i axi_ad9680_cpack/enable_$i
###   ad_connect  axi_ad9680_tpl/adc_data_$i axi_ad9680_cpack/fifo_wr_data_$i
### }
connect_bd_net /axi_ad9680_tpl/adc_enable_0 /axi_ad9680_cpack/enable_0
connect_bd_net /axi_ad9680_tpl/adc_data_0 /axi_ad9680_cpack/fifo_wr_data_0
connect_bd_net /axi_ad9680_tpl/adc_enable_1 /axi_ad9680_cpack/enable_1
connect_bd_net /axi_ad9680_tpl/adc_data_1 /axi_ad9680_cpack/fifo_wr_data_1
### ad_connect  axi_ad9680_tpl/adc_dovf axi_ad9680_cpack/fifo_wr_overflow
connect_bd_net /axi_ad9680_tpl/adc_dovf /axi_ad9680_cpack/fifo_wr_overflow
### ad_connect  $sys_cpu_clk axi_ad9680_offload/s_axi_aclk
connect_bd_net -net /sys_cpu_clk /axi_ad9680_offload/s_axi_aclk
### ad_connect  util_daq2_xcvr/rx_out_clk_0 axi_ad9680_offload/s_axis_aclk
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /axi_ad9680_offload/s_axis_aclk
### ad_connect  $sys_cpu_clk axi_ad9680_offload/m_axis_aclk
connect_bd_net -net /sys_cpu_clk /axi_ad9680_offload/m_axis_aclk
### ad_connect  $sys_cpu_clk axi_ad9680_dma/s_axis_aclk
connect_bd_net -net /sys_cpu_clk /axi_ad9680_dma/s_axis_aclk
### ad_connect  $sys_cpu_resetn axi_ad9680_offload/s_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_offload/s_axi_aresetn
### ad_connect  axi_ad9680_jesd_rstgen/peripheral_aresetn axi_ad9680_offload/s_axis_aresetn
connect_bd_net /axi_ad9680_jesd_rstgen/peripheral_aresetn /axi_ad9680_offload/s_axis_aresetn
### ad_connect  $sys_cpu_resetn axi_ad9680_dma/m_dest_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_dma/m_dest_axi_aresetn
### ad_connect  $sys_cpu_resetn axi_ad9680_offload/m_axis_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_offload/m_axis_aresetn
### ad_connect  axi_ad9680_cpack/packed_fifo_wr_en axi_ad9680_offload/i_data_offload/s_axis_valid
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9680_offload/i_data_offload/s_axis_valid> is being overridden by the user with net <s_axis_valid_1>. This pin will not be connected as a part of interface connection <s_axis>.
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9680_cpack/packed_fifo_wr_en> is being overridden by the user with net <axi_ad9680_cpack_packed_fifo_wr_en>. This pin will not be connected as a part of interface connection <packed_fifo_wr>.
connect_bd_net /axi_ad9680_cpack/packed_fifo_wr_en /axi_ad9680_offload/i_data_offload/s_axis_valid
### ad_connect  axi_ad9680_cpack/packed_fifo_wr_data axi_ad9680_offload/i_data_offload/s_axis_data
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9680_offload/i_data_offload/s_axis_data> is being overridden by the user with net <s_axis_data_1>. This pin will not be connected as a part of interface connection <s_axis>.
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9680_cpack/packed_fifo_wr_data> is being overridden by the user with net <axi_ad9680_cpack_packed_fifo_wr_data>. This pin will not be connected as a part of interface connection <packed_fifo_wr>.
connect_bd_net /axi_ad9680_cpack/packed_fifo_wr_data /axi_ad9680_offload/i_data_offload/s_axis_data
### ad_connect axi_ad9680_offload/m_axis axi_ad9680_dma/s_axis
connect_bd_intf_net /axi_ad9680_offload/m_axis /axi_ad9680_dma/s_axis
### ad_cpu_interconnect 0x44A60000 axi_ad9144_xcvr
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M06_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M06_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9144_xcvr/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9144_xcvr/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M06_AXI /axi_ad9144_xcvr/s_axi
### ad_cpu_interconnect 0x44A04000 axi_ad9144_tpl
/axi_ad9144_tpl/dac_tpl_core/s_axi_aclk
/axi_ad9144_tpl/dac_tpl_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M07_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M07_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9144_tpl/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9144_tpl/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M07_AXI /axi_ad9144_tpl/s_axi
### ad_cpu_interconnect 0x44A90000 axi_ad9144_jesd
/axi_ad9144_jesd/tx_axi/s_axi_aclk
/axi_ad9144_jesd/tx_axi
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M08_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M08_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9144_jesd/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9144_jesd/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M08_AXI /axi_ad9144_jesd/s_axi
### ad_cpu_interconnect 0x7c420000 axi_ad9144_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M09_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M09_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9144_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9144_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M09_AXI /axi_ad9144_dma/s_axi
### ad_cpu_interconnect 0x7c440000 axi_ad9144_offload
/axi_ad9144_offload/i_data_offload/s_axi_aclk
/axi_ad9144_offload/i_data_offload
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M10_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M10_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M10_AXI /axi_ad9144_offload/s_axi
### ad_cpu_interconnect 0x44A50000 axi_ad9680_xcvr
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M11_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M11_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9680_xcvr/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_xcvr/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M11_AXI /axi_ad9680_xcvr/s_axi
### ad_cpu_interconnect 0x44A10000 axi_ad9680_tpl
/axi_ad9680_tpl/adc_tpl_core/s_axi_aclk
/axi_ad9680_tpl/adc_tpl_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M12_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M12_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9680_tpl/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_tpl/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M12_AXI /axi_ad9680_tpl/s_axi
### ad_cpu_interconnect 0x44AA0000 axi_ad9680_jesd
/axi_ad9680_jesd/rx_axi/s_axi_aclk
/axi_ad9680_jesd/rx_axi
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M13_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M13_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9680_jesd/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_jesd/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M13_AXI /axi_ad9680_jesd/s_axi
### ad_cpu_interconnect 0x7c400000 axi_ad9680_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M14_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M14_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9680_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M14_AXI /axi_ad9680_dma/s_axi
### ad_cpu_interconnect 0x7c460000 axi_ad9680_offload
/axi_ad9680_offload/i_data_offload/s_axi_aclk
/axi_ad9680_offload/i_data_offload
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M15_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M15_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M15_AXI /axi_ad9680_offload/s_axi
### ad_mem_hp3_interconnect $sys_cpu_clk sys_ps7/S_AXI_HP3
connect_bd_net -net /sys_cpu_resetn /axi_hp3_interconnect/aresetn
connect_bd_net -net /sys_cpu_clk /axi_hp3_interconnect/aclk
connect_bd_intf_net /axi_hp3_interconnect/M00_AXI /sys_ps7/S_AXI_HP3
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP3_ACLK
### ad_mem_hp3_interconnect $sys_cpu_clk axi_ad9680_xcvr/m_axi
connect_bd_intf_net /axi_hp3_interconnect/S00_AXI /axi_ad9680_xcvr/m_axi
Slave segment '/sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM' is being assigned into address space '/axi_ad9680_xcvr/m_axi' at <0x0000_0000 [ 1G ]>.
### ad_mem_hp1_interconnect $sys_cpu_clk sys_ps7/S_AXI_HP1
connect_bd_net -net /sys_cpu_resetn /axi_hp1_interconnect/aresetn
connect_bd_net -net /sys_cpu_clk /axi_hp1_interconnect/aclk
connect_bd_intf_net /axi_hp1_interconnect/M00_AXI /sys_ps7/S_AXI_HP1
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP1_ACLK
### ad_mem_hp1_interconnect $sys_cpu_clk axi_ad9144_dma/m_src_axi
connect_bd_intf_net /axi_hp1_interconnect/S00_AXI /axi_ad9144_dma/m_src_axi
connect_bd_net -net /sys_cpu_clk /axi_ad9144_dma/m_src_axi_aclk
Slave segment '/sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM' is being assigned into address space '/axi_ad9144_dma/m_src_axi' at <0x0000_0000 [ 1G ]>.
### ad_mem_hp2_interconnect $sys_cpu_clk sys_ps7/S_AXI_HP2
connect_bd_net -net /sys_cpu_resetn /axi_hp2_interconnect/aresetn
connect_bd_net -net /sys_cpu_clk /axi_hp2_interconnect/aclk
connect_bd_intf_net /axi_hp2_interconnect/M00_AXI /sys_ps7/S_AXI_HP2
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP2_ACLK
### ad_mem_hp2_interconnect $sys_cpu_clk axi_ad9680_dma/m_dest_axi
connect_bd_intf_net /axi_hp2_interconnect/S00_AXI /axi_ad9680_dma/m_dest_axi
connect_bd_net -net /sys_cpu_clk /axi_ad9680_dma/m_dest_axi_aclk
Slave segment '/sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/axi_ad9680_dma/m_dest_axi' at <0x0000_0000 [ 1G ]>.
### ad_cpu_interrupt ps-10 mb-15 axi_ad9144_jesd/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In10
connect_bd_net /sys_concat_intc/In10 /axi_ad9144_jesd/irq
### ad_cpu_interrupt ps-11 mb-14 axi_ad9680_jesd/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In11
connect_bd_net /sys_concat_intc/In11 /axi_ad9680_jesd/irq
### ad_cpu_interrupt ps-12 mb-13 axi_ad9144_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In12
connect_bd_net /sys_concat_intc/In12 /axi_ad9144_dma/irq
### ad_cpu_interrupt ps-13 mb-12 axi_ad9680_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In13
connect_bd_net /sys_concat_intc/In13 /axi_ad9680_dma/irq
## if {$adc_offload_type} {
##   set offload_name axi_ad9680_offload
## }
## if {$dac_offload_type} {
##   set offload_name axi_ad9144_offload
## }
## if {$adc_offload_type || $dac_offload_type} {
## 
##     ad_ip_instance proc_sys_reset axi_rstgen
##     ad_ip_instance mig_7series axi_ddr_cntrl
##     file copy -force $ad_hdl_dir/projects/common/zc706/zc706_plddr3_mig.prj [get_property IP_DIR \
##       [get_ips [get_property CONFIG.Component_Name [get_bd_cells axi_ddr_cntrl]]]]
##     ad_ip_parameter axi_ddr_cntrl CONFIG.XML_INPUT_FILE zc706_plddr3_mig.prj
## 
##     # PL-DDR data offload interfaces
##     create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 sys_clk
##     create_bd_port -dir I -type rst sys_rst
##     set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports sys_rst]
##     create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr3
## 
##     ad_connect axi_ddr_cntrl/ui_clk axi_rstgen/slowest_sync_clk
##     ad_connect axi_ddr_cntrl/ui_clk $offload_name/storage_unit/m_axi_aclk
##     ad_connect axi_ddr_cntrl/S_AXI $offload_name/storage_unit/MAXI_0
##     ad_connect axi_rstgen/peripheral_aresetn $offload_name/storage_unit/m_axi_aresetn
##     ad_connect axi_rstgen/peripheral_aresetn axi_ddr_cntrl/aresetn
##     ad_connect sys_cpu_resetn axi_rstgen/ext_reset_in
## 
##     assign_bd_address [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl]]
## 
##     ad_connect  sys_rst axi_ddr_cntrl/sys_rst
##     ad_connect  sys_clk axi_ddr_cntrl/SYS_CLK
##     ad_connect  ddr3    axi_ddr_cntrl/DDR3
##     ad_connect  axi_ddr_cntrl/device_temp_i GND
##     ad_connect  $offload_name/i_data_offload/ddr_calib_done axi_ddr_cntrl/init_calib_complete
## 
## }
connect_bd_net /axi_ddr_cntrl/ui_clk /axi_rstgen/slowest_sync_clk
connect_bd_net /axi_ddr_cntrl/ui_clk /axi_ad9680_offload/storage_unit/m_axi_aclk
connect_bd_intf_net /axi_ddr_cntrl/S_AXI /axi_ad9680_offload/storage_unit/MAXI_0
connect_bd_net /axi_rstgen/peripheral_aresetn /axi_ad9680_offload/storage_unit/m_axi_aresetn
connect_bd_net /axi_rstgen/peripheral_aresetn /axi_ddr_cntrl/aresetn
connect_bd_net -net /sys_cpu_resetn /axi_rstgen/ext_reset_in
Slave segment '/axi_ddr_cntrl/memmap/memaddr' is being assigned into address space '/axi_ad9680_offload/storage_unit/MAXI_0' at <0x8000_0000 [ 1G ]>.
connect_bd_net /sys_rst /axi_ddr_cntrl/sys_rst
connect_bd_intf_net /sys_clk /axi_ddr_cntrl/SYS_CLK
connect_bd_intf_net /ddr3 /axi_ddr_cntrl/DDR3
connect_bd_net /GND_12/dout /axi_ddr_cntrl/device_temp_i
connect_bd_net /axi_ad9680_offload/i_data_offload/ddr_calib_done /axi_ddr_cntrl/init_calib_complete
## set mem_init_sys_path [get_env_param ADI_PROJECT_DIR ""]mem_init_sys.txt;
## ad_ip_parameter axi_sysid_0 CONFIG.ROM_ADDR_BITS 9
## ad_ip_parameter rom_sys_0 CONFIG.PATH_TO_FILE "[pwd]/$mem_init_sys_path"
## ad_ip_parameter rom_sys_0 CONFIG.ROM_ADDR_BITS 9
## set sys_cstring "ADC_OFFLOAD_TYPE=$adc_offload_type\nDAC_OFFLOAD_TYPE=$dac_offload_type"
## sysid_gen_sys_init_file $sys_cstring
project_name: daq2_zc706
gitsha_string: ae6e248f219a5bb2e63733c762e9561c072d037e
gitsha_hex: 6536656166383432613931323262623537333665376333333965323663313635643237306537333000000000
git_clean_string: t
git_clean_hex: 00000074
gitbranch_string: hdl_2022_r2
git_branch_hex: 5f6c6468323230320032725f00000000000000000000000000000000
vadj_check_string: vadj
vadj_check_hex: 6a646176
thetime: 1712758622
timedate_hex: 323137313638353700003232
boardname_string: zc706
boardname_hex: 3037637a00000036000000000000000000000000000000000000000000000000
projname_string: daq2
projname_hex: 3271616400000000000000000000000000000000000000000000000000000000
custom_string: ADC_OFFLOAD_TYPE=1
DAC_OFFLOAD_TYPE=0
custom_hex: 5f4344414c46464f5f44414f45505954440a313d4f5f43414f4c4646545f44413d45505900000030000000000000000000000000000000000000000000000000
Wrote  : </home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_axi_hp0_interconnect_0: SmartConnect system_axi_hp0_interconnect_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_axi_hp1_interconnect_0: SmartConnect system_axi_hp1_interconnect_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_axi_hp3_interconnect_0: SmartConnect system_axi_hp3_interconnect_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_axi_hp2_interconnect_0: SmartConnect system_axi_hp2_interconnect_0 is in High-performance Mode.
INFO: [analog.com:user:util_hbm:1.0-2] /axi_ad9680_offload/storage_unit: AXI Address Width  set to 30
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /sys_audio_clkgen clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi_hdmi_core/reference_clk have been updated from connected ip, but BD cell '/axi_hdmi_core' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 148484848.4848485 
Please resolve any mismatches by directly setting properties on BD cell </axi_hdmi_core> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_spdif_tx_core/spdif_data_clk have been updated from connected ip, but BD cell '/axi_spdif_tx_core' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 12287988 
Please resolve any mismatches by directly setting properties on BD cell </axi_spdif_tx_core> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /util_daq2_xcvr/up_qpll_rst_0 have been updated from connected ip, but BD cell '/util_daq2_xcvr' does not accept parameter changes, so they may not be synchronized with cell properties:
	POLARITY = ACTIVE_HIGH 
Please resolve any mismatches by directly setting properties on BD cell </util_daq2_xcvr> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /util_daq2_xcvr/up_cpll_rst_0 have been updated from connected ip, but BD cell '/util_daq2_xcvr' does not accept parameter changes, so they may not be synchronized with cell properties:
	POLARITY = ACTIVE_HIGH 
Please resolve any mismatches by directly setting properties on BD cell </util_daq2_xcvr> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /util_daq2_xcvr/up_cpll_rst_1 have been updated from connected ip, but BD cell '/util_daq2_xcvr' does not accept parameter changes, so they may not be synchronized with cell properties:
	POLARITY = ACTIVE_HIGH 
Please resolve any mismatches by directly setting properties on BD cell </util_daq2_xcvr> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /util_daq2_xcvr/up_cpll_rst_2 have been updated from connected ip, but BD cell '/util_daq2_xcvr' does not accept parameter changes, so they may not be synchronized with cell properties:
	POLARITY = ACTIVE_HIGH 
Please resolve any mismatches by directly setting properties on BD cell </util_daq2_xcvr> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /util_daq2_xcvr/up_cpll_rst_3 have been updated from connected ip, but BD cell '/util_daq2_xcvr' does not accept parameter changes, so they may not be synchronized with cell properties:
	POLARITY = ACTIVE_HIGH 
Please resolve any mismatches by directly setting properties on BD cell </util_daq2_xcvr> to completely resolve these warnings.
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Verilog Output written to : /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v
Verilog Output written to : /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_main .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_200m_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_audio_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_spdif_tx_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sysid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_sys_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
Exporting to file /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/hw_handoff/system_axi_hp0_interconnect_0.hwh
Generated Hardware Definition File /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/system_axi_hp0_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp0_interconnect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_jesd/tx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_jesd/tx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_tpl/dac_tpl_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_tpl/data_concat0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_tpl/enable_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_tpl/valid_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_tpl/enable_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_tpl/valid_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_upack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_offload/i_data_offload .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_offload/storage_unit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_jesd/rx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_jesd/rx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl/adc_tpl_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl/data_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl/enable_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl/valid_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl/data_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl/enable_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl/valid_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_cpack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_offload/i_data_offload .
WARNING: [IP_Flow 19-1971] File named "bd/bd.tcl" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_offload/storage_unit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_daq2_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_jesd_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_jesd_rstgen .
Exporting to file /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/hw_handoff/system_axi_hp3_interconnect_0.hwh
Generated Hardware Definition File /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/synth/system_axi_hp3_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp3_interconnect .
Exporting to file /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/hw_handoff/system_axi_hp1_interconnect_0.hwh
Generated Hardware Definition File /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/system_axi_hp1_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp1_interconnect .
Exporting to file /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/hw_handoff/system_axi_hp2_interconnect_0.hwh
Generated Hardware Definition File /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/system_axi_hp2_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp2_interconnect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ddr_cntrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_12 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/s00_couplers/auto_pc .
Exporting to file /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 7462.816 ; gain = 379.828 ; free physical = 11205 ; free virtual = 20269
INFO: [Project 1-1716] Could not find the wrapper file daq2_zc706.srcs/sources_1/bd/system/hdl/system_wrapper.v, checking in project .gen location instead.
INFO: [Vivado 12-12391] Found file daq2_zc706.gen/sources_1/bd/system/hdl/system_wrapper.v, importing it to Project
# adi_project_files daq2_zc706 [list \
#   "../common/daq2_spi.v" \
#   "system_top.v" \
#   "system_constr.xdc"\
#   "$ad_hdl_dir/library/common/ad_iobuf.v" \
#   "$ad_hdl_dir/projects/common/zc706/zc706_plddr3_constr.xdc" \
#   "$ad_hdl_dir/projects/common/zc706/zc706_system_constr.xdc" ]
# adi_project_run daq2_zc706
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_iic_main_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_200m_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hdmi_clkgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hdmi_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hdmi_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_audio_clkgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_spdif_tx_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_sysid_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rom_sys_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hp0_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9144_xcvr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tx_axi_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tx_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_dac_tpl_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9144_upack_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9144_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_i_data_offload_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_storage_unit_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_xcvr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rx_axi_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rx_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_adc_tpl_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_cpack_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_i_data_offload_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_storage_unit_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_daq2_xcvr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9144_jesd_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_jesd_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hp3_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hp1_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hp2_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_adc_tpl_core_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9144_dma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9144_jesd_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9144_upack_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9144_xcvr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9680_cpack_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9680_dma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9680_jesd_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9680_xcvr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_hdmi_clkgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_hdmi_core_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_hdmi_dma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_hp0_interconnect_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_hp1_interconnect_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_hp2_interconnect_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_hp3_interconnect_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_iic_main_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_spdif_tx_core_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_sysid_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_dac_tpl_core_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_i_data_offload_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_i_data_offload_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rom_sys_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rx_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rx_axi_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_storage_unit_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_storage_unit_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_sys_200m_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_sys_audio_clkgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_sys_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_tx_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_tx_axi_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_daq2_xcvr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_adc_tpl_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hdmi_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hdmi_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_storage_unit_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9144_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_iic_main_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_spdif_tx_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_i_data_offload_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9144_jesd_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9144_upack_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_sysid_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_200m_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_audio_clkgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tx_axi_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9144_xcvr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_i_data_offload_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_cpack_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hp0_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hp1_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rx_axi_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_storage_unit_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_jesd_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hdmi_clkgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hp2_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rom_sys_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tx_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_xcvr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hp3_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_dac_tpl_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rx_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_daq2_xcvr_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Apr 10 17:17:41 2024] Launched system_sys_ps7_0_synth_1, system_axi_iic_main_0_synth_1, system_sys_rstgen_0_synth_1, system_sys_200m_rstgen_0_synth_1, system_axi_hdmi_clkgen_0_synth_1, system_axi_hdmi_core_0_synth_1, system_axi_hdmi_dma_0_synth_1, system_sys_audio_clkgen_0_synth_1, system_axi_spdif_tx_core_0_synth_1, system_axi_sysid_0_0_synth_1, system_rom_sys_0_0_synth_1, system_xbar_0_synth_1, system_axi_hp0_interconnect_0_synth_1, system_axi_ad9144_xcvr_0_synth_1, system_tx_axi_0_synth_1, system_tx_0_synth_1, system_dac_tpl_core_0_synth_1, system_axi_ad9144_upack_0_synth_1, system_axi_ad9144_dma_0_synth_1, system_i_data_offload_0_synth_1, system_storage_unit_0_synth_1, system_axi_ad9680_xcvr_0_synth_1, system_rx_axi_0_synth_1, system_rx_0_synth_1, system_adc_tpl_core_0_synth_1, system_axi_ad9680_cpack_0_synth_1, system_axi_ad9680_dma_0_synth_1, system_i_data_offload_1_synth_1, system_storage_unit_1_synth_1, system_util_daq2_xcvr_0_synth_1, system_axi_ad9144_jesd_rstgen_0_synth_1, system_axi_ad9680_jesd_rstgen_0_synth_1, system_axi_hp3_interconnect_0_synth_1, system_axi_hp1_interconnect_0_synth_1, system_axi_hp2_interconnect_0_synth_1, system_axi_rstgen_0_synth_1, system_axi_ddr_cntrl_0_synth_1, system_auto_pc_0_synth_1...
Run output will be captured here:
system_sys_ps7_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_sys_ps7_0_synth_1/runme.log
system_axi_iic_main_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_iic_main_0_synth_1/runme.log
system_sys_rstgen_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_sys_rstgen_0_synth_1/runme.log
system_sys_200m_rstgen_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_sys_200m_rstgen_0_synth_1/runme.log
system_axi_hdmi_clkgen_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_hdmi_clkgen_0_synth_1/runme.log
system_axi_hdmi_core_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_hdmi_core_0_synth_1/runme.log
system_axi_hdmi_dma_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_hdmi_dma_0_synth_1/runme.log
system_sys_audio_clkgen_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_sys_audio_clkgen_0_synth_1/runme.log
system_axi_spdif_tx_core_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_spdif_tx_core_0_synth_1/runme.log
system_axi_sysid_0_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_sysid_0_0_synth_1/runme.log
system_rom_sys_0_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_rom_sys_0_0_synth_1/runme.log
system_xbar_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_xbar_0_synth_1/runme.log
system_axi_hp0_interconnect_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_hp0_interconnect_0_synth_1/runme.log
system_axi_ad9144_xcvr_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_ad9144_xcvr_0_synth_1/runme.log
system_tx_axi_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_tx_axi_0_synth_1/runme.log
system_tx_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_tx_0_synth_1/runme.log
system_dac_tpl_core_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_dac_tpl_core_0_synth_1/runme.log
system_axi_ad9144_upack_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_ad9144_upack_0_synth_1/runme.log
system_axi_ad9144_dma_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_ad9144_dma_0_synth_1/runme.log
system_i_data_offload_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_i_data_offload_0_synth_1/runme.log
system_storage_unit_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_storage_unit_0_synth_1/runme.log
system_axi_ad9680_xcvr_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_ad9680_xcvr_0_synth_1/runme.log
system_rx_axi_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_rx_axi_0_synth_1/runme.log
system_rx_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_rx_0_synth_1/runme.log
system_adc_tpl_core_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_adc_tpl_core_0_synth_1/runme.log
system_axi_ad9680_cpack_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_ad9680_cpack_0_synth_1/runme.log
system_axi_ad9680_dma_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_ad9680_dma_0_synth_1/runme.log
system_i_data_offload_1_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_i_data_offload_1_synth_1/runme.log
system_storage_unit_1_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_storage_unit_1_synth_1/runme.log
system_util_daq2_xcvr_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_util_daq2_xcvr_0_synth_1/runme.log
system_axi_ad9144_jesd_rstgen_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_ad9144_jesd_rstgen_0_synth_1/runme.log
system_axi_ad9680_jesd_rstgen_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_ad9680_jesd_rstgen_0_synth_1/runme.log
system_axi_hp3_interconnect_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_hp3_interconnect_0_synth_1/runme.log
system_axi_hp1_interconnect_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_hp1_interconnect_0_synth_1/runme.log
system_axi_hp2_interconnect_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_hp2_interconnect_0_synth_1/runme.log
system_axi_rstgen_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_rstgen_0_synth_1/runme.log
system_axi_ddr_cntrl_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_ddr_cntrl_0_synth_1/runme.log
system_auto_pc_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_auto_pc_0_synth_1/runme.log
[Wed Apr 10 17:17:42 2024] Launched system_sys_ps7_0_synth_1, system_axi_iic_main_0_synth_1, system_sys_rstgen_0_synth_1, system_sys_200m_rstgen_0_synth_1, system_axi_hdmi_clkgen_0_synth_1, system_axi_hdmi_core_0_synth_1, system_axi_hdmi_dma_0_synth_1, system_sys_audio_clkgen_0_synth_1, system_axi_spdif_tx_core_0_synth_1, system_axi_sysid_0_0_synth_1, system_rom_sys_0_0_synth_1, system_xbar_0_synth_1, system_axi_hp0_interconnect_0_synth_1, system_axi_ad9144_xcvr_0_synth_1, system_tx_axi_0_synth_1, system_tx_0_synth_1, system_dac_tpl_core_0_synth_1, system_axi_ad9144_upack_0_synth_1, system_axi_ad9144_dma_0_synth_1, system_i_data_offload_0_synth_1, system_storage_unit_0_synth_1, system_axi_ad9680_xcvr_0_synth_1, system_rx_axi_0_synth_1, system_rx_0_synth_1, system_adc_tpl_core_0_synth_1, system_axi_ad9680_cpack_0_synth_1, system_axi_ad9680_dma_0_synth_1, system_i_data_offload_1_synth_1, system_storage_unit_1_synth_1, system_util_daq2_xcvr_0_synth_1, system_axi_ad9144_jesd_rstgen_0_synth_1, system_axi_ad9680_jesd_rstgen_0_synth_1, system_axi_hp3_interconnect_0_synth_1, system_axi_hp1_interconnect_0_synth_1, system_axi_hp2_interconnect_0_synth_1, system_axi_rstgen_0_synth_1, system_axi_ddr_cntrl_0_synth_1, system_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
system_sys_ps7_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_sys_ps7_0_synth_1/runme.log
system_axi_iic_main_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_iic_main_0_synth_1/runme.log
system_sys_rstgen_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_sys_rstgen_0_synth_1/runme.log
system_sys_200m_rstgen_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_sys_200m_rstgen_0_synth_1/runme.log
system_axi_hdmi_clkgen_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_hdmi_clkgen_0_synth_1/runme.log
system_axi_hdmi_core_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_hdmi_core_0_synth_1/runme.log
system_axi_hdmi_dma_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_hdmi_dma_0_synth_1/runme.log
system_sys_audio_clkgen_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_sys_audio_clkgen_0_synth_1/runme.log
system_axi_spdif_tx_core_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_spdif_tx_core_0_synth_1/runme.log
system_axi_sysid_0_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_sysid_0_0_synth_1/runme.log
system_rom_sys_0_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_rom_sys_0_0_synth_1/runme.log
system_xbar_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_xbar_0_synth_1/runme.log
system_axi_hp0_interconnect_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_hp0_interconnect_0_synth_1/runme.log
system_axi_ad9144_xcvr_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_ad9144_xcvr_0_synth_1/runme.log
system_tx_axi_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_tx_axi_0_synth_1/runme.log
system_tx_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_tx_0_synth_1/runme.log
system_dac_tpl_core_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_dac_tpl_core_0_synth_1/runme.log
system_axi_ad9144_upack_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_ad9144_upack_0_synth_1/runme.log
system_axi_ad9144_dma_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_ad9144_dma_0_synth_1/runme.log
system_i_data_offload_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_i_data_offload_0_synth_1/runme.log
system_storage_unit_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_storage_unit_0_synth_1/runme.log
system_axi_ad9680_xcvr_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_ad9680_xcvr_0_synth_1/runme.log
system_rx_axi_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_rx_axi_0_synth_1/runme.log
system_rx_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_rx_0_synth_1/runme.log
system_adc_tpl_core_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_adc_tpl_core_0_synth_1/runme.log
system_axi_ad9680_cpack_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_ad9680_cpack_0_synth_1/runme.log
system_axi_ad9680_dma_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_ad9680_dma_0_synth_1/runme.log
system_i_data_offload_1_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_i_data_offload_1_synth_1/runme.log
system_storage_unit_1_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_storage_unit_1_synth_1/runme.log
system_util_daq2_xcvr_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_util_daq2_xcvr_0_synth_1/runme.log
system_axi_ad9144_jesd_rstgen_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_ad9144_jesd_rstgen_0_synth_1/runme.log
system_axi_ad9680_jesd_rstgen_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_ad9680_jesd_rstgen_0_synth_1/runme.log
system_axi_hp3_interconnect_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_hp3_interconnect_0_synth_1/runme.log
system_axi_hp1_interconnect_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_hp1_interconnect_0_synth_1/runme.log
system_axi_hp2_interconnect_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_hp2_interconnect_0_synth_1/runme.log
system_axi_rstgen_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_rstgen_0_synth_1/runme.log
system_axi_ddr_cntrl_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_axi_ddr_cntrl_0_synth_1/runme.log
system_auto_pc_0_synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/system_auto_pc_0_synth_1/runme.log
synth_1: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8449.109 ; gain = 749.367 ; free physical = 11060 ; free virtual = 20129
[Wed Apr 10 17:17:43 2024] Waiting for synth_1 to finish...
[Wed Apr 10 17:17:48 2024] Waiting for synth_1 to finish...
[Wed Apr 10 17:17:53 2024] Waiting for synth_1 to finish...
[Wed Apr 10 17:17:58 2024] Waiting for synth_1 to finish...
[Wed Apr 10 17:18:08 2024] Waiting for synth_1 to finish...
[Wed Apr 10 17:18:18 2024] Waiting for synth_1 to finish...
[Wed Apr 10 17:18:28 2024] Waiting for synth_1 to finish...
[Wed Apr 10 17:18:38 2024] Waiting for synth_1 to finish...
[Wed Apr 10 17:18:58 2024] Waiting for synth_1 to finish...
[Wed Apr 10 17:19:18 2024] Waiting for synth_1 to finish...
[Wed Apr 10 17:19:38 2024] Waiting for synth_1 to finish...
[Wed Apr 10 17:19:58 2024] Waiting for synth_1 to finish...
[Wed Apr 10 17:20:39 2024] Waiting for synth_1 to finish...
[Wed Apr 10 17:21:19 2024] Waiting for synth_1 to finish...
[Wed Apr 10 17:21:59 2024] Waiting for synth_1 to finish...
[Wed Apr 10 17:22:39 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top system_top -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1616860
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2132.180 ; gain = 370.770 ; free physical = 9390 ; free virtual = 18760
Synthesis current peak Physical Memory [PSS] (MB): peak = 1499.113; parent = 1309.050; children = 190.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.914; parent = 2142.090; children = 999.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/system_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/home/shahamz/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71489]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [/home/shahamz/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71489]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/shahamz/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/home/shahamz/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/home/shahamz/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/home/shahamz/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6157] synthesizing module 'daq2_spi' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/common/daq2_spi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'daq2_spi' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/common/daq2_spi.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/library/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/library/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf__parameterized0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/library/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf__parameterized0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/library/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/home/shahamz/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/home/shahamz/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:4333]
INFO: [Synth 8-6157] synthesizing module 'system_GND_1_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_1_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_GND_12_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_GND_12_0/synth/system_GND_12_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_12_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_GND_12_0/synth/system_GND_12_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9144_dma_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_ad9144_dma_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9144_dma_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_ad9144_dma_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_strb' of module 'system_axi_ad9144_dma_0' is unconnected for instance 'axi_ad9144_dma' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5509]
WARNING: [Synth 8-7071] port 'm_axis_user' of module 'system_axi_ad9144_dma_0' is unconnected for instance 'axi_ad9144_dma' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5509]
WARNING: [Synth 8-7071] port 'm_axis_id' of module 'system_axi_ad9144_dma_0' is unconnected for instance 'axi_ad9144_dma' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5509]
WARNING: [Synth 8-7071] port 'm_axis_dest' of module 'system_axi_ad9144_dma_0' is unconnected for instance 'axi_ad9144_dma' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5509]
WARNING: [Synth 8-7023] instance 'axi_ad9144_dma' of module 'system_axi_ad9144_dma_0' has 48 connections declared, but only 44 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5509]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9144_jesd_imp_1POUUDD' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_tx_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_tx_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_tx_0_stub.v:5]
WARNING: [Synth 8-7071] port 'lmfc_edge' of module 'system_tx_0' is unconnected for instance 'tx' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:208]
WARNING: [Synth 8-7071] port 'lmfc_clk' of module 'system_tx_0' is unconnected for instance 'tx' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:208]
WARNING: [Synth 8-7071] port 'tx_eof' of module 'system_tx_0' is unconnected for instance 'tx' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:208]
WARNING: [Synth 8-7071] port 'tx_sof' of module 'system_tx_0' is unconnected for instance 'tx' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:208]
WARNING: [Synth 8-7071] port 'tx_somf' of module 'system_tx_0' is unconnected for instance 'tx' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:208]
WARNING: [Synth 8-7071] port 'tx_eomf' of module 'system_tx_0' is unconnected for instance 'tx' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:208]
WARNING: [Synth 8-7023] instance 'tx' of module 'system_tx_0' has 45 connections declared, but only 39 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:208]
INFO: [Synth 8-6157] synthesizing module 'system_tx_axi_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_tx_axi_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_tx_axi_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_tx_axi_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9144_jesd_imp_1POUUDD' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9144_jesd_rstgen_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_ad9144_jesd_rstgen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9144_jesd_rstgen_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_ad9144_jesd_rstgen_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_axi_ad9144_jesd_rstgen_0' is unconnected for instance 'axi_ad9144_jesd_rstgen' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5596]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_axi_ad9144_jesd_rstgen_0' is unconnected for instance 'axi_ad9144_jesd_rstgen' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5596]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_axi_ad9144_jesd_rstgen_0' is unconnected for instance 'axi_ad9144_jesd_rstgen' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5596]
WARNING: [Synth 8-7023] instance 'axi_ad9144_jesd_rstgen' of module 'system_axi_ad9144_jesd_rstgen_0' has 10 connections declared, but only 7 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5596]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9144_offload_imp_4S0I00' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:305]
INFO: [Synth 8-6157] synthesizing module 'system_i_data_offload_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_i_data_offload_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_i_data_offload_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_i_data_offload_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_last' of module 'system_i_data_offload_0' is unconnected for instance 'i_data_offload' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:469]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'system_i_data_offload_0' is unconnected for instance 'i_data_offload' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:469]
WARNING: [Synth 8-7023] instance 'i_data_offload' of module 'system_i_data_offload_0' has 60 connections declared, but only 58 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:469]
INFO: [Synth 8-6157] synthesizing module 'system_storage_unit_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_storage_unit_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_storage_unit_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_storage_unit_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_strb' of module 'system_storage_unit_0' is unconnected for instance 'storage_unit' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:528]
WARNING: [Synth 8-7071] port 'm_axis_user' of module 'system_storage_unit_0' is unconnected for instance 'storage_unit' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:528]
WARNING: [Synth 8-7023] instance 'storage_unit' of module 'system_storage_unit_0' has 29 connections declared, but only 27 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:528]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9144_offload_imp_4S0I00' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:305]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9144_tpl_imp_HWNK30' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:558]
INFO: [Synth 8-6157] synthesizing module 'system_dac_tpl_core_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_dac_tpl_core_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_dac_tpl_core_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_dac_tpl_core_0_stub.v:5]
WARNING: [Synth 8-7071] port 'dac_rst' of module 'system_dac_tpl_core_0' is unconnected for instance 'dac_tpl_core' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:692]
WARNING: [Synth 8-7023] instance 'dac_tpl_core' of module 'system_dac_tpl_core_0' has 30 connections declared, but only 29 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:692]
INFO: [Synth 8-6157] synthesizing module 'system_data_concat0_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_data_concat0_0/synth/system_data_concat0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_data_concat0_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_data_concat0_0/synth/system_data_concat0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_enable_slice_0_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_enable_slice_0_0/synth/system_enable_slice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_enable_slice_0_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_enable_slice_0_0/synth/system_enable_slice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_enable_slice_1_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_enable_slice_1_0/synth/system_enable_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_enable_slice_1_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_enable_slice_1_0/synth/system_enable_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_valid_slice_0_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_valid_slice_0_0/synth/system_valid_slice_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_valid_slice_0_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_valid_slice_0_0/synth/system_valid_slice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_valid_slice_1_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_valid_slice_1_0/synth/system_valid_slice_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_valid_slice_1_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_valid_slice_1_0/synth/system_valid_slice_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9144_tpl_imp_HWNK30' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:558]
WARNING: [Synth 8-7071] port 'dac_valid_1' of module 'axi_ad9144_tpl_imp_HWNK30' is unconnected for instance 'axi_ad9144_tpl' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5640]
WARNING: [Synth 8-7023] instance 'axi_ad9144_tpl' of module 'axi_ad9144_tpl_imp_HWNK30' has 32 connections declared, but only 31 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5640]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9144_upack_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_ad9144_upack_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9144_upack_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_ad9144_upack_0_stub.v:5]
WARNING: [Synth 8-7071] port 'fifo_rd_valid' of module 'system_axi_ad9144_upack_0' is unconnected for instance 'axi_ad9144_upack' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5672]
WARNING: [Synth 8-7023] instance 'axi_ad9144_upack' of module 'system_axi_ad9144_upack_0' has 12 connections declared, but only 11 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5672]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9144_xcvr_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_ad9144_xcvr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9144_xcvr_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_ad9144_xcvr_0_stub.v:5]
WARNING: [Synth 8-7071] port 'up_ch_prbscntreset_0' of module 'system_axi_ad9144_xcvr_0' is unconnected for instance 'axi_ad9144_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5684]
WARNING: [Synth 8-7071] port 'up_ch_bufstatus_rst_0' of module 'system_axi_ad9144_xcvr_0' is unconnected for instance 'axi_ad9144_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5684]
WARNING: [Synth 8-7071] port 'up_ch_prbscntreset_1' of module 'system_axi_ad9144_xcvr_0' is unconnected for instance 'axi_ad9144_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5684]
WARNING: [Synth 8-7071] port 'up_ch_bufstatus_rst_1' of module 'system_axi_ad9144_xcvr_0' is unconnected for instance 'axi_ad9144_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5684]
WARNING: [Synth 8-7071] port 'up_ch_prbscntreset_2' of module 'system_axi_ad9144_xcvr_0' is unconnected for instance 'axi_ad9144_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5684]
WARNING: [Synth 8-7071] port 'up_ch_bufstatus_rst_2' of module 'system_axi_ad9144_xcvr_0' is unconnected for instance 'axi_ad9144_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5684]
WARNING: [Synth 8-7071] port 'up_ch_prbscntreset_3' of module 'system_axi_ad9144_xcvr_0' is unconnected for instance 'axi_ad9144_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5684]
WARNING: [Synth 8-7071] port 'up_ch_bufstatus_rst_3' of module 'system_axi_ad9144_xcvr_0' is unconnected for instance 'axi_ad9144_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5684]
WARNING: [Synth 8-7071] port 'up_status' of module 'system_axi_ad9144_xcvr_0' is unconnected for instance 'axi_ad9144_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5684]
WARNING: [Synth 8-7023] instance 'axi_ad9144_xcvr' of module 'system_axi_ad9144_xcvr_0' has 125 connections declared, but only 116 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5684]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9680_cpack_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_ad9680_cpack_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9680_cpack_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_ad9680_cpack_0_stub.v:5]
WARNING: [Synth 8-7071] port 'packed_fifo_wr_sync' of module 'system_axi_ad9680_cpack_0' is unconnected for instance 'axi_ad9680_cpack' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5801]
WARNING: [Synth 8-7023] instance 'axi_ad9680_cpack' of module 'system_axi_ad9680_cpack_0' has 12 connections declared, but only 11 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5801]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9680_dma_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_ad9680_dma_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9680_dma_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_ad9680_dma_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9680_jesd_imp_9H50XX' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:740]
INFO: [Synth 8-6157] synthesizing module 'system_rx_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_rx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_rx_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_rx_0_stub.v:5]
WARNING: [Synth 8-7071] port 'lmfc_edge' of module 'system_rx_0' is unconnected for instance 'rx' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:999]
WARNING: [Synth 8-7071] port 'lmfc_clk' of module 'system_rx_0' is unconnected for instance 'rx' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:999]
WARNING: [Synth 8-7071] port 'rx_eomf' of module 'system_rx_0' is unconnected for instance 'rx' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:999]
WARNING: [Synth 8-7071] port 'rx_somf' of module 'system_rx_0' is unconnected for instance 'rx' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:999]
WARNING: [Synth 8-7023] instance 'rx' of module 'system_rx_0' has 55 connections declared, but only 51 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:999]
INFO: [Synth 8-6157] synthesizing module 'system_rx_axi_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_rx_axi_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_rx_axi_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_rx_axi_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9680_jesd_imp_9H50XX' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:740]
WARNING: [Synth 8-7071] port 'rx_eof' of module 'axi_ad9680_jesd_imp_9H50XX' is unconnected for instance 'axi_ad9680_jesd' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5865]
WARNING: [Synth 8-7023] instance 'axi_ad9680_jesd' of module 'axi_ad9680_jesd_imp_9H50XX' has 55 connections declared, but only 54 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5865]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9680_jesd_rstgen_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_ad9680_jesd_rstgen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9680_jesd_rstgen_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_ad9680_jesd_rstgen_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_axi_ad9680_jesd_rstgen_0' is unconnected for instance 'axi_ad9680_jesd_rstgen' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5920]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_axi_ad9680_jesd_rstgen_0' is unconnected for instance 'axi_ad9680_jesd_rstgen' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5920]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_axi_ad9680_jesd_rstgen_0' is unconnected for instance 'axi_ad9680_jesd_rstgen' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5920]
WARNING: [Synth 8-7023] instance 'axi_ad9680_jesd_rstgen' of module 'system_axi_ad9680_jesd_rstgen_0' has 10 connections declared, but only 7 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5920]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9680_offload_imp_817SN4' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:1115]
INFO: [Synth 8-6157] synthesizing module 'system_i_data_offload_1' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_i_data_offload_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_i_data_offload_1' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_i_data_offload_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_storage_unit_1' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_storage_unit_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_storage_unit_1' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_storage_unit_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_strb' of module 'system_storage_unit_1' is unconnected for instance 'storage_unit' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:1463]
WARNING: [Synth 8-7071] port 'm_axis_user' of module 'system_storage_unit_1' is unconnected for instance 'storage_unit' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:1463]
WARNING: [Synth 8-7023] instance 'storage_unit' of module 'system_storage_unit_1' has 58 connections declared, but only 56 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:1463]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9680_offload_imp_817SN4' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:1115]
WARNING: [Synth 8-7071] port 's_axis_tready' of module 'axi_ad9680_offload_imp_817SN4' is unconnected for instance 'axi_ad9680_offload' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5928]
WARNING: [Synth 8-7023] instance 'axi_ad9680_offload' of module 'axi_ad9680_offload_imp_817SN4' has 65 connections declared, but only 64 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5928]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9680_tpl_imp_11S3OZB' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:1522]
INFO: [Synth 8-6157] synthesizing module 'system_adc_tpl_core_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_adc_tpl_core_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_adc_tpl_core_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_adc_tpl_core_0_stub.v:5]
WARNING: [Synth 8-7071] port 'link_ready' of module 'system_adc_tpl_core_0' is unconnected for instance 'adc_tpl_core' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:1656]
WARNING: [Synth 8-7071] port 'adc_rst' of module 'system_adc_tpl_core_0' is unconnected for instance 'adc_tpl_core' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:1656]
WARNING: [Synth 8-7023] instance 'adc_tpl_core' of module 'system_adc_tpl_core_0' has 31 connections declared, but only 29 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:1656]
INFO: [Synth 8-6157] synthesizing module 'system_data_slice_0_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_data_slice_0_0/synth/system_data_slice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_data_slice_0_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_data_slice_0_0/synth/system_data_slice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_data_slice_1_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_data_slice_1_0/synth/system_data_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_data_slice_1_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_data_slice_1_0/synth/system_data_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_enable_slice_0_1' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_enable_slice_0_1/synth/system_enable_slice_0_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_enable_slice_0_1' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_enable_slice_0_1/synth/system_enable_slice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_enable_slice_1_1' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_enable_slice_1_1/synth/system_enable_slice_1_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_enable_slice_1_1' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_enable_slice_1_1/synth/system_enable_slice_1_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_valid_slice_0_1' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_valid_slice_0_1/synth/system_valid_slice_0_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_valid_slice_0_1' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_valid_slice_0_1/synth/system_valid_slice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_valid_slice_1_1' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_valid_slice_1_1/synth/system_valid_slice_1_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_valid_slice_1_1' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_valid_slice_1_1/synth/system_valid_slice_1_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9680_tpl_imp_11S3OZB' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:1522]
WARNING: [Synth 8-7071] port 'adc_valid_1' of module 'axi_ad9680_tpl_imp_11S3OZB' is unconnected for instance 'axi_ad9680_tpl' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5993]
WARNING: [Synth 8-7023] instance 'axi_ad9680_tpl' of module 'axi_ad9680_tpl_imp_11S3OZB' has 32 connections declared, but only 31 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:5993]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9680_xcvr_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_ad9680_xcvr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9680_xcvr_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_ad9680_xcvr_0_stub.v:5]
WARNING: [Synth 8-7071] port 'up_ch_prbsforceerr_0' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6025]
WARNING: [Synth 8-7071] port 'up_ch_tx_diffctrl_0' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6025]
WARNING: [Synth 8-7071] port 'up_ch_tx_postcursor_0' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6025]
WARNING: [Synth 8-7071] port 'up_ch_tx_precursor_0' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6025]
WARNING: [Synth 8-7071] port 'up_ch_prbsforceerr_1' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6025]
WARNING: [Synth 8-7071] port 'up_ch_tx_diffctrl_1' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6025]
WARNING: [Synth 8-7071] port 'up_ch_tx_postcursor_1' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6025]
WARNING: [Synth 8-7071] port 'up_ch_tx_precursor_1' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6025]
WARNING: [Synth 8-7071] port 'up_ch_prbsforceerr_2' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6025]
WARNING: [Synth 8-7071] port 'up_ch_tx_diffctrl_2' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6025]
WARNING: [Synth 8-7071] port 'up_ch_tx_postcursor_2' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6025]
WARNING: [Synth 8-7071] port 'up_ch_tx_precursor_2' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6025]
WARNING: [Synth 8-7071] port 'up_ch_prbsforceerr_3' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6025]
WARNING: [Synth 8-7071] port 'up_ch_tx_diffctrl_3' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6025]
WARNING: [Synth 8-7071] port 'up_ch_tx_postcursor_3' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6025]
WARNING: [Synth 8-7071] port 'up_ch_tx_precursor_3' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6025]
WARNING: [Synth 8-7071] port 'up_status' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6025]
WARNING: [Synth 8-7023] instance 'axi_ad9680_xcvr' of module 'system_axi_ad9680_xcvr_0' has 166 connections declared, but only 149 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6025]
INFO: [Synth 8-6157] synthesizing module 'system_axi_cpu_interconnect_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:7518]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_I5GH1N' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:1706]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_I5GH1N' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:1706]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UBGIXM' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:1838]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UBGIXM' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:1838]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1J5P44O' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:1984]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1J5P44O' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:1984]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_T17W6X' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:2130]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_T17W6X' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:2130]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_15FU5SC' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:2276]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_15FU5SC' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:2276]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_GFBASD' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:2422]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_GFBASD' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:2422]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_59JXRJ' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:2568]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_59JXRJ' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:2568]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1GBLMBI' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:2714]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1GBLMBI' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:2714]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_E05M9W' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:2860]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_E05M9W' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:2860]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_17AVPN9' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:3006]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_17AVPN9' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:3006]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_1J5SI6G' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:3152]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_1J5SI6G' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:3152]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_T19VO9' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:3298]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_T19VO9' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:3298]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_I5JGX7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:3444]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_I5JGX7' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:3444]
INFO: [Synth 8-6157] synthesizing module 'm13_couplers_imp_1UBI48Q' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:3590]
INFO: [Synth 8-6155] done synthesizing module 'm13_couplers_imp_1UBI48Q' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:3590]
INFO: [Synth 8-6157] synthesizing module 'm14_couplers_imp_59NWCV' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:3736]
INFO: [Synth 8-6155] done synthesizing module 'm14_couplers_imp_59NWCV' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:3736]
INFO: [Synth 8-6157] synthesizing module 'm15_couplers_imp_1GBO6CE' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:3882]
INFO: [Synth 8-6155] done synthesizing module 'm15_couplers_imp_1GBO6CE' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:3882]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WZLZH6' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:4028]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WZLZH6' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:4028]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_cpu_interconnect_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:7518]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ddr_cntrl_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_ddr_cntrl_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ddr_cntrl_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_ddr_cntrl_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ui_clk_sync_rst' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6552]
WARNING: [Synth 8-7071] port 'ui_addn_clk_0' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6552]
WARNING: [Synth 8-7071] port 'ui_addn_clk_1' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6552]
WARNING: [Synth 8-7071] port 'ui_addn_clk_2' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6552]
WARNING: [Synth 8-7071] port 'ui_addn_clk_3' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6552]
WARNING: [Synth 8-7071] port 'ui_addn_clk_4' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6552]
WARNING: [Synth 8-7071] port 'mmcm_locked' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6552]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6552]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6552]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6552]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6552]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6552]
WARNING: [Synth 8-7071] port 'device_temp' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6552]
WARNING: [Synth 8-7023] instance 'axi_ddr_cntrl' of module 'system_axi_ddr_cntrl_0' has 70 connections declared, but only 57 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6552]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hdmi_clkgen_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_hdmi_clkgen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hdmi_clkgen_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_hdmi_clkgen_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hdmi_core_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_hdmi_core_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hdmi_core_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_hdmi_core_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hdmi_dma_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_hdmi_dma_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hdmi_dma_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_hdmi_dma_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_strb' of module 'system_axi_hdmi_dma_0' is unconnected for instance 'axi_hdmi_dma' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6667]
WARNING: [Synth 8-7071] port 'm_axis_keep' of module 'system_axi_hdmi_dma_0' is unconnected for instance 'axi_hdmi_dma' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6667]
WARNING: [Synth 8-7071] port 'm_axis_user' of module 'system_axi_hdmi_dma_0' is unconnected for instance 'axi_hdmi_dma' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6667]
WARNING: [Synth 8-7071] port 'm_axis_id' of module 'system_axi_hdmi_dma_0' is unconnected for instance 'axi_hdmi_dma' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6667]
WARNING: [Synth 8-7071] port 'm_axis_dest' of module 'system_axi_hdmi_dma_0' is unconnected for instance 'axi_hdmi_dma' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6667]
WARNING: [Synth 8-7071] port 'm_axis_xfer_req' of module 'system_axi_hdmi_dma_0' is unconnected for instance 'axi_hdmi_dma' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6667]
WARNING: [Synth 8-7023] instance 'axi_hdmi_dma' of module 'system_axi_hdmi_dma_0' has 48 connections declared, but only 42 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6667]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp0_interconnect_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_hp0_interconnect_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp0_interconnect_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_hp0_interconnect_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp1_interconnect_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_hp1_interconnect_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp1_interconnect_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_hp1_interconnect_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp2_interconnect_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_hp2_interconnect_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp2_interconnect_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_hp2_interconnect_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp3_interconnect_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_hp3_interconnect_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp3_interconnect_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_hp3_interconnect_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_axi_iic_main_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_iic_main_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_iic_main_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_iic_main_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gpo' of module 'system_axi_iic_main_0' is unconnected for instance 'axi_iic_main' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6870]
WARNING: [Synth 8-7023] instance 'axi_iic_main' of module 'system_axi_iic_main_0' has 27 connections declared, but only 26 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6870]
INFO: [Synth 8-6157] synthesizing module 'system_axi_rstgen_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_rstgen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_rstgen_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_rstgen_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_axi_rstgen_0' is unconnected for instance 'axi_rstgen' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6897]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_axi_rstgen_0' is unconnected for instance 'axi_rstgen' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6897]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_axi_rstgen_0' is unconnected for instance 'axi_rstgen' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6897]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_axi_rstgen_0' is unconnected for instance 'axi_rstgen' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6897]
WARNING: [Synth 8-7023] instance 'axi_rstgen' of module 'system_axi_rstgen_0' has 10 connections declared, but only 6 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6897]
INFO: [Synth 8-6157] synthesizing module 'system_axi_spdif_tx_core_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_spdif_tx_core_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_spdif_tx_core_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_spdif_tx_core_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_axi_sysid_0_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_sysid_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_sysid_0_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_axi_sysid_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_rom_sys_0_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_rom_sys_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_rom_sys_0_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_rom_sys_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_sys_200m_rstgen_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_sys_200m_rstgen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_200m_rstgen_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_sys_200m_rstgen_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_sys_200m_rstgen_0' is unconnected for instance 'sys_200m_rstgen' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6966]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_sys_200m_rstgen_0' is unconnected for instance 'sys_200m_rstgen' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6966]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_sys_200m_rstgen_0' is unconnected for instance 'sys_200m_rstgen' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6966]
WARNING: [Synth 8-7023] instance 'sys_200m_rstgen' of module 'system_sys_200m_rstgen_0' has 10 connections declared, but only 7 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6966]
INFO: [Synth 8-6157] synthesizing module 'system_sys_audio_clkgen_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_sys_audio_clkgen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_audio_clkgen_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_sys_audio_clkgen_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_sys_concat_intc_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_concat_intc_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_sys_ps7_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_sys_ps7_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_ps7_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_sys_ps7_0_stub.v:5]
WARNING: [Synth 8-7071] port 'SPI0_SCLK_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'SPI0_MOSI_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'SPI0_MISO_O' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'SPI0_MISO_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'SPI0_SS_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'SPI1_SCLK_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'SPI1_MOSI_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'SPI1_MISO_O' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'SPI1_MISO_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'SPI1_SS_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_AWREADY' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BVALID' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WREADY' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BRESP' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_AWREADY' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_BVALID' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WREADY' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_BRESP' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_BID' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RID' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RCOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WCOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RACOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WACOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARREADY' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RLAST' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RVALID' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RRESP' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_BID' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RID' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RDATA' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RCOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WCOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RACOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WACOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_BID' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_RID' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_RCOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_WCOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_RACOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_WACOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'FCLK_CLK2' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7071] port 'FCLK_RESET2_N' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
WARNING: [Synth 8-7023] instance 'sys_ps7' of module 'system_sys_ps7_0' has 289 connections declared, but only 238 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:6996]
INFO: [Synth 8-6157] synthesizing module 'system_sys_rstgen_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_sys_rstgen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_rstgen_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_sys_rstgen_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_sys_rstgen_0' is unconnected for instance 'sys_rstgen' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:7235]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_sys_rstgen_0' is unconnected for instance 'sys_rstgen' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:7235]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_sys_rstgen_0' is unconnected for instance 'sys_rstgen' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:7235]
WARNING: [Synth 8-7023] instance 'sys_rstgen' of module 'system_sys_rstgen_0' has 10 connections declared, but only 7 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:7235]
INFO: [Synth 8-6157] synthesizing module 'system_util_daq2_xcvr_0' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_util_daq2_xcvr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_util_daq2_xcvr_0' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/.Xil/Vivado-1616818-G-P-SHAHAMZ-LW/realtime/system_util_daq2_xcvr_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rx_out_clk_1' of module 'system_util_daq2_xcvr_0' is unconnected for instance 'util_daq2_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:7243]
WARNING: [Synth 8-7071] port 'tx_out_clk_1' of module 'system_util_daq2_xcvr_0' is unconnected for instance 'util_daq2_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:7243]
WARNING: [Synth 8-7071] port 'rx_out_clk_2' of module 'system_util_daq2_xcvr_0' is unconnected for instance 'util_daq2_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:7243]
WARNING: [Synth 8-7071] port 'tx_out_clk_2' of module 'system_util_daq2_xcvr_0' is unconnected for instance 'util_daq2_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:7243]
WARNING: [Synth 8-7071] port 'rx_out_clk_3' of module 'system_util_daq2_xcvr_0' is unconnected for instance 'util_daq2_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:7243]
WARNING: [Synth 8-7071] port 'tx_out_clk_3' of module 'system_util_daq2_xcvr_0' is unconnected for instance 'util_daq2_xcvr' [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:7243]
WARNING: [Synth 8-7023] instance 'util_daq2_xcvr' of module 'system_util_daq2_xcvr_0' has 278 connections declared, but only 272 given [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:7243]
INFO: [Synth 8-6155] done synthesizing module 'system' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/synth/system.v:4333]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (0#1) [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/system_top.v:38]
WARNING: [Synth 8-3301] Unused top level parameter/generic RX_JESD_M
WARNING: [Synth 8-3301] Unused top level parameter/generic RX_JESD_L
WARNING: [Synth 8-3301] Unused top level parameter/generic RX_JESD_S
WARNING: [Synth 8-3301] Unused top level parameter/generic TX_JESD_M
WARNING: [Synth 8-3301] Unused top level parameter/generic TX_JESD_L
WARNING: [Synth 8-3301] Unused top level parameter/generic TX_JESD_S
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In114[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In115[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In116[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In117[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In118[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In119[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In120[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In121[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In122[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In123[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In124[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In125[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In126[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In127[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_WZLZH6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_WZLZH6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m14_couplers_imp_59NWCV is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m14_couplers_imp_59NWCV is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m14_couplers_imp_59NWCV is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m14_couplers_imp_59NWCV is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m12_couplers_imp_I5JGX7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m12_couplers_imp_I5JGX7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m12_couplers_imp_I5JGX7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m12_couplers_imp_I5JGX7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m11_couplers_imp_T19VO9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m11_couplers_imp_T19VO9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m11_couplers_imp_T19VO9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m11_couplers_imp_T19VO9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m10_couplers_imp_1J5SI6G is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m10_couplers_imp_1J5SI6G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m10_couplers_imp_1J5SI6G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m10_couplers_imp_1J5SI6G is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m09_couplers_imp_17AVPN9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m09_couplers_imp_17AVPN9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m09_couplers_imp_17AVPN9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m09_couplers_imp_17AVPN9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m08_couplers_imp_E05M9W is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m08_couplers_imp_E05M9W is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m08_couplers_imp_E05M9W is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m08_couplers_imp_E05M9W is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m05_couplers_imp_GFBASD is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m05_couplers_imp_GFBASD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m05_couplers_imp_GFBASD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m05_couplers_imp_GFBASD is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m04_couplers_imp_15FU5SC is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m04_couplers_imp_15FU5SC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m04_couplers_imp_15FU5SC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m04_couplers_imp_15FU5SC is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m03_couplers_imp_T17W6X is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m03_couplers_imp_T17W6X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m03_couplers_imp_T17W6X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m03_couplers_imp_T17W6X is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1UBGIXM is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1UBGIXM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1UBGIXM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1UBGIXM is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M06_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M06_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M07_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M07_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M08_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M08_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M09_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M09_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M10_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M10_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M11_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M11_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M12_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M12_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M13_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M13_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M14_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M14_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M15_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M15_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[63] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[62] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[61] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[60] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[59] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[58] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[57] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[56] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[55] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[54] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[53] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[52] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[51] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[50] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[49] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[48] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[47] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[46] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[45] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[44] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[43] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[42] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[41] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[40] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[39] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[38] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[37] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[36] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[35] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[34] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[33] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[32] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[127] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[126] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[125] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[124] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[123] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[122] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[121] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[120] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[119] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[118] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[117] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[116] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[115] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[114] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[113] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[112] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[111] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[110] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[109] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[108] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[107] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[106] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[105] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[104] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[103] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[102] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[101] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[100] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[99] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[98] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[97] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[96] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[95] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[94] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[93] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[92] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[91] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[90] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[89] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[88] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[87] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[86] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[85] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[84] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[83] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[82] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[81] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[80] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[79] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[78] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[77] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[76] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[75] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[74] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[73] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[72] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[71] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[70] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[69] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[68] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[67] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[66] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[65] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[64] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[31] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[30] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[29] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[28] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[27] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[26] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[25] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[24] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[23] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[22] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[21] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[20] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[19] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[18] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[17] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[16] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[15] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[14] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[13] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[30] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[29] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[28] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[27] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[26] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[25] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[24] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[23] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[22] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[21] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[20] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[19] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[18] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[17] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[16] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[15] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[14] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[13] in module axi_ad9680_tpl_imp_11S3OZB is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[31] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[30] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[29] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[28] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[27] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[26] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[25] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[24] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[23] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[22] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[21] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[20] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[19] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[18] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[17] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[16] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[30] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[29] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[28] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[27] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[26] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[25] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[24] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[23] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[22] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[21] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[20] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[19] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[18] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[17] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[16] in module axi_ad9680_offload_imp_817SN4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[31] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[30] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[29] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[28] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[27] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[26] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[25] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[24] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[23] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[22] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[21] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[20] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[19] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[18] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[17] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[16] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[15] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[14] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[30] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[29] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[28] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[27] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[26] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[25] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[24] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[23] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[22] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[21] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[20] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[19] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[18] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[17] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[16] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[15] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[14] in module axi_ad9680_jesd_imp_9H50XX is either unconnected or has no load
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In114[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In115[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In116[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In117[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In118[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In119[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In120[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In121[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In122[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In123[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In124[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In125[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In126[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In127[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[31] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[30] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[29] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[28] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[27] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[26] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[25] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[24] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[23] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[22] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[21] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[20] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[19] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[18] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[17] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[16] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[15] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[14] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[13] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[30] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[29] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[28] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[27] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[26] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[25] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[24] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[23] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[22] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[21] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[20] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[19] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[18] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[17] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[16] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[15] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[14] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[13] in module axi_ad9144_tpl_imp_HWNK30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[31] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[30] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[29] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[28] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[27] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[26] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[25] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[24] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[23] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[22] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[21] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[20] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[19] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[18] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[17] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[16] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[30] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[29] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[28] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[27] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[26] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[25] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[24] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[23] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[22] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[21] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[20] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[19] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[18] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[17] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[16] in module axi_ad9144_offload_imp_4S0I00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[31] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[30] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[29] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[28] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[27] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[26] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[25] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[24] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[23] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[22] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[21] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[20] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[19] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[18] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[17] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[16] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[15] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[14] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[30] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[29] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[28] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[27] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[26] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[25] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[24] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[23] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[22] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[21] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[20] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[19] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[18] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[17] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[16] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[15] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[14] in module axi_ad9144_jesd_imp_1POUUDD is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2229.055 ; gain = 467.645 ; free physical = 9465 ; free virtual = 18835
Synthesis current peak Physical Memory [PSS] (MB): peak = 1499.113; parent = 1309.050; children = 190.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3228.883; parent = 2229.059; children = 999.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2246.867 ; gain = 485.457 ; free physical = 9469 ; free virtual = 18839
Synthesis current peak Physical Memory [PSS] (MB): peak = 1499.113; parent = 1309.050; children = 190.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3246.695; parent = 2246.871; children = 999.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2246.867 ; gain = 485.457 ; free physical = 9469 ; free virtual = 18839
Synthesis current peak Physical Memory [PSS] (MB): peak = 1499.113; parent = 1309.050; children = 190.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3246.695; parent = 2246.871; children = 999.824
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2252.805 ; gain = 0.000 ; free physical = 9477 ; free virtual = 18835
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_ps7'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_ps7'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0/system_axi_iic_main_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0/system_axi_iic_main_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0/system_sys_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0/system_sys_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/system_axi_hdmi_clkgen_0/system_axi_hdmi_clkgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/system_axi_hdmi_clkgen_0/system_axi_hdmi_clkgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/system_axi_hdmi_core_0/system_axi_hdmi_core_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/system_axi_hdmi_core_0/system_axi_hdmi_core_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/system_axi_spdif_tx_core_0/system_axi_spdif_tx_core_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/system_axi_spdif_tx_core_0/system_axi_spdif_tx_core_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_sysid_0_0/system_axi_sysid_0_0/system_axi_sysid_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_sysid_0_0/system_axi_sysid_0_0/system_axi_sysid_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_rom_sys_0_0/system_rom_sys_0_0/system_rom_sys_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/rom_sys_0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_rom_sys_0_0/system_rom_sys_0_0/system_rom_sys_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/rom_sys_0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/xbar'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/xbar'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/system_axi_hp0_interconnect_0/system_axi_hp0_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/system_axi_hp0_interconnect_0/system_axi_hp0_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9144_xcvr_0/system_axi_ad9144_xcvr_0/system_axi_ad9144_xcvr_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_xcvr'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9144_xcvr_0/system_axi_ad9144_xcvr_0/system_axi_ad9144_xcvr_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_xcvr'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_tx_axi_0/system_tx_axi_0/system_tx_axi_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_tx_axi_0/system_tx_axi_0/system_tx_axi_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_tx_0/system_tx_0/system_tx_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_tx_0/system_tx_0/system_tx_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_dac_tpl_core_0/system_dac_tpl_core_0/system_dac_tpl_core_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_dac_tpl_core_0/system_dac_tpl_core_0/system_dac_tpl_core_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9144_upack_0/system_axi_ad9144_upack_0/system_axi_ad9144_upack_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_upack'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9144_upack_0/system_axi_ad9144_upack_0/system_axi_ad9144_upack_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_upack'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_dma'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_dma'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_i_data_offload_0/system_i_data_offload_0/system_i_data_offload_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_i_data_offload_0/system_i_data_offload_0/system_i_data_offload_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_storage_unit_0/system_storage_unit_0/system_storage_unit_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_offload/storage_unit'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_storage_unit_0/system_storage_unit_0/system_storage_unit_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_offload/storage_unit'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9680_xcvr_0/system_axi_ad9680_xcvr_0/system_axi_ad9680_xcvr_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_xcvr'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9680_xcvr_0/system_axi_ad9680_xcvr_0/system_axi_ad9680_xcvr_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_xcvr'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_rx_axi_0/system_rx_axi_0/system_rx_axi_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_rx_axi_0/system_rx_axi_0/system_rx_axi_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_rx_0/system_rx_0/system_rx_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_rx_0/system_rx_0/system_rx_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_adc_tpl_core_0/system_adc_tpl_core_0/system_adc_tpl_core_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_adc_tpl_core_0/system_adc_tpl_core_0/system_adc_tpl_core_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9680_cpack_0/system_axi_ad9680_cpack_0/system_axi_ad9680_cpack_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_cpack'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9680_cpack_0/system_axi_ad9680_cpack_0/system_axi_ad9680_cpack_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_cpack'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_dma'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_dma'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_i_data_offload_1/system_i_data_offload_1/system_i_data_offload_1_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_i_data_offload_1/system_i_data_offload_1/system_i_data_offload_1_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_storage_unit_1/system_storage_unit_1/system_storage_unit_1_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_offload/storage_unit'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_storage_unit_1/system_storage_unit_1/system_storage_unit_1_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_offload/storage_unit'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_util_daq2_xcvr_0/system_util_daq2_xcvr_0/system_util_daq2_xcvr_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_daq2_xcvr'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_util_daq2_xcvr_0/system_util_daq2_xcvr_0/system_util_daq2_xcvr_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_daq2_xcvr'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/system_axi_hp3_interconnect_0/system_axi_hp3_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/system_axi_hp3_interconnect_0/system_axi_hp3_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/system_axi_hp1_interconnect_0/system_axi_hp1_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/system_axi_hp1_interconnect_0/system_axi_hp1_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/system_axi_hp2_interconnect_0/system_axi_hp2_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/system_axi_hp2_interconnect_0/system_axi_hp2_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0/system_axi_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0/system_axi_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/system_constr.xdc]
WARNING: [Vivado 12-508] No pins matched 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK'. [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/system_constr.xdc:59]
WARNING: [Vivado 12-508] No pins matched 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK'. [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/system_constr.xdc:60]
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/system_constr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/system_constr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/common/zc706/zc706_plddr3_constr.xdc]
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/common/zc706/zc706_plddr3_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/common/zc706/zc706_plddr3_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/common/zc706/zc706_system_constr.xdc]
WARNING: [Vivado 12-508] No pins matched '*/EMIOSPI0SCLKO'. [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/common/zc706/zc706_system_constr.xdc:65]
WARNING: [Vivado 12-508] No pins matched '*/EMIOSPI1SCLKO'. [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/common/zc706/zc706_system_constr.xdc:66]
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/common/zc706/zc706_system_constr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/common/zc706/zc706_system_constr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/common/zc706/zc706_system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2399.617 ; gain = 0.000 ; free physical = 9386 ; free virtual = 18738
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2399.617 ; gain = 0.000 ; free physical = 9386 ; free virtual = 18738
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2399.617 ; gain = 638.207 ; free physical = 9489 ; free virtual = 18837
Synthesis current peak Physical Memory [PSS] (MB): peak = 1499.113; parent = 1309.050; children = 190.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3367.430; parent = 2367.605; children = 999.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2399.617 ; gain = 638.207 ; free physical = 9489 ; free virtual = 18837
Synthesis current peak Physical Memory [PSS] (MB): peak = 1499.113; parent = 1309.050; children = 190.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3367.430; parent = 2367.605; children = 999.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[10]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[10]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[11]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[11]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[12]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[12]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[13]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[13]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[14]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[14]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[4]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[4]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[5]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[5]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[6]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[6]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[7]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[7]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[8]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[8]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[9]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[9]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ba[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ba[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ba[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ba[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ba[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ba[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_cas_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_cas_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_cke. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_cke. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_cs_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_cs_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ck_p. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ck_p. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ck_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ck_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dm[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dm[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dm[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dm[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dm[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dm[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dm[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dm[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_p[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_p[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_p[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_p[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_p[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_p[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_p[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_p[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_n[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_n[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_n[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_n[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_n[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_n[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_n[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_n[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[10]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[10]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[11]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[11]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[12]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[12]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[13]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[13]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[14]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[14]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[15]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[15]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[16]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[16]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[17]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[17]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[18]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[18]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[19]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[19]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[20]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[20]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[21]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[21]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[22]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[22]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[23]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[23]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[24]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[24]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[25]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[25]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[26]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[26]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[27]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[27]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[28]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[28]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[29]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[29]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[30]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[30]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[31]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[31]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[4]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[4]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[5]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[5]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[6]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[6]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[7]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[7]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[8]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[8]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[9]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[9]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_reset_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_reset_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_odt. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_odt. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ras_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ras_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_ddr_vrn. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_ddr_vrn. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_ddr_vrp. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_ddr_vrp. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_we_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_we_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[10]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[10]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[11]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[11]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[12]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[12]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[13]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[13]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[14]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[14]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[15]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[15]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[16]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[16]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[17]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[17]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[18]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[18]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[19]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[19]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[20]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[20]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[21]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[21]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[22]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[22]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[23]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[23]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[24]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[24]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[25]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[25]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[26]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[26]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[27]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[27]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[28]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[28]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[29]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[29]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[30]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[30]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[31]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[31]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[32]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[32]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[33]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[33]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[34]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[34]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[35]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[35]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[36]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[36]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[37]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[37]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[38]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[38]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[39]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[39]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[40]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[40]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[41]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[41]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[42]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[42]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[43]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[43]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[44]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[44]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[45]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[45]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[46]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[46]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[47]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[47]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[48]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[48]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[49]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[49]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[4]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[4]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[50]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[50]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[51]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[51]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[52]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[52]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[53]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[53]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[5]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[5]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[6]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[6]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[7]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[7]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[8]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[8]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[9]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[9]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_ps_clk. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_ps_clk. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_ps_porb. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_ps_porb. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_ps_srstb. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 262).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_ps_srstb. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 263).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[4]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[4]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[5]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[5]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[6]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[6]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[7]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[7]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[32]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[32]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[33]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[33]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[34]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[34]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[35]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[35]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[36]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[36]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[37]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[37]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[38]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[38]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[39]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[39]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[40]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[40]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[41]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[41]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[42]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[42]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[43]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[43]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[44]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[44]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[45]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[45]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[46]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[46]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[47]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[47]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[48]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[48]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[49]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[49]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[50]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[50]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[51]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[51]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[52]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[52]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[53]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[53]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[54]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[54]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[55]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[55]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[56]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[56]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[57]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[57]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[58]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[58]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[59]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[59]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[60]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[60]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[61]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[61]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[62]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[62]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[63]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[63]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[4]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[4]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[5]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[5]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[6]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[6]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[7]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[7]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[4]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[4]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[5]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[5]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[6]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[6]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[7]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[7]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 239).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_ps7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_iic_main. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_concat_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_200m_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hdmi_clkgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hdmi_core. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hdmi_dma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_audio_clkgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_spdif_tx_core. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_sysid_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/rom_sys_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/GND_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp0_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9144_xcvr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9144_jesd/tx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9144_tpl/data_concat0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9144_tpl/enable_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9144_tpl/valid_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9144_tpl/enable_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9144_tpl/valid_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9144_upack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9144_dma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9144_offload/storage_unit. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_xcvr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_jesd/rx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_tpl/data_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_tpl/enable_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_tpl/valid_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_tpl/data_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_tpl/enable_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_tpl/valid_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_cpack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_dma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_offload/storage_unit. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_daq2_xcvr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9144_jesd_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_jesd_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp3_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ddr_cntrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/GND_12. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2399.617 ; gain = 638.207 ; free physical = 9489 ; free virtual = 18837
Synthesis current peak Physical Memory [PSS] (MB): peak = 1499.113; parent = 1309.050; children = 190.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3367.430; parent = 2367.605; children = 999.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2399.617 ; gain = 638.207 ; free physical = 9499 ; free virtual = 18835
Synthesis current peak Physical Memory [PSS] (MB): peak = 1499.113; parent = 1309.050; children = 190.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3367.430; parent = 2367.605; children = 999.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M06_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M06_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M07_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M07_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M08_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M08_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M09_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M09_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M10_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M10_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M11_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M11_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M12_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M12_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M13_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M13_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M14_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M14_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M15_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M15_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module system_valid_slice_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module system_valid_slice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module system_enable_slice_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module system_enable_slice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[63] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[62] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[61] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[60] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[59] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[58] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[57] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[56] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[55] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[54] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[53] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[52] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[51] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[50] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[49] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[48] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[47] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[46] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[45] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[44] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[43] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[42] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[41] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[40] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[39] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[38] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[37] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[36] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[35] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[34] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[33] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[32] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[31] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[127] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[126] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[125] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[124] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[123] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[122] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[121] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[120] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[119] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[118] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[117] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[116] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[115] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[114] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[113] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[112] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[111] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[110] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[109] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[108] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[107] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[106] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[105] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[104] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[103] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[102] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[101] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[100] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[99] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[98] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[97] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[96] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[95] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[94] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[93] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[92] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[91] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[90] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[89] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[88] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[87] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[86] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[85] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[84] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[83] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[82] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[81] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[80] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[79] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[78] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[77] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[76] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[75] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[74] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[73] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[72] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[71] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[70] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[69] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[68] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[67] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[66] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[65] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[64] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module system_valid_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module system_valid_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module system_enable_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module system_enable_slice_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2399.617 ; gain = 638.207 ; free physical = 9475 ; free virtual = 18819
Synthesis current peak Physical Memory [PSS] (MB): peak = 1499.113; parent = 1309.050; children = 190.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3367.430; parent = 2367.605; children = 999.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2399.617 ; gain = 638.207 ; free physical = 9291 ; free virtual = 18666
Synthesis current peak Physical Memory [PSS] (MB): peak = 1595.887; parent = 1406.623; children = 190.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3367.430; parent = 2367.605; children = 999.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2399.617 ; gain = 638.207 ; free physical = 9291 ; free virtual = 18666
Synthesis current peak Physical Memory [PSS] (MB): peak = 1596.607; parent = 1407.344; children = 190.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3367.430; parent = 2367.605; children = 999.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2399.617 ; gain = 638.207 ; free physical = 9285 ; free virtual = 18660
Synthesis current peak Physical Memory [PSS] (MB): peak = 1596.607; parent = 1407.344; children = 190.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3367.430; parent = 2367.605; children = 999.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2399.617 ; gain = 638.207 ; free physical = 9303 ; free virtual = 18677
Synthesis current peak Physical Memory [PSS] (MB): peak = 1596.664; parent = 1407.400; children = 190.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3367.430; parent = 2367.605; children = 999.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2399.617 ; gain = 638.207 ; free physical = 9303 ; free virtual = 18677
Synthesis current peak Physical Memory [PSS] (MB): peak = 1596.727; parent = 1407.463; children = 190.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3367.430; parent = 2367.605; children = 999.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2399.617 ; gain = 638.207 ; free physical = 9302 ; free virtual = 18676
Synthesis current peak Physical Memory [PSS] (MB): peak = 1597.070; parent = 1407.807; children = 190.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3367.430; parent = 2367.605; children = 999.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2399.617 ; gain = 638.207 ; free physical = 9302 ; free virtual = 18676
Synthesis current peak Physical Memory [PSS] (MB): peak = 1597.070; parent = 1407.807; children = 190.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3367.430; parent = 2367.605; children = 999.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2399.617 ; gain = 638.207 ; free physical = 9302 ; free virtual = 18676
Synthesis current peak Physical Memory [PSS] (MB): peak = 1597.070; parent = 1407.807; children = 190.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3367.430; parent = 2367.605; children = 999.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2399.617 ; gain = 638.207 ; free physical = 9302 ; free virtual = 18676
Synthesis current peak Physical Memory [PSS] (MB): peak = 1597.086; parent = 1407.822; children = 190.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3367.430; parent = 2367.605; children = 999.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |system_xbar_0                   |         1|
|2     |system_auto_pc_0                |         1|
|3     |system_axi_ad9144_dma_0         |         1|
|4     |system_axi_ad9144_jesd_rstgen_0 |         1|
|5     |system_axi_ad9144_upack_0       |         1|
|6     |system_axi_ad9144_xcvr_0        |         1|
|7     |system_axi_ad9680_cpack_0       |         1|
|8     |system_axi_ad9680_dma_0         |         1|
|9     |system_axi_ad9680_jesd_rstgen_0 |         1|
|10    |system_axi_ad9680_xcvr_0        |         1|
|11    |system_axi_ddr_cntrl_0          |         1|
|12    |system_axi_hdmi_clkgen_0        |         1|
|13    |system_axi_hdmi_core_0          |         1|
|14    |system_axi_hdmi_dma_0           |         1|
|15    |system_axi_hp0_interconnect_0   |         1|
|16    |system_axi_hp1_interconnect_0   |         1|
|17    |system_axi_hp2_interconnect_0   |         1|
|18    |system_axi_hp3_interconnect_0   |         1|
|19    |system_axi_iic_main_0           |         1|
|20    |system_axi_rstgen_0             |         1|
|21    |system_axi_spdif_tx_core_0      |         1|
|22    |system_axi_sysid_0_0            |         1|
|23    |system_rom_sys_0_0              |         1|
|24    |system_sys_200m_rstgen_0        |         1|
|25    |system_sys_audio_clkgen_0       |         1|
|26    |system_sys_ps7_0                |         1|
|27    |system_sys_rstgen_0             |         1|
|28    |system_util_daq2_xcvr_0         |         1|
|29    |system_tx_0                     |         1|
|30    |system_tx_axi_0                 |         1|
|31    |system_i_data_offload_0         |         1|
|32    |system_storage_unit_0           |         1|
|33    |system_dac_tpl_core_0           |         1|
|34    |system_rx_0                     |         1|
|35    |system_rx_axi_0                 |         1|
|36    |system_i_data_offload_1         |         1|
|37    |system_storage_unit_1           |         1|
|38    |system_adc_tpl_core_0           |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |system_adc_tpl_core           |     1|
|2     |system_auto_pc                |     1|
|3     |system_axi_ad9144_dma         |     1|
|4     |system_axi_ad9144_jesd_rstgen |     1|
|5     |system_axi_ad9144_upack       |     1|
|6     |system_axi_ad9144_xcvr        |     1|
|7     |system_axi_ad9680_cpack       |     1|
|8     |system_axi_ad9680_dma         |     1|
|9     |system_axi_ad9680_jesd_rstgen |     1|
|10    |system_axi_ad9680_xcvr        |     1|
|11    |system_axi_ddr_cntrl          |     1|
|12    |system_axi_hdmi_clkgen        |     1|
|13    |system_axi_hdmi_core          |     1|
|14    |system_axi_hdmi_dma           |     1|
|15    |system_axi_hp0_interconnect   |     1|
|16    |system_axi_hp1_interconnect   |     1|
|17    |system_axi_hp2_interconnect   |     1|
|18    |system_axi_hp3_interconnect   |     1|
|19    |system_axi_iic_main           |     1|
|20    |system_axi_rstgen             |     1|
|21    |system_axi_spdif_tx_core      |     1|
|22    |system_axi_sysid_0            |     1|
|23    |system_dac_tpl_core           |     1|
|24    |system_i_data_offload         |     2|
|26    |system_rom_sys_0              |     1|
|27    |system_rx                     |     1|
|28    |system_rx_axi                 |     1|
|29    |system_storage_unit           |     2|
|31    |system_sys_200m_rstgen        |     1|
|32    |system_sys_audio_clkgen       |     1|
|33    |system_sys_ps7                |     1|
|34    |system_sys_rstgen             |     1|
|35    |system_tx                     |     1|
|36    |system_tx_axi                 |     1|
|37    |system_util_daq2_xcvr         |     1|
|38    |system_xbar                   |     1|
|39    |IBUFDS_GTE2                   |     2|
|40    |LUT1                          |     2|
|41    |LUT2                          |     1|
|42    |LUT3                          |     4|
|43    |LUT4                          |     2|
|44    |LUT5                          |     1|
|45    |LUT6                          |     4|
|46    |FDCE                          |     8|
|47    |IBUF                          |    13|
|48    |IBUFDS                        |     4|
|49    |IOBUF                         |    27|
|50    |OBUF                          |    42|
|51    |OBUFDS                        |     1|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2399.617 ; gain = 638.207 ; free physical = 9302 ; free virtual = 18676
Synthesis current peak Physical Memory [PSS] (MB): peak = 1597.117; parent = 1407.854; children = 190.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3367.430; parent = 2367.605; children = 999.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 171 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2399.617 ; gain = 485.457 ; free physical = 9372 ; free virtual = 18729
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2399.617 ; gain = 638.207 ; free physical = 9373 ; free virtual = 18729
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2399.617 ; gain = 0.000 ; free physical = 9481 ; free virtual = 18837
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2399.617 ; gain = 0.000 ; free physical = 9405 ; free virtual = 18761
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 27 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

Synth Design complete, checksum: 9ee36f52
INFO: [Common 17-83] Releasing license: Synthesis
212 Infos, 1037 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2399.617 ; gain = 1037.891 ; free physical = 9615 ; free virtual = 18971
INFO: [Common 17-1381] The checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/system_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 17:23:08 2024...
[Wed Apr 10 17:23:11 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:11:04 ; elapsed = 00:05:29 . Memory (MB): peak = 8449.109 ; gain = 0.000 ; free physical = 10740 ; free virtual = 20063
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z045ffg900-2
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9144_dma'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9144_upack_0/system_axi_ad9144_upack_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9144_upack'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9144_xcvr_0/system_axi_ad9144_xcvr_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9144_xcvr'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9680_cpack_0/system_axi_ad9680_cpack_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_cpack'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_dma'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9680_xcvr_0/system_axi_ad9680_xcvr_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_xcvr'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0.dcp' for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/system_axi_hdmi_clkgen_0.dcp' for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/system_axi_hdmi_core_0.dcp' for cell 'i_system_wrapper/system_i/axi_hdmi_core'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.dcp' for cell 'i_system_wrapper/system_i/axi_hdmi_dma'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/system_axi_hp0_interconnect_0.dcp' for cell 'i_system_wrapper/system_i/axi_hp0_interconnect'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/system_axi_hp1_interconnect_0.dcp' for cell 'i_system_wrapper/system_i/axi_hp1_interconnect'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/system_axi_hp2_interconnect_0.dcp' for cell 'i_system_wrapper/system_i/axi_hp2_interconnect'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/system_axi_hp3_interconnect_0.dcp' for cell 'i_system_wrapper/system_i/axi_hp3_interconnect'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0.dcp' for cell 'i_system_wrapper/system_i/axi_iic_main'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/axi_rstgen'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/system_axi_spdif_tx_core_0.dcp' for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_sysid_0_0/system_axi_sysid_0_0.dcp' for cell 'i_system_wrapper/system_i/axi_sysid_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_rom_sys_0_0/system_rom_sys_0_0.dcp' for cell 'i_system_wrapper/system_i/rom_sys_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_200m_rstgen'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_audio_clkgen'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.dcp' for cell 'i_system_wrapper/system_i/sys_ps7'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_rstgen'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_util_daq2_xcvr_0/system_util_daq2_xcvr_0.dcp' for cell 'i_system_wrapper/system_i/util_daq2_xcvr'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_tx_0/system_tx_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_tx_axi_0/system_tx_axi_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_i_data_offload_0/system_i_data_offload_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_storage_unit_0/system_storage_unit_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9144_offload/storage_unit'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_dac_tpl_core_0/system_dac_tpl_core_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_rx_0/system_rx_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_rx_axi_0/system_rx_axi_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_i_data_offload_1/system_i_data_offload_1.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_storage_unit_1/system_storage_unit_1.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_offload/storage_unit'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_adc_tpl_core_0/system_adc_tpl_core_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.77 . Memory (MB): peak = 8449.109 ; gain = 0.000 ; free physical = 10413 ; free virtual = 19804
INFO: [Netlist 29-17] Analyzing 5383 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_daq2_xcvr/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_daq2_xcvr/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen/U0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen/U0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core/U0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/system_constr.xdc]
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/system_constr.xdc]
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/common/zc706/zc706_plddr3_constr.xdc]
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/common/zc706/zc706_plddr3_constr.xdc]
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/common/zc706/zc706_system_constr.xdc]
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/common/zc706/zc706_system_constr.xdc]
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc:14]
INFO: [Timing 38-2] Deriving generated clocks [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc:14]
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_dma/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_dma/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_i_data_offload_0/system_i_data_offload_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_i_data_offload_0/system_i_data_offload_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_storage_unit_0/util_do_ram_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_offload/storage_unit/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_storage_unit_0/util_do_ram_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_offload/storage_unit/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_dma/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_dma/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_i_data_offload_1/system_i_data_offload_1_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_i_data_offload_1/system_i_data_offload_1_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst'
Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_storage_unit_1/util_hbm_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.gen/sources_1/bd/system/ip/system_storage_unit_1/util_hbm_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst'
INFO: [Project 1-1714] 52 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9709.684 ; gain = 0.000 ; free physical = 9631 ; free virtual = 19021
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 919 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 27 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 15 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 596 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 31 instances
  RAM64M => RAM64M (RAMD64E(x4)): 176 instances

open_run: Time (s): cpu = 00:01:15 ; elapsed = 00:00:35 . Memory (MB): peak = 9709.684 ; gain = 1260.574 ; free physical = 9393 ; free virtual = 18797
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:53 ; elapsed = 00:00:10 . Memory (MB): peak = 9709.684 ; gain = 0.000 ; free physical = 9144 ; free virtual = 18500
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.26 . Memory (MB): peak = 9709.684 ; gain = 0.000 ; free physical = 9050 ; free virtual = 18460
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Wed Apr 10 17:24:06 2024] Launched impl_1...
Run output will be captured here: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 9709.684 ; gain = 0.000 ; free physical = 9098 ; free virtual = 18490
[Wed Apr 10 17:24:06 2024] Waiting for impl_1 to finish...
[Wed Apr 10 17:24:11 2024] Waiting for impl_1 to finish...
[Wed Apr 10 17:24:16 2024] Waiting for impl_1 to finish...
[Wed Apr 10 17:24:21 2024] Waiting for impl_1 to finish...
[Wed Apr 10 17:24:31 2024] Waiting for impl_1 to finish...
[Wed Apr 10 17:24:41 2024] Waiting for impl_1 to finish...
[Wed Apr 10 17:24:51 2024] Waiting for impl_1 to finish...
[Wed Apr 10 17:25:01 2024] Waiting for impl_1 to finish...
[Wed Apr 10 17:25:22 2024] Waiting for impl_1 to finish...
[Wed Apr 10 17:25:42 2024] Waiting for impl_1 to finish...
[Wed Apr 10 17:26:02 2024] Waiting for impl_1 to finish...
[Wed Apr 10 17:26:22 2024] Waiting for impl_1 to finish...
[Wed Apr 10 17:27:02 2024] Waiting for impl_1 to finish...
[Wed Apr 10 17:27:42 2024] Waiting for impl_1 to finish...
[Wed Apr 10 17:28:22 2024] Waiting for impl_1 to finish...
[Wed Apr 10 17:29:02 2024] Waiting for impl_1 to finish...
[Wed Apr 10 17:30:23 2024] Waiting for impl_1 to finish...
[Wed Apr 10 17:31:43 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log system_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
Command: open_checkpoint /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_1/system_top.dcp
INFO: [Device 21-403] Loading part xc7z045ffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1847.230 ; gain = 0.000 ; free physical = 8203 ; free virtual = 17565
INFO: [Netlist 29-17] Analyzing 5383 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2808.410 ; gain = 0.000 ; free physical = 7355 ; free virtual = 16714
Restored from archive | CPU: 0.210000 secs | Memory: 2.496124 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2808.410 ; gain = 0.000 ; free physical = 7355 ; free virtual = 16714
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.410 ; gain = 0.000 ; free physical = 7366 ; free virtual = 16726
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 918 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 27 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 15 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 596 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 31 instances
  RAM64M => RAM64M (RAMD64E(x4)): 176 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: c5ac8ee4
----- Checksum: PlaceDB: 694cdb49 ShapeSum: 5c5fb39b RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2808.410 ; gain = 1543.227 ; free physical = 7366 ; free virtual = 16727
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2895.320 ; gain = 78.906 ; free physical = 7349 ; free virtual = 16709

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1a9daccf9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:01 . Memory (MB): peak = 2895.320 ; gain = 0.000 ; free physical = 7321 ; free virtual = 16678

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/burst_len_mem_reg_0_7_0_3_i_1 into driver instance i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/src_id[3]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/burst_len_mem_reg_0_7_0_3_i_2 into driver instance i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/eot_mem_dest_reg_r1_0_15_0_0_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_5 into driver instance i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_8, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/complex_victim_inc_i_1 into driver instance i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/samples_cnt_r[11]_i_3, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_7, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_wrdata_en_i_1 into driver instance i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[1]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq[3]_i_1 into driver instance i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[2]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 29 inverter(s) to 170 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f3df37fa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3185.051 ; gain = 24.012 ; free physical = 7191 ; free virtual = 16548
INFO: [Opt 31-389] Phase Retarget created 702 cells and removed 5201 cells
INFO: [Opt 31-1021] In phase Retarget, 133 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 20 inverter(s) to 29 load pin(s).
Phase 2 Constant propagation | Checksum: 1bddd8872

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3185.051 ; gain = 24.012 ; free physical = 7175 ; free virtual = 16540
INFO: [Opt 31-389] Phase Constant propagation created 4039 cells and removed 5175 cells
INFO: [Opt 31-1021] In phase Constant propagation, 135 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
INFO: [Opt 31-120] Instance i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_si_handler (system_axi_hp3_interconnect_0_sc_node_v1_0_14_si_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 3 Sweep | Checksum: 1dbce2919

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3185.051 ; gain = 24.012 ; free physical = 7171 ; free virtual = 16537
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2751 cells
INFO: [Opt 31-1021] In phase Sweep, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 136f62fc1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3217.066 ; gain = 56.027 ; free physical = 7243 ; free virtual = 16599
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 136f62fc1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3217.066 ; gain = 56.027 ; free physical = 7243 ; free virtual = 16599
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[2].srl_nx1/skid_buffer[1127]_i_1 into driver instance i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[2].srl_nx1/skid_buffer[1127]_i_3, which resulted in an inversion of 4 pins
Phase 6 Post Processing Netlist | Checksum: 1507f7c30

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3217.066 ; gain = 56.027 ; free physical = 7243 ; free virtual = 16599
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 36 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             702  |            5201  |                                            133  |
|  Constant propagation         |            4039  |            5175  |                                            135  |
|  Sweep                        |               0  |            2751  |                                             60  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                             36  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3217.066 ; gain = 0.000 ; free physical = 7250 ; free virtual = 16607
Ending Logic Optimization Task | Checksum: 12ebe2bf5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3217.066 ; gain = 56.027 ; free physical = 7250 ; free virtual = 16607

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 282 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 10 WE to EN ports
Number of BRAM Ports augmented: 133 newly gated: 11 Total Ports: 564
Ending PowerOpt Patch Enables Task | Checksum: 183b87b65

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3988.586 ; gain = 0.000 ; free physical = 7105 ; free virtual = 16456
Ending Power Optimization Task | Checksum: 183b87b65

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 3988.586 ; gain = 771.520 ; free physical = 7199 ; free virtual = 16551

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 14f9a1c04

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3988.586 ; gain = 0.000 ; free physical = 7224 ; free virtual = 16554
Ending Final Cleanup Task | Checksum: 14f9a1c04

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3988.586 ; gain = 0.000 ; free physical = 7221 ; free virtual = 16551

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3988.586 ; gain = 0.000 ; free physical = 7221 ; free virtual = 16551
Ending Netlist Obfuscation Task | Checksum: 14f9a1c04

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3988.586 ; gain = 0.000 ; free physical = 7221 ; free virtual = 16551
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:39 ; elapsed = 00:00:53 . Memory (MB): peak = 3988.586 ; gain = 1180.176 ; free physical = 7221 ; free virtual = 16551
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3996.590 ; gain = 0.000 ; free physical = 7041 ; free virtual = 16388
INFO: [Common 17-1381] The checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_1/system_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4036.609 ; gain = 48.023 ; free physical = 6951 ; free virtual = 16404
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_1/system_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 6722 ; free virtual = 16317
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1440830dc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 6721 ; free virtual = 16316
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 6720 ; free virtual = 16316

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Place 30-1907] i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/idelayctrl_gen_1.u_idelayctrl_300_400_REPLICATED_0 replication was created for i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/idelayctrl_gen_1.u_idelayctrl_300_400 IDELAYCTRL
INFO: [Place 30-1907] i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/idelayctrl_gen_1.u_idelayctrl_300_400_REPLICATED_0_1 replication was created for i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/idelayctrl_gen_1.u_idelayctrl_300_400 IDELAYCTRL
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
GCIO site IOB_X0Y222
GCIO site IOB_X0Y224
GCIO site IOB_X0Y226
GCIO site IOB_X0Y228
GCIO site IOB_X1Y222
GCIO site IOB_X1Y224
GCIO site IOB_X1Y226
GCIO site IOB_X1Y228
GCIO site IOB_X1Y272
GCIO site IOB_X1Y274
GCIO site IOB_X1Y276
GCIO site IOB_X1Y278
GCIO site IOB_X1Y322
GCIO site IOB_X1Y324
GCIO site IOB_X1Y326
GCIO site IOB_X1Y328
WARNING: [Place 30-575] Sub-optimal placement for a clock-capable IO pin and MMCM pair. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk (IBUFDS.O) is locked to IOB_X1Y274
	i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X0Y4
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1148eaf9e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 6626 ; free virtual = 16305

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a65a0aaf

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 6435 ; free virtual = 16180

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a65a0aaf

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 6434 ; free virtual = 16179
Phase 1 Placer Initialization | Checksum: 1a65a0aaf

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 6427 ; free virtual = 16173

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19389781d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 6356 ; free virtual = 16101

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 147f2a6ab

Time (s): cpu = 00:00:52 ; elapsed = 00:00:19 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 6353 ; free virtual = 16104

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1665c6f91

Time (s): cpu = 00:00:52 ; elapsed = 00:00:19 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 6356 ; free virtual = 16107

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: b7071dcd

Time (s): cpu = 00:02:40 ; elapsed = 00:00:54 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5723 ; free virtual = 15901

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 3750 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1673 nets or LUTs. Breaked 0 LUT, combined 1673 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0. Replicated 11 times.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy. Replicated 7 times.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2. Replicated 8 times.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_dest_slice/dest_fifo_ready. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 33 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 33 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5675 ; free virtual = 15861
INFO: [Physopt 32-46] Identified 4 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5666 ; free virtual = 15858

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1673  |                  1673  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           33  |              0  |                     4  |           0  |           1  |  00:00:01  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           33  |           1673  |                  1677  |           0  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 14446ddd1

Time (s): cpu = 00:02:52 ; elapsed = 00:01:01 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5565 ; free virtual = 15820
Phase 2.4 Global Placement Core | Checksum: 1ca5e961a

Time (s): cpu = 00:02:59 ; elapsed = 00:01:03 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5459 ; free virtual = 15707
Phase 2 Global Placement | Checksum: 1ca5e961a

Time (s): cpu = 00:02:59 ; elapsed = 00:01:03 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5492 ; free virtual = 15740

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e8d48caf

Time (s): cpu = 00:03:10 ; elapsed = 00:01:06 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5493 ; free virtual = 15774

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: dd0d0637

Time (s): cpu = 00:03:29 ; elapsed = 00:01:14 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5555 ; free virtual = 15920

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e52f4857

Time (s): cpu = 00:03:32 ; elapsed = 00:01:15 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5551 ; free virtual = 15924

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b2994c59

Time (s): cpu = 00:03:32 ; elapsed = 00:01:15 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5526 ; free virtual = 15913

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: be5e659e

Time (s): cpu = 00:03:54 ; elapsed = 00:01:20 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5460 ; free virtual = 15905

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: fe923e40

Time (s): cpu = 00:04:08 ; elapsed = 00:01:32 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5380 ; free virtual = 15882

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17a595184

Time (s): cpu = 00:04:10 ; elapsed = 00:01:34 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5376 ; free virtual = 15880

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 257817c1d

Time (s): cpu = 00:04:10 ; elapsed = 00:01:35 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5375 ; free virtual = 15881

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 26bf1ee57

Time (s): cpu = 00:04:38 ; elapsed = 00:01:40 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5347 ; free virtual = 15865
Phase 3 Detail Placement | Checksum: 26bf1ee57

Time (s): cpu = 00:04:38 ; elapsed = 00:01:40 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5339 ; free virtual = 15859

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18845f12d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.097 | TNS=-2.214 |
Phase 1 Physical Synthesis Initialization | Checksum: 141aa1848

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5275 ; free virtual = 15814
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1c89bd082

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5266 ; free virtual = 15807
Phase 4.1.1.1 BUFG Insertion | Checksum: 18845f12d

Time (s): cpu = 00:05:26 ; elapsed = 00:01:54 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5266 ; free virtual = 15807

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.113. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 23a6d3c49

Time (s): cpu = 00:06:12 ; elapsed = 00:02:16 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5218 ; free virtual = 15794

Time (s): cpu = 00:06:12 ; elapsed = 00:02:16 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5218 ; free virtual = 15794
Phase 4.1 Post Commit Optimization | Checksum: 23a6d3c49

Time (s): cpu = 00:06:12 ; elapsed = 00:02:16 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5216 ; free virtual = 15793

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23a6d3c49

Time (s): cpu = 00:06:13 ; elapsed = 00:02:17 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5224 ; free virtual = 15803

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 23a6d3c49

Time (s): cpu = 00:06:14 ; elapsed = 00:02:17 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5221 ; free virtual = 15800
Phase 4.3 Placer Reporting | Checksum: 23a6d3c49

Time (s): cpu = 00:06:14 ; elapsed = 00:02:18 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5220 ; free virtual = 15800

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5220 ; free virtual = 15800

Time (s): cpu = 00:06:14 ; elapsed = 00:02:18 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5220 ; free virtual = 15800
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28d1f2c4f

Time (s): cpu = 00:06:14 ; elapsed = 00:02:18 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5220 ; free virtual = 15801
Ending Placer Task | Checksum: 1bbf3e92e

Time (s): cpu = 00:06:15 ; elapsed = 00:02:18 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5219 ; free virtual = 15801
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:19 ; elapsed = 00:02:20 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5368 ; free virtual = 15949
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5146 ; free virtual = 15863
INFO: [Common 17-1381] The checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_1/system_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5354 ; free virtual = 15994
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5329 ; free virtual = 15969
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.3 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5326 ; free virtual = 15974
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:35 ; elapsed = 00:00:09 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5082 ; free virtual = 15806
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:09 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 5082 ; free virtual = 15806
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 4156 ; free virtual = 15856
INFO: [Common 17-1381] The checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_1/system_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 4278 ; free virtual = 15877
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
GCIO site IOB_X0Y222
GCIO site IOB_X0Y224
GCIO site IOB_X0Y226
GCIO site IOB_X0Y228
GCIO site IOB_X1Y222
GCIO site IOB_X1Y224
GCIO site IOB_X1Y226
GCIO site IOB_X1Y228
GCIO site IOB_X1Y272
GCIO site IOB_X1Y274
GCIO site IOB_X1Y276
GCIO site IOB_X1Y278
GCIO site IOB_X1Y322
GCIO site IOB_X1Y324
GCIO site IOB_X1Y326
GCIO site IOB_X1Y328
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f8ed10cf ConstDB: 0 ShapeSum: c306d85f RouteDB: 0
Post Restoration Checksum: NetGraph: 7b7a0f NumContArr: 169f79b2 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 171af3c1

Time (s): cpu = 00:01:33 ; elapsed = 00:00:46 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 4033 ; free virtual = 15644

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 171af3c1

Time (s): cpu = 00:01:34 ; elapsed = 00:00:47 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 3999 ; free virtual = 15594

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 171af3c1

Time (s): cpu = 00:01:34 ; elapsed = 00:00:47 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 3998 ; free virtual = 15593
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: f2809028

Time (s): cpu = 00:02:20 ; elapsed = 00:01:03 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 3996 ; free virtual = 15593
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.099  | TNS=0.000  | WHS=-0.569 | THS=-4342.567|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00528933 %
  Global Horizontal Routing Utilization  = 0.00499526 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 75429
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 75428
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: d9490e8b

Time (s): cpu = 00:02:50 ; elapsed = 00:01:10 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 3995 ; free virtual = 15590

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: d9490e8b

Time (s): cpu = 00:02:50 ; elapsed = 00:01:10 . Memory (MB): peak = 4076.629 ; gain = 0.000 ; free physical = 3994 ; free virtual = 15590
Phase 3 Initial Routing | Checksum: 211134838

Time (s): cpu = 00:04:56 ; elapsed = 00:01:40 . Memory (MB): peak = 4206.320 ; gain = 129.691 ; free physical = 3986 ; free virtual = 15581
INFO: [Route 35-580] Design has 103 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==================================================================================================================================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                                                                                                                                                              |
+====================+===================+==================================================================================================================================================================================================================================================================================+
| oserdes_clk_8      | oserdes_clk_8     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST |
| oserdes_clk_1      | oserdes_clk_1     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST |
| oserdes_clk_9      | oserdes_clk_9     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST |
| oserdes_clk_2      | oserdes_clk_2     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST |
| oserdes_clk_4      | oserdes_clk_4     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST |
+--------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4998
 Number of Nodes with overlaps = 371
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.104  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23951c661

Time (s): cpu = 00:06:18 ; elapsed = 00:02:21 . Memory (MB): peak = 4206.320 ; gain = 129.691 ; free physical = 3963 ; free virtual = 15572
Phase 4 Rip-up And Reroute | Checksum: 23951c661

Time (s): cpu = 00:06:18 ; elapsed = 00:02:21 . Memory (MB): peak = 4206.320 ; gain = 129.691 ; free physical = 3963 ; free virtual = 15572

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 23951c661

Time (s): cpu = 00:06:19 ; elapsed = 00:02:21 . Memory (MB): peak = 4206.320 ; gain = 129.691 ; free physical = 3964 ; free virtual = 15572

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23951c661

Time (s): cpu = 00:06:19 ; elapsed = 00:02:21 . Memory (MB): peak = 4206.320 ; gain = 129.691 ; free physical = 3964 ; free virtual = 15572
Phase 5 Delay and Skew Optimization | Checksum: 23951c661

Time (s): cpu = 00:06:19 ; elapsed = 00:02:21 . Memory (MB): peak = 4206.320 ; gain = 129.691 ; free physical = 3963 ; free virtual = 15572

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15a14a36f

Time (s): cpu = 00:06:31 ; elapsed = 00:02:25 . Memory (MB): peak = 4206.320 ; gain = 129.691 ; free physical = 3950 ; free virtual = 15558
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.117  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14de50b54

Time (s): cpu = 00:06:31 ; elapsed = 00:02:25 . Memory (MB): peak = 4206.320 ; gain = 129.691 ; free physical = 3950 ; free virtual = 15558
Phase 6 Post Hold Fix | Checksum: 14de50b54

Time (s): cpu = 00:06:31 ; elapsed = 00:02:25 . Memory (MB): peak = 4206.320 ; gain = 129.691 ; free physical = 3951 ; free virtual = 15559

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.2854 %
  Global Horizontal Routing Utilization  = 8.35626 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e252ea2f

Time (s): cpu = 00:06:32 ; elapsed = 00:02:26 . Memory (MB): peak = 4206.320 ; gain = 129.691 ; free physical = 3947 ; free virtual = 15555

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e252ea2f

Time (s): cpu = 00:06:32 ; elapsed = 00:02:26 . Memory (MB): peak = 4206.320 ; gain = 129.691 ; free physical = 3944 ; free virtual = 15552

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y3/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gtxe2_channel/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y0/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gtxe2_channel/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y2/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gtxe2_channel/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y1/GTSOUTHREFCLK1
Phase 9 Depositing Routes | Checksum: 180c5d63c

Time (s): cpu = 00:06:37 ; elapsed = 00:02:29 . Memory (MB): peak = 4238.336 ; gain = 161.707 ; free physical = 3940 ; free virtual = 15548

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.117  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 180c5d63c

Time (s): cpu = 00:06:48 ; elapsed = 00:02:31 . Memory (MB): peak = 4238.336 ; gain = 161.707 ; free physical = 3945 ; free virtual = 15553
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:48 ; elapsed = 00:02:31 . Memory (MB): peak = 4238.336 ; gain = 161.707 ; free physical = 4056 ; free virtual = 15664

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:54 ; elapsed = 00:02:34 . Memory (MB): peak = 4238.336 ; gain = 161.707 ; free physical = 4056 ; free virtual = 15664
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4238.336 ; gain = 0.000 ; free physical = 3893 ; free virtual = 15642
INFO: [Common 17-1381] The checkpoint '/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_1/system_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 4238.336 ; gain = 0.000 ; free physical = 3965 ; free virtual = 15610
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
GCIO site IOB_X0Y222
GCIO site IOB_X0Y224
GCIO site IOB_X0Y226
GCIO site IOB_X0Y228
GCIO site IOB_X1Y222
GCIO site IOB_X1Y224
GCIO site IOB_X1Y226
GCIO site IOB_X1Y228
GCIO site IOB_X1Y272
GCIO site IOB_X1Y274
GCIO site IOB_X1Y276
GCIO site IOB_X1Y278
GCIO site IOB_X1Y322
GCIO site IOB_X1Y324
GCIO site IOB_X1Y326
GCIO site IOB_X1Y328
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_1/system_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_1/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:08 ; elapsed = 00:00:13 . Memory (MB): peak = 4238.336 ; gain = 0.000 ; free physical = 3847 ; free virtual = 15488
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
140 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:03 ; elapsed = 00:00:17 . Memory (MB): peak = 4262.348 ; gain = 24.012 ; free physical = 3747 ; free virtual = 15410
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
GCIO site IOB_X0Y222
GCIO site IOB_X0Y224
GCIO site IOB_X0Y226
GCIO site IOB_X0Y228
GCIO site IOB_X1Y222
GCIO site IOB_X1Y224
GCIO site IOB_X1Y226
GCIO site IOB_X1Y228
GCIO site IOB_X1Y272
GCIO site IOB_X1Y274
GCIO site IOB_X1Y276
GCIO site IOB_X1Y278
GCIO site IOB_X1Y322
GCIO site IOB_X1Y324
GCIO site IOB_X1Y326
GCIO site IOB_X1Y328
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/pll_clk3_out on the i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 21 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 43887200 bits.
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:53 ; elapsed = 00:00:36 . Memory (MB): peak = 4706.359 ; gain = 444.012 ; free physical = 3568 ; free virtual = 15262
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 17:32:36 2024...
[Wed Apr 10 17:32:41 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:34 ; elapsed = 00:08:35 . Memory (MB): peak = 9709.684 ; gain = 0.000 ; free physical = 6466 ; free virtual = 18157
Netlist sorting complete. Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.69 . Memory (MB): peak = 9709.684 ; gain = 0.000 ; free physical = 6365 ; free virtual = 18060
INFO: [Netlist 29-17] Analyzing 5216 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10045.750 ; gain = 88.895 ; free physical = 5893 ; free virtual = 17585
Restored from archive | CPU: 8.210000 secs | Memory: 99.917252 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10045.750 ; gain = 88.895 ; free physical = 5893 ; free virtual = 17585
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10045.750 ; gain = 0.000 ; free physical = 5896 ; free virtual = 17589
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 899 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 27 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 15 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 577 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 30 instances
  RAM64M => RAM64M (RAMD64E(x4)): 176 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 10216.629 ; gain = 506.945 ; free physical = 5771 ; free virtual = 17463
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:01:06 ; elapsed = 00:00:09 . Memory (MB): peak = 10551.738 ; gain = 335.109 ; free physical = 5454 ; free virtual = 17146
GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set
GENERATE_PORTS_REPORTS: IP ports properties and nets report files won't be generated because ADI_EXTRACT_PORTS env var is not set
GENERATE_REPORTS: Power analysis files won't be generated because ADI_GENERATE_XPA env var is not set
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Project 1-1918] Creating Hardware Platform: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.sdk/system_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.sdk/system_top.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/home/shahamz/tools/Xilinx/Vivado/2022.2/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 10900.457 ; gain = 343.719 ; free physical = 5382 ; free virtual = 17077
# set_property strategy Performance_Retiming [get_runs impl_1]
update_compile_order -fileset sources_1
open_bd_design {/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/system.bd}
