# Parser-Verilog
This is parser based on the OpenTimer Verilog Parser. It contains ....
