# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# graytobinary.v  transcript        
vlog graytobinary.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:37:06 on Aug 28,2025
# vlog -reportprogress 300 graytobinary.v "+acc" 
# -- Compiling module graytobinart
# -- Compiling module graytobinary_tb
# 
# Top level modules:
# 	graytobinart
# 	graytobinary_tb
# End time: 12:37:06 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim graytobinary_tb
# vsim graytobinary_tb 
# Start time: 12:37:30 on Aug 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: graytobinary.v(15): Module 'graytobinary' is not defined.
# Optimization failed
# Error loading design
# End time: 12:37:31 on Aug 28,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog graytobinary.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:37:58 on Aug 28,2025
# vlog -reportprogress 300 graytobinary.v "+acc" 
# -- Compiling module graytobinary
# -- Compiling module graytobinary_tb
# 
# Top level modules:
# 	graytobinary_tb
# End time: 12:37:58 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim graytobinary_tb
# vsim graytobinary_tb 
# Start time: 12:38:01 on Aug 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.graytobinary_tb(fast)
# Loading work.graytobinary(fast)
vlog graytobinary.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:39:11 on Aug 28,2025
# vlog -reportprogress 300 graytobinary.v "+acc" 
# -- Compiling module graytobinary
# -- Compiling module graytobinary_tb
# 
# Top level modules:
# 	graytobinary_tb
# End time: 12:39:11 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim graytobinary_tb
# End time: 12:39:14 on Aug 28,2025, Elapsed time: 0:01:13
# Errors: 0, Warnings: 0
# vsim graytobinary_tb 
# Start time: 12:39:14 on Aug 28,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.graytobinary_tb(fast)
# Loading work.graytobinary(fast)
add wave *
run -all
# g=0100  b=0111  Time=0
# g=0001  b=0001  Time=10
# g=1001  b=1110  Time=20
# g=0011  b=0010  Time=30
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/VLSI/Verilog/Gate-Level Modeling/GRAY-BINARY/wave.do}
vsim graytobinary_tb
# End time: 12:41:50 on Aug 28,2025, Elapsed time: 0:02:36
# Errors: 0, Warnings: 0
# vsim graytobinary_tb 
# Start time: 12:41:50 on Aug 28,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.graytobinary_tb(fast)
# Loading work.graytobinary(fast)
vlog graytobinary.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:41:55 on Aug 28,2025
# vlog -reportprogress 300 graytobinary.v "+acc" 
# -- Compiling module graytobinary
# -- Compiling module graytobinary_tb
# ** Error: graytobinary.v(20): (vlog-2110) Illegal reference to net "b".
# End time: 12:41:55 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# E:/questasim-64 10.7c/win64/vlog failed.
vlog graytobinary.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:42:50 on Aug 28,2025
# vlog -reportprogress 300 graytobinary.v "+acc" 
# -- Compiling module graytobinary
# -- Compiling module graytobinary_tb
# 
# Top level modules:
# 	graytobinary_tb
# End time: 12:42:50 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog graytobinary.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:43:19 on Aug 28,2025
# vlog -reportprogress 300 graytobinary.v "+acc" 
# -- Compiling module graytobinary
# -- Compiling module graytobinary_tb
# 
# Top level modules:
# 	graytobinary_tb
# End time: 12:43:19 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim graytobinary_tb
# End time: 12:43:25 on Aug 28,2025, Elapsed time: 0:01:35
# Errors: 2, Warnings: 0
# vsim graytobinary_tb 
# Start time: 12:43:26 on Aug 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.graytobinary_tb(fast)
# Loading work.graytobinary(fast)
run -all
# g=0100  b=zxxx  Time=0
# g=0001  b=zxxx  Time=10
# g=1001  b=zxxx  Time=20
# g=0011  b=zxxx  Time=30
vlog graytobinary.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:44:42 on Aug 28,2025
# vlog -reportprogress 300 graytobinary.v "+acc" 
# -- Compiling module graytobinary
# -- Compiling module graytobinary_tb
# 
# Top level modules:
# 	graytobinary_tb
# End time: 12:44:42 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim graytobinary_tb
# End time: 12:44:45 on Aug 28,2025, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
# vsim graytobinary_tb 
# Start time: 12:44:45 on Aug 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.graytobinary_tb(fast)
# Loading work.graytobinary(fast)
run -all
# g=z100  b=zxxx  Time=0
# g=z001  b=zxxx  Time=10
# g=z011  b=zxxx  Time=30
vlog graytobinary.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:45:29 on Aug 28,2025
# vlog -reportprogress 300 graytobinary.v "+acc" 
# -- Compiling module graytobinary
# ** Error: (vlog-13069) graytobinary.v(3): near "[": syntax error, unexpected '['.
# ** Error: graytobinary.v(3): (vlog-13205) Syntax error found in the scope following 'b'. Is there a missing '::'?
# End time: 12:45:29 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# E:/questasim-64 10.7c/win64/vlog failed.
vlog graytobinary.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:46:24 on Aug 28,2025
# vlog -reportprogress 300 graytobinary.v "+acc" 
# -- Compiling module graytobinary
# -- Compiling module graytobinary_tb
# 
# Top level modules:
# 	graytobinary_tb
# End time: 12:46:24 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim graytobinary_tb
# End time: 12:46:31 on Aug 28,2025, Elapsed time: 0:01:46
# Errors: 3, Warnings: 0
# vsim graytobinary_tb 
# Start time: 12:46:31 on Aug 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.graytobinary_tb(fast)
# Loading work.graytobinary(fast)
run -all
# g=0100  b=0111  Time=0
# g=0001  b=0001  Time=10
# g=1001  b=1110  Time=20
# g=0011  b=0010  Time=30
vsim -debugdb graytobinary_tb
# End time: 12:47:05 on Aug 28,2025, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
# vsim -debugdb graytobinary_tb 
# Start time: 12:47:05 on Aug 28,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.graytobinary_tb(fast)
# Loading work.graytobinary(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# End time: 12:47:53 on Aug 28,2025, Elapsed time: 0:00:48
# Errors: 0, Warnings: 2
