

================================================================
== Vitis HLS Report for 'md5_wrap'
================================================================
* Date:           Mon Jul 17 20:41:58 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        md5_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196  |md5_wrap_Pipeline_VITIS_LOOP_127_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_md5_final_1_fu_211                         |md5_final_1                         |      157|      415|  1.570 us|  4.150 us|  157|  415|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     39|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|   15318|  39336|    -|
|Memory           |        0|    -|      16|      8|    0|
|Multiplexer      |        -|    -|       -|    299|    -|
|Register         |        -|    -|     400|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|   15734|  39682|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      14|     74|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |CTRL_s_axi_U                                   |CTRL_s_axi                          |        0|   0|   106|    168|    0|
    |control_s_axi_U                                |control_s_axi                       |        0|   0|   170|    296|    0|
    |gmem_m_axi_U                                   |gmem_m_axi                          |        2|   0|   866|    854|    0|
    |grp_md5_final_1_fu_211                         |md5_final_1                         |        0|   0|  7378|  20237|    0|
    |grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196  |md5_wrap_Pipeline_VITIS_LOOP_127_1  |        0|   0|  6798|  17781|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |Total                                          |                                    |        2|   0| 15318|  39336|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |ctx_data_U  |ctx_data_RAM_AUTO_1R1W  |        0|  16|   8|    0|    64|    8|     1|          512|
    +------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                        |        0|  16|   8|    0|    64|    8|     1|          512|
    +------------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |icmp_ln127_fu_231_p2  |      icmp|   0|  0|  39|          32|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  39|          32|           1|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  65|         14|    1|         14|
    |ctx_bitlen_0_reg_172   |   9|          2|   64|        128|
    |ctx_data_address0      |  14|          3|    6|         18|
    |ctx_data_address1      |  14|          3|    6|         18|
    |ctx_data_ce0           |  14|          3|    1|          3|
    |ctx_data_ce1           |  14|          3|    1|          3|
    |ctx_data_d0            |  14|          3|    8|         24|
    |ctx_data_we0           |  14|          3|    1|          3|
    |ctx_data_we1           |   9|          2|    1|          2|
    |ctx_datalen_reg_184    |   9|          2|   32|         64|
    |ctx_state_0_2_reg_160  |   9|          2|   32|         64|
    |ctx_state_1_2_reg_148  |   9|          2|   32|         64|
    |ctx_state_2_2_reg_136  |   9|          2|   32|         64|
    |ctx_state_3_2_reg_124  |   9|          2|   32|         64|
    |gmem_ARADDR            |  14|          3|   64|        192|
    |gmem_ARLEN             |  14|          3|   32|         96|
    |gmem_ARVALID           |  14|          3|    1|          3|
    |gmem_AWVALID           |   9|          2|    1|          2|
    |gmem_BREADY            |   9|          2|    1|          2|
    |gmem_RREADY            |   9|          2|    1|          2|
    |gmem_WVALID            |   9|          2|    1|          2|
    |gmem_blk_n_AR          |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 299|         65|  351|        834|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |  13|   0|   13|          0|
    |ctx_bitlen_0_reg_172                                        |  64|   0|   64|          0|
    |ctx_datalen_reg_184                                         |  32|   0|   32|          0|
    |ctx_state_0_2_reg_160                                       |  32|   0|   32|          0|
    |ctx_state_1_2_reg_148                                       |  32|   0|   32|          0|
    |ctx_state_2_2_reg_136                                       |  32|   0|   32|          0|
    |ctx_state_3_2_reg_124                                       |  32|   0|   32|          0|
    |grp_md5_final_1_fu_211_ap_start_reg                         |   1|   0|    1|          0|
    |grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln127_reg_320                                          |   1|   0|    1|          0|
    |result_read_reg_267                                         |  64|   0|   64|          0|
    |text_input_read_reg_272                                     |  64|   0|   64|          0|
    |text_length_read_reg_278                                    |  32|   0|   32|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 400|   0|  400|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID     |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWREADY     |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWADDR      |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WVALID      |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WREADY      |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WDATA       |   in|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WSTRB       |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARVALID     |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARREADY     |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARADDR      |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RVALID      |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RREADY      |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RDATA       |  out|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RRESP       |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BVALID      |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BREADY      |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BRESP       |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|      md5_wrap|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|      md5_wrap|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|      md5_wrap|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

