\hypertarget{power8_8hh_source}{}\doxysection{power8.\+hh}
\label{power8_8hh_source}\index{power8.hh@{power8.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#pragma once}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00003 \textcolor{keyword}{namespace }optkit::ibm::power8\{}
\DoxyCodeLine{00004     \textcolor{keyword}{enum} power8 : uint64\_t \{}
\DoxyCodeLine{00005         PM\_1LPAR\_CYC = 0x1f05e, \textcolor{comment}{// Number of cycles in single lpar mode. All threads in the core are assigned to the same lpar}}
\DoxyCodeLine{00006         PM\_1PLUS\_PPC\_CMPL = 0x100f2, \textcolor{comment}{// 1 or more ppc insts finished}}
\DoxyCodeLine{00007         PM\_1PLUS\_PPC\_DISP = 0x400f2, \textcolor{comment}{// Cycles at least one Instr Dispatched}}
\DoxyCodeLine{00008         PM\_2LPAR\_CYC = 0x2006e, \textcolor{comment}{// Cycles in 2-\/lpar mode. Threads 0-\/3 belong to Lpar0 and threads 4-\/7 belong to Lpar1}}
\DoxyCodeLine{00009         PM\_4LPAR\_CYC = 0x4e05e, \textcolor{comment}{// Number of cycles in 4 LPAR mode. Threads 0-\/1 belong to lpar0}}
\DoxyCodeLine{00010         PM\_ALL\_CHIP\_PUMP\_CPRED = 0x610050, \textcolor{comment}{// correct) for all data types (demand load}}
\DoxyCodeLine{00011         PM\_ALL\_GRP\_PUMP\_CPRED = 0x520050, \textcolor{comment}{// Initial and Final Pump Scope and data sourced across this scope was group pump for all data types (demand load}}
\DoxyCodeLine{00012         PM\_ALL\_GRP\_PUMP\_MPRED = 0x620052, \textcolor{comment}{// Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for all data types (demand load}}
\DoxyCodeLine{00013         PM\_ALL\_GRP\_PUMP\_MPRED\_RTY = 0x610052, \textcolor{comment}{// Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for all data types (demand load}}
\DoxyCodeLine{00014         PM\_ALL\_PUMP\_CPRED = 0x610054, \textcolor{comment}{// Pump prediction correct. Counts across all types of pumps for all data types (demand load}}
\DoxyCodeLine{00015         PM\_ALL\_PUMP\_MPRED = 0x640052, \textcolor{comment}{// Pump misprediction. Counts across all types of pumps for all data types (demand load}}
\DoxyCodeLine{00016         PM\_ALL\_SYS\_PUMP\_CPRED = 0x630050, \textcolor{comment}{// Initial and Final Pump Scope was system pump for all data types (demand load}}
\DoxyCodeLine{00017         PM\_ALL\_SYS\_PUMP\_MPRED = 0x630052, \textcolor{comment}{// Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for all data types (demand load}}
\DoxyCodeLine{00018         PM\_ALL\_SYS\_PUMP\_MPRED\_RTY = 0x640050, \textcolor{comment}{// Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for all data types (demand load}}
\DoxyCodeLine{00019         PM\_ANY\_THRD\_RUN\_CYC = 0x100fa, \textcolor{comment}{// One of threads in run\_cycles}}
\DoxyCodeLine{00020         PM\_BACK\_BR\_CMPL = 0x2505e, \textcolor{comment}{// Branch instruction completed with a target address less than current instruction address}}
\DoxyCodeLine{00021         PM\_BANK\_CONFLICT = 0x4082, \textcolor{comment}{// Read blocked due to interleave conflict. The ifar logic will detect an interleave conflict and kill the data that was read that cycle.}}
\DoxyCodeLine{00022         PM\_BRU\_FIN = 0x10068, \textcolor{comment}{// Branch Instruction Finished}}
\DoxyCodeLine{00023         PM\_BR\_2PATH = 0x20036, \textcolor{comment}{// two path branch}}
\DoxyCodeLine{00024         PM\_BR\_BC\_8 = 0x5086, \textcolor{comment}{// Pairable BC+8 branch that has not been converted to a Resolve Finished in the BRU pipeline}}
\DoxyCodeLine{00025         PM\_BR\_BC\_8\_CONV = 0x5084, \textcolor{comment}{// Pairable BC+8 branch that was converted to a Resolve Finished in the BRU pipeline.}}
\DoxyCodeLine{00026         PM\_BR\_CMPL = 0x40060, \textcolor{comment}{// Branch Instruction completed}}
\DoxyCodeLine{00027         PM\_BR\_MPRED\_CCACHE = 0x40ac, \textcolor{comment}{// Conditional Branch Completed that was Mispredicted due to the Count Cache Target Prediction}}
\DoxyCodeLine{00028         PM\_BR\_MPRED\_CMPL = 0x400f6, \textcolor{comment}{// Number of Branch Mispredicts}}
\DoxyCodeLine{00029         PM\_BR\_MPRED\_CR = 0x40b8, \textcolor{comment}{// Conditional Branch Completed that was Mispredicted due to the BHT Direction Prediction (taken/not taken).}}
\DoxyCodeLine{00030         PM\_BR\_MPRED\_LSTACK = 0x40ae, \textcolor{comment}{// Conditional Branch Completed that was Mispredicted due to the Link Stack Target Prediction}}
\DoxyCodeLine{00031         PM\_BR\_MPRED\_TA = 0x40ba, \textcolor{comment}{// Conditional Branch Completed that was Mispredicted due to the Target Address Prediction from the Count Cache or Link Stack. Only XL-\/form branches that resolved Taken set this event.}}
\DoxyCodeLine{00032         PM\_BR\_MRK\_2PATH = 0x10138, \textcolor{comment}{// marked two path branch}}
\DoxyCodeLine{00033         PM\_BR\_PRED\_BR0 = 0x409c, \textcolor{comment}{// Conditional Branch Completed on BR0 (1st branch in group) in which the HW predicted the Direction or Target}}
\DoxyCodeLine{00034         PM\_BR\_PRED\_BR1 = 0x409e, \textcolor{comment}{// Conditional Branch Completed on BR1 (2nd branch in group) in which the HW predicted the Direction or Target. Note: BR1 can only be used in Single Thread Mode. In all of the SMT modes}}
\DoxyCodeLine{00035         PM\_BR\_PRED\_BR\_CMPL = 0x489c, \textcolor{comment}{// Completion Time Event. This event can also be calculated from the direct bus as follows: if\_pc\_br0\_br\_pred(0) OR if\_pc\_br0\_br\_pred(1).}}
\DoxyCodeLine{00036         PM\_BR\_PRED\_CCACHE\_BR0 = 0x40a4, \textcolor{comment}{// Conditional Branch Completed on BR0 that used the Count Cache for Target Prediction}}
\DoxyCodeLine{00037         PM\_BR\_PRED\_CCACHE\_BR1 = 0x40a6, \textcolor{comment}{// Conditional Branch Completed on BR1 that used the Count Cache for Target Prediction}}
\DoxyCodeLine{00038         PM\_BR\_PRED\_CCACHE\_CMPL = 0x48a4, \textcolor{comment}{// Completion Time Event. This event can also be calculated from the direct bus as follows: if\_pc\_br0\_br\_pred(0) AND if\_pc\_br0\_pred\_type.}}
\DoxyCodeLine{00039         PM\_BR\_PRED\_CR\_BR0 = 0x40b0, \textcolor{comment}{// Conditional Branch Completed on BR0 that had its direction predicted. I-\/form branches do not set this event. In addition}}
\DoxyCodeLine{00040         PM\_BR\_PRED\_CR\_BR1 = 0x40b2, \textcolor{comment}{// Conditional Branch Completed on BR1 that had its direction predicted. I-\/form branches do not set this event. In addition}}
\DoxyCodeLine{00041         PM\_BR\_PRED\_CR\_CMPL = 0x48b0, \textcolor{comment}{// '1'.}}
\DoxyCodeLine{00042         PM\_BR\_PRED\_LSTACK\_BR0 = 0x40a8, \textcolor{comment}{// Conditional Branch Completed on BR0 that used the Link Stack for Target Prediction}}
\DoxyCodeLine{00043         PM\_BR\_PRED\_LSTACK\_BR1 = 0x40aa, \textcolor{comment}{// Conditional Branch Completed on BR1 that used the Link Stack for Target Prediction}}
\DoxyCodeLine{00044         PM\_BR\_PRED\_LSTACK\_CMPL = 0x48a8, \textcolor{comment}{// Completion Time Event. This event can also be calculated from the direct bus as follows: if\_pc\_br0\_br\_pred(0) AND (not if\_pc\_br0\_pred\_type).}}
\DoxyCodeLine{00045         PM\_BR\_PRED\_TA\_BR0 = 0x40b4, \textcolor{comment}{// Conditional Branch Completed on BR0 that had its target address predicted. Only XL-\/form branches set this event.}}
\DoxyCodeLine{00046         PM\_BR\_PRED\_TA\_BR1 = 0x40b6, \textcolor{comment}{// Conditional Branch Completed on BR1 that had its target address predicted. Only XL-\/form branches set this event.}}
\DoxyCodeLine{00047         PM\_BR\_PRED\_TA\_CMPL = 0x48b4, \textcolor{comment}{// '1'.}}
\DoxyCodeLine{00048         PM\_BR\_TAKEN\_CMPL = 0x200fa, \textcolor{comment}{// New event for Branch Taken}}
\DoxyCodeLine{00049         PM\_BR\_UNCOND\_BR0 = 0x40a0, \textcolor{comment}{// Unconditional Branch Completed on BR0. HW branch prediction was not used for this branch. This can be an I-\/form branch}}
\DoxyCodeLine{00050         PM\_BR\_UNCOND\_BR1 = 0x40a2, \textcolor{comment}{// Unconditional Branch Completed on BR1. HW branch prediction was not used for this branch. This can be an I-\/form branch}}
\DoxyCodeLine{00051         PM\_BR\_UNCOND\_CMPL = 0x48a0, \textcolor{comment}{// 00 AND if\_pc\_br0\_completed.}}
\DoxyCodeLine{00052         PM\_CASTOUT\_ISSUED = 0x3094, \textcolor{comment}{// Castouts issued}}
\DoxyCodeLine{00053         PM\_CASTOUT\_ISSUED\_GPR = 0x3096, \textcolor{comment}{// Castouts issued GPR}}
\DoxyCodeLine{00054         PM\_CHIP\_PUMP\_CPRED = 0x10050, \textcolor{comment}{// correct) for all data types excluding data prefetch (demand load}}
\DoxyCodeLine{00055         PM\_CLB\_HELD = 0x2090, \textcolor{comment}{// CLB Hold: Any Reason}}
\DoxyCodeLine{00056         PM\_CMPLU\_STALL = 0x4000a, \textcolor{comment}{// Completion stall}}
\DoxyCodeLine{00057         PM\_CMPLU\_STALL\_BRU = 0x4d018, \textcolor{comment}{// Completion stall due to a Branch Unit}}
\DoxyCodeLine{00058         PM\_CMPLU\_STALL\_BRU\_CRU = 0x2d018, \textcolor{comment}{// Completion stall due to IFU}}
\DoxyCodeLine{00059         PM\_CMPLU\_STALL\_COQ\_FULL = 0x30026, \textcolor{comment}{// Completion stall due to CO q full}}
\DoxyCodeLine{00060         PM\_CMPLU\_STALL\_DCACHE\_MISS = 0x2c012, \textcolor{comment}{// Completion stall by Dcache miss}}
\DoxyCodeLine{00061         PM\_CMPLU\_STALL\_DMISS\_L21\_L31 = 0x2c018, \textcolor{comment}{// Completion stall by Dcache miss which resolved on chip (excluding local L2/L3)}}
\DoxyCodeLine{00062         PM\_CMPLU\_STALL\_DMISS\_L2L3 = 0x2c016, \textcolor{comment}{// Completion stall by Dcache miss which resolved in L2/L3}}
\DoxyCodeLine{00063         PM\_CMPLU\_STALL\_DMISS\_L2L3\_CONFLICT = 0x4c016, \textcolor{comment}{// Completion stall due to cache miss that resolves in the L2 or L3 with a conflict}}
\DoxyCodeLine{00064         PM\_CMPLU\_STALL\_DMISS\_L3MISS = 0x4c01a, \textcolor{comment}{// Completion stall due to cache miss resolving missed the L3}}
\DoxyCodeLine{00065         PM\_CMPLU\_STALL\_DMISS\_LMEM = 0x4c018, \textcolor{comment}{// Completion stall due to cache miss that resolves in local memory}}
\DoxyCodeLine{00066         PM\_CMPLU\_STALL\_DMISS\_REMOTE = 0x2c01c, \textcolor{comment}{// Completion stall by Dcache miss which resolved from remote chip (cache or memory)}}
\DoxyCodeLine{00067         PM\_CMPLU\_STALL\_ERAT\_MISS = 0x4c012, \textcolor{comment}{// Completion stall due to LSU reject ERAT miss}}
\DoxyCodeLine{00068         PM\_CMPLU\_STALL\_FLUSH = 0x30038, \textcolor{comment}{// completion stall due to flush by own thread}}
\DoxyCodeLine{00069         PM\_CMPLU\_STALL\_FXLONG = 0x4d016, \textcolor{comment}{// Completion stall due to a long latency fixed point instruction}}
\DoxyCodeLine{00070         PM\_CMPLU\_STALL\_FXU = 0x2d016, \textcolor{comment}{// Completion stall due to FXU}}
\DoxyCodeLine{00071         PM\_CMPLU\_STALL\_HWSYNC = 0x30036, \textcolor{comment}{// completion stall due to hwsync}}
\DoxyCodeLine{00072         PM\_CMPLU\_STALL\_LOAD\_FINISH = 0x4d014, \textcolor{comment}{// Completion stall due to a Load finish}}
\DoxyCodeLine{00073         PM\_CMPLU\_STALL\_LSU = 0x2c010, \textcolor{comment}{// Completion stall by LSU instruction}}
\DoxyCodeLine{00074         PM\_CMPLU\_STALL\_LWSYNC = 0x10036, \textcolor{comment}{// completion stall due to isync/lwsync}}
\DoxyCodeLine{00075         PM\_CMPLU\_STALL\_MEM\_ECC\_DELAY = 0x30028, \textcolor{comment}{// Completion stall due to mem ECC delay}}
\DoxyCodeLine{00076         PM\_CMPLU\_STALL\_NO\_NTF = 0x2e01c, \textcolor{comment}{// Completion stall due to nop}}
\DoxyCodeLine{00077         PM\_CMPLU\_STALL\_NTCG\_FLUSH = 0x2e01e, \textcolor{comment}{// Completion stall due to ntcg flush}}
\DoxyCodeLine{00078         PM\_CMPLU\_STALL\_OTHER\_CMPL = 0x30006, \textcolor{comment}{// Instructions core completed while this tread was stalled}}
\DoxyCodeLine{00079         PM\_CMPLU\_STALL\_REJECT = 0x4c010, \textcolor{comment}{// Completion stall due to LSU reject}}
\DoxyCodeLine{00080         PM\_CMPLU\_STALL\_REJECT\_LHS = 0x2c01a, \textcolor{comment}{// Completion stall due to reject (load hit store)}}
\DoxyCodeLine{00081         PM\_CMPLU\_STALL\_REJ\_LMQ\_FULL = 0x4c014, \textcolor{comment}{// Completion stall due to LSU reject LMQ full}}
\DoxyCodeLine{00082         PM\_CMPLU\_STALL\_SCALAR = 0x4d010, \textcolor{comment}{// Completion stall due to VSU scalar instruction}}
\DoxyCodeLine{00083         PM\_CMPLU\_STALL\_SCALAR\_LONG = 0x2d010, \textcolor{comment}{// Completion stall due to VSU scalar long latency instruction}}
\DoxyCodeLine{00084         PM\_CMPLU\_STALL\_STORE = 0x2c014, \textcolor{comment}{// Completion stall by stores this includes store agen finishes in pipe LS0/LS1 and store data finishes in LS2/LS3}}
\DoxyCodeLine{00085         PM\_CMPLU\_STALL\_ST\_FWD = 0x4c01c, \textcolor{comment}{// Completion stall due to store forward}}
\DoxyCodeLine{00086         PM\_CMPLU\_STALL\_THRD = 0x1001c, \textcolor{comment}{// Completion Stalled due to thread conflict. Group ready to complete but it was another thread's turn}}
\DoxyCodeLine{00087         PM\_CMPLU\_STALL\_VECTOR = 0x2d014, \textcolor{comment}{// Completion stall due to VSU vector instruction}}
\DoxyCodeLine{00088         PM\_CMPLU\_STALL\_VECTOR\_LONG = 0x4d012, \textcolor{comment}{// Completion stall due to VSU vector long instruction}}
\DoxyCodeLine{00089         PM\_CMPLU\_STALL\_VSU = 0x2d012, \textcolor{comment}{// Completion stall due to VSU instruction}}
\DoxyCodeLine{00090         PM\_CO0\_ALLOC = 0x16083, \textcolor{comment}{// CO mach 0 Busy. Used by PMU to sample ave RC livetime(mach0 used as sample point)}}
\DoxyCodeLine{00091         PM\_CO0\_BUSY = 0x16082, \textcolor{comment}{// CO mach 0 Busy. Used by PMU to sample ave RC livetime(mach0 used as sample point)}}
\DoxyCodeLine{00092         PM\_CO\_DISP\_FAIL = 0x517082, \textcolor{comment}{// CO dispatch failed due to all CO machines being busy}}
\DoxyCodeLine{00093         PM\_CO\_TM\_SC\_FOOTPRINT = 0x527084, \textcolor{comment}{// L2 did a cleanifdirty CO to the L3 (ie created an SC line in the L3)}}
\DoxyCodeLine{00094         PM\_CO\_USAGE = 0x3608a, \textcolor{comment}{// Continuous 16 cycle(2to1) window where this signals rotates thru sampling each L2 CO machine busy. PMU uses this wave to then do 16 cyc count to sample total number of machs running}}
\DoxyCodeLine{00095         PM\_CRU\_FIN = 0x40066, \textcolor{comment}{// IFU Finished a (non-\/branch) instruction}}
\DoxyCodeLine{00096         PM\_CYC = 0x1e, \textcolor{comment}{// Cycles}}
\DoxyCodeLine{00097         PM\_DATA\_ALL\_CHIP\_PUMP\_CPRED = 0x61c050, \textcolor{comment}{// correct) for either demand loads or data prefetch}}
\DoxyCodeLine{00098         PM\_DATA\_ALL\_FROM\_DL2L3\_MOD = 0x64c048, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00099         PM\_DATA\_ALL\_FROM\_DL2L3\_SHR = 0x63c048, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00100         PM\_DATA\_ALL\_FROM\_DL4 = 0x63c04c, \textcolor{comment}{// The processor's data cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to either demand loads or data prefetch}}
\DoxyCodeLine{00101         PM\_DATA\_ALL\_FROM\_DMEM = 0x64c04c, \textcolor{comment}{// The processor's data cache was reloaded from another chip's memory on the same Node or Group (Distant) due to either demand loads or data prefetch}}
\DoxyCodeLine{00102         PM\_DATA\_ALL\_FROM\_L2 = 0x61c042, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 due to either demand loads or data prefetch}}
\DoxyCodeLine{00103         PM\_DATA\_ALL\_FROM\_L21\_MOD = 0x64c046, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another core's L2 on the same chip due to either demand loads or data prefetch}}
\DoxyCodeLine{00104         PM\_DATA\_ALL\_FROM\_L21\_SHR = 0x63c046, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another core's L2 on the same chip due to either demand loads or data prefetch}}
\DoxyCodeLine{00105         PM\_DATA\_ALL\_FROM\_L2MISS\_MOD = 0x61c04e, \textcolor{comment}{// The processor's data cache was reloaded from a localtion other than the local core's L2 due to either demand loads or data prefetch}}
\DoxyCodeLine{00106         PM\_DATA\_ALL\_FROM\_L2\_DISP\_CONFLICT\_LDHITST = 0x63c040, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 with load hit store conflict due to either demand loads or data prefetch}}
\DoxyCodeLine{00107         PM\_DATA\_ALL\_FROM\_L2\_DISP\_CONFLICT\_OTHER = 0x64c040, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 with dispatch conflict due to either demand loads or data prefetch}}
\DoxyCodeLine{00108         PM\_DATA\_ALL\_FROM\_L2\_MEPF = 0x62c040, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state due to either demand loads or data prefetch}}
\DoxyCodeLine{00109         PM\_DATA\_ALL\_FROM\_L2\_NO\_CONFLICT = 0x61c040, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 without conflict due to either demand loads or data prefetch}}
\DoxyCodeLine{00110         PM\_DATA\_ALL\_FROM\_L3 = 0x64c042, \textcolor{comment}{// The processor's data cache was reloaded from local core's L3 due to either demand loads or data prefetch}}
\DoxyCodeLine{00111         PM\_DATA\_ALL\_FROM\_L31\_ECO\_MOD = 0x64c044, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to either demand loads or data prefetch}}
\DoxyCodeLine{00112         PM\_DATA\_ALL\_FROM\_L31\_ECO\_SHR = 0x63c044, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another core's ECO L3 on the same chip due to either demand loads or data prefetch}}
\DoxyCodeLine{00113         PM\_DATA\_ALL\_FROM\_L31\_MOD = 0x62c044, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another core's L3 on the same chip due to either demand loads or data prefetch}}
\DoxyCodeLine{00114         PM\_DATA\_ALL\_FROM\_L31\_SHR = 0x61c046, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another core's L3 on the same chip due to either demand loads or data prefetch}}
\DoxyCodeLine{00115         PM\_DATA\_ALL\_FROM\_L3MISS\_MOD = 0x64c04e, \textcolor{comment}{// The processor's data cache was reloaded from a localtion other than the local core's L3 due to either demand loads or data prefetch}}
\DoxyCodeLine{00116         PM\_DATA\_ALL\_FROM\_L3\_DISP\_CONFLICT = 0x63c042, \textcolor{comment}{// The processor's data cache was reloaded from local core's L3 with dispatch conflict due to either demand loads or data prefetch}}
\DoxyCodeLine{00117         PM\_DATA\_ALL\_FROM\_L3\_MEPF = 0x62c042, \textcolor{comment}{// The processor's data cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state due to either demand loads or data prefetch}}
\DoxyCodeLine{00118         PM\_DATA\_ALL\_FROM\_L3\_NO\_CONFLICT = 0x61c044, \textcolor{comment}{// The processor's data cache was reloaded from local core's L3 without conflict due to either demand loads or data prefetch}}
\DoxyCodeLine{00119         PM\_DATA\_ALL\_FROM\_LL4 = 0x61c04c, \textcolor{comment}{// The processor's data cache was reloaded from the local chip's L4 cache due to either demand loads or data prefetch}}
\DoxyCodeLine{00120         PM\_DATA\_ALL\_FROM\_LMEM = 0x62c048, \textcolor{comment}{// The processor's data cache was reloaded from the local chip's Memory due to either demand loads or data prefetch}}
\DoxyCodeLine{00121         PM\_DATA\_ALL\_FROM\_MEMORY = 0x62c04c, \textcolor{comment}{// The processor's data cache was reloaded from a memory location including L4 from local remote or distant due to either demand loads or data prefetch}}
\DoxyCodeLine{00122         PM\_DATA\_ALL\_FROM\_OFF\_CHIP\_CACHE = 0x64c04a, \textcolor{comment}{// The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to either demand loads or data prefetch}}
\DoxyCodeLine{00123         PM\_DATA\_ALL\_FROM\_ON\_CHIP\_CACHE = 0x61c048, \textcolor{comment}{// The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to either demand loads or data prefetch}}
\DoxyCodeLine{00124         PM\_DATA\_ALL\_FROM\_RL2L3\_MOD = 0x62c046, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00125         PM\_DATA\_ALL\_FROM\_RL2L3\_SHR = 0x61c04a, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00126         PM\_DATA\_ALL\_FROM\_RL4 = 0x62c04a, \textcolor{comment}{// The processor's data cache was reloaded from another chip's L4 on the same Node or Group (Remote) due to either demand loads or data prefetch}}
\DoxyCodeLine{00127         PM\_DATA\_ALL\_FROM\_RMEM = 0x63c04a, \textcolor{comment}{// The processor's data cache was reloaded from another chip's memory on the same Node or Group (Remote) due to either demand loads or data prefetch}}
\DoxyCodeLine{00128         PM\_DATA\_ALL\_GRP\_PUMP\_CPRED = 0x62c050, \textcolor{comment}{// correct) for either demand loads or data prefetch}}
\DoxyCodeLine{00129         PM\_DATA\_ALL\_GRP\_PUMP\_MPRED = 0x62c052, \textcolor{comment}{// Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for either demand loads or data prefetch}}
\DoxyCodeLine{00130         PM\_DATA\_ALL\_GRP\_PUMP\_MPRED\_RTY = 0x61c052, \textcolor{comment}{// Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for either demand loads or data prefetch}}
\DoxyCodeLine{00131         PM\_DATA\_ALL\_PUMP\_CPRED = 0x61c054, \textcolor{comment}{// Pump prediction correct. Counts across all types of pumps for either demand loads or data prefetch}}
\DoxyCodeLine{00132         PM\_DATA\_ALL\_PUMP\_MPRED = 0x64c052, \textcolor{comment}{// Pump misprediction. Counts across all types of pumps for either demand loads or data prefetch}}
\DoxyCodeLine{00133         PM\_DATA\_ALL\_SYS\_PUMP\_CPRED = 0x63c050, \textcolor{comment}{// correct) for either demand loads or data prefetch}}
\DoxyCodeLine{00134         PM\_DATA\_ALL\_SYS\_PUMP\_MPRED = 0x63c052, \textcolor{comment}{// Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for either demand loads or data prefetch}}
\DoxyCodeLine{00135         PM\_DATA\_ALL\_SYS\_PUMP\_MPRED\_RTY = 0x64c050, \textcolor{comment}{// Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for either demand loads or data prefetch}}
\DoxyCodeLine{00136         PM\_DATA\_CHIP\_PUMP\_CPRED = 0x1c050, \textcolor{comment}{// correct) for a demand load}}
\DoxyCodeLine{00137         PM\_DATA\_FROM\_DL2L3\_MOD = 0x4c048, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00138         PM\_DATA\_FROM\_DL2L3\_SHR = 0x3c048, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00139         PM\_DATA\_FROM\_DL4 = 0x3c04c, \textcolor{comment}{// The processor's data cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to a demand load}}
\DoxyCodeLine{00140         PM\_DATA\_FROM\_DMEM = 0x4c04c, \textcolor{comment}{// The processor's data cache was reloaded from another chip's memory on the same Node or Group (Distant) due to a demand load}}
\DoxyCodeLine{00141         PM\_DATA\_FROM\_L2 = 0x1c042, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 due to a demand load}}
\DoxyCodeLine{00142         PM\_DATA\_FROM\_L21\_MOD = 0x4c046, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another core's L2 on the same chip due to a demand load}}
\DoxyCodeLine{00143         PM\_DATA\_FROM\_L21\_SHR = 0x3c046, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another core's L2 on the same chip due to a demand load}}
\DoxyCodeLine{00144         PM\_DATA\_FROM\_L2MISS = 0x200fe, \textcolor{comment}{// Demand LD -\/ L2 Miss (not L2 hit)}}
\DoxyCodeLine{00145         PM\_DATA\_FROM\_L2MISS\_MOD = 0x1c04e, \textcolor{comment}{// The processor's data cache was reloaded from a localtion other than the local core's L2 due to a demand load}}
\DoxyCodeLine{00146         PM\_DATA\_FROM\_L2\_DISP\_CONFLICT\_LDHITST = 0x3c040, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 with load hit store conflict due to a demand load}}
\DoxyCodeLine{00147         PM\_DATA\_FROM\_L2\_DISP\_CONFLICT\_OTHER = 0x4c040, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 with dispatch conflict due to a demand load}}
\DoxyCodeLine{00148         PM\_DATA\_FROM\_L2\_MEPF = 0x2c040, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state due to a demand load}}
\DoxyCodeLine{00149         PM\_DATA\_FROM\_L2\_NO\_CONFLICT = 0x1c040, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 without conflict due to a demand load}}
\DoxyCodeLine{00150         PM\_DATA\_FROM\_L3 = 0x4c042, \textcolor{comment}{// The processor's data cache was reloaded from local core's L3 due to a demand load}}
\DoxyCodeLine{00151         PM\_DATA\_FROM\_L31\_ECO\_MOD = 0x4c044, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to a demand load}}
\DoxyCodeLine{00152         PM\_DATA\_FROM\_L31\_ECO\_SHR = 0x3c044, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another core's ECO L3 on the same chip due to a demand load}}
\DoxyCodeLine{00153         PM\_DATA\_FROM\_L31\_MOD = 0x2c044, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another core's L3 on the same chip due to a demand load}}
\DoxyCodeLine{00154         PM\_DATA\_FROM\_L31\_SHR = 0x1c046, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another core's L3 on the same chip due to a demand load}}
\DoxyCodeLine{00155         PM\_DATA\_FROM\_L3MISS = 0x300fe, \textcolor{comment}{// Demand LD -\/ L3 Miss (not L2 hit and not L3 hit)}}
\DoxyCodeLine{00156         PM\_DATA\_FROM\_L3MISS\_MOD = 0x4c04e, \textcolor{comment}{// The processor's data cache was reloaded from a localtion other than the local core's L3 due to a demand load}}
\DoxyCodeLine{00157         PM\_DATA\_FROM\_L3\_DISP\_CONFLICT = 0x3c042, \textcolor{comment}{// The processor's data cache was reloaded from local core's L3 with dispatch conflict due to a demand load}}
\DoxyCodeLine{00158         PM\_DATA\_FROM\_L3\_MEPF = 0x2c042, \textcolor{comment}{// The processor's data cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state due to a demand load}}
\DoxyCodeLine{00159         PM\_DATA\_FROM\_L3\_NO\_CONFLICT = 0x1c044, \textcolor{comment}{// The processor's data cache was reloaded from local core's L3 without conflict due to a demand load}}
\DoxyCodeLine{00160         PM\_DATA\_FROM\_LL4 = 0x1c04c, \textcolor{comment}{// The processor's data cache was reloaded from the local chip's L4 cache due to a demand load}}
\DoxyCodeLine{00161         PM\_DATA\_FROM\_LMEM = 0x2c048, \textcolor{comment}{// The processor's data cache was reloaded from the local chip's Memory due to a demand load}}
\DoxyCodeLine{00162         PM\_DATA\_FROM\_MEM = 0x400fe, \textcolor{comment}{// The processor's data cache was reloaded from a memory location including L4 from local remote or distant due to a demand load}}
\DoxyCodeLine{00163         PM\_DATA\_FROM\_MEMORY = 0x2c04c, \textcolor{comment}{// The processor's data cache was reloaded from a memory location including L4 from local remote or distant due to a demand load}}
\DoxyCodeLine{00164         PM\_DATA\_FROM\_OFF\_CHIP\_CACHE = 0x4c04a, \textcolor{comment}{// The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a demand load}}
\DoxyCodeLine{00165         PM\_DATA\_FROM\_ON\_CHIP\_CACHE = 0x1c048, \textcolor{comment}{// The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to a demand load}}
\DoxyCodeLine{00166         PM\_DATA\_FROM\_RL2L3\_MOD = 0x2c046, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00167         PM\_DATA\_FROM\_RL2L3\_SHR = 0x1c04a, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00168         PM\_DATA\_FROM\_RL4 = 0x2c04a, \textcolor{comment}{// The processor's data cache was reloaded from another chip's L4 on the same Node or Group (Remote) due to a demand load}}
\DoxyCodeLine{00169         PM\_DATA\_FROM\_RMEM = 0x3c04a, \textcolor{comment}{// The processor's data cache was reloaded from another chip's memory on the same Node or Group (Remote) due to a demand load}}
\DoxyCodeLine{00170         PM\_DATA\_GRP\_PUMP\_CPRED = 0x2c050, \textcolor{comment}{// correct) for a demand load}}
\DoxyCodeLine{00171         PM\_DATA\_GRP\_PUMP\_MPRED = 0x2c052, \textcolor{comment}{// Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for a demand load}}
\DoxyCodeLine{00172         PM\_DATA\_GRP\_PUMP\_MPRED\_RTY = 0x1c052, \textcolor{comment}{// Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for a demand load}}
\DoxyCodeLine{00173         PM\_DATA\_PUMP\_CPRED = 0x1c054, \textcolor{comment}{// Pump prediction correct. Counts across all types of pumps for a demand load}}
\DoxyCodeLine{00174         PM\_DATA\_PUMP\_MPRED = 0x4c052, \textcolor{comment}{// Pump misprediction. Counts across all types of pumps for a demand load}}
\DoxyCodeLine{00175         PM\_DATA\_SYS\_PUMP\_CPRED = 0x3c050, \textcolor{comment}{// correct) for a demand load}}
\DoxyCodeLine{00176         PM\_DATA\_SYS\_PUMP\_MPRED = 0x3c052, \textcolor{comment}{// Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for a demand load}}
\DoxyCodeLine{00177         PM\_DATA\_SYS\_PUMP\_MPRED\_RTY = 0x4c050, \textcolor{comment}{// Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for a demand load}}
\DoxyCodeLine{00178         PM\_DATA\_TABLEWALK\_CYC = 0x3001a, \textcolor{comment}{// Tablwalk Cycles (could be 1 or 2 active)}}
\DoxyCodeLine{00179         PM\_DC\_COLLISIONS = 0xe0bc, \textcolor{comment}{// DATA Cache collisions}}
\DoxyCodeLine{00180         PM\_DC\_PREF\_STREAM\_ALLOC = 0x1e050, \textcolor{comment}{// Stream marked valid. The stream could have been allocated through the hardware prefetch mechanism or through software. This is combined ls0 and ls1}}
\DoxyCodeLine{00181         PM\_DC\_PREF\_STREAM\_CONF = 0x2e050, \textcolor{comment}{// A demand load referenced a line in an active prefetch stream. The stream could have been allocated through the hardware prefetch mechanism or through software. Combine up + down}}
\DoxyCodeLine{00182         PM\_DC\_PREF\_STREAM\_FUZZY\_CONF = 0x4e050, \textcolor{comment}{// A demand load referenced a line in an active fuzzy prefetch stream. The stream could have been allocated through the hardware prefetch mechanism or through software.Fuzzy stream confirm (out of order effects}}
\DoxyCodeLine{00183         PM\_DC\_PREF\_STREAM\_STRIDED\_CONF = 0x3e050, \textcolor{comment}{// A demand load referenced a line in an active strided prefetch stream. The stream could have been allocated through the hardware prefetch mechanism or through software.}}
\DoxyCodeLine{00184         PM\_DERAT\_MISS\_16G = 0x4c054, \textcolor{comment}{// Data ERAT Miss (Data TLB Access) page size 16G}}
\DoxyCodeLine{00185         PM\_DERAT\_MISS\_16M = 0x3c054, \textcolor{comment}{// Data ERAT Miss (Data TLB Access) page size 16M}}
\DoxyCodeLine{00186         PM\_DERAT\_MISS\_4K = 0x1c056, \textcolor{comment}{// Data ERAT Miss (Data TLB Access) page size 4K}}
\DoxyCodeLine{00187         PM\_DERAT\_MISS\_64K = 0x2c054, \textcolor{comment}{// Data ERAT Miss (Data TLB Access) page size 64K}}
\DoxyCodeLine{00188         PM\_DFU = 0xb0ba, \textcolor{comment}{// Finish DFU (all finish)}}
\DoxyCodeLine{00189         PM\_DFU\_DCFFIX = 0xb0be, \textcolor{comment}{// Convert from fixed opcode finish (dcffix}}
\DoxyCodeLine{00190         PM\_DFU\_DENBCD = 0xb0bc, \textcolor{comment}{// BCD-\/>DPD opcode finish (denbcd}}
\DoxyCodeLine{00191         PM\_DFU\_MC = 0xb0b8, \textcolor{comment}{// Finish DFU multicycle}}
\DoxyCodeLine{00192         PM\_DISP\_CLB\_HELD\_BAL = 0x2092, \textcolor{comment}{// Dispatch/CLB Hold: Balance}}
\DoxyCodeLine{00193         PM\_DISP\_CLB\_HELD\_RES = 0x2094, \textcolor{comment}{// Dispatch/CLB Hold: Resource}}
\DoxyCodeLine{00194         PM\_DISP\_CLB\_HELD\_SB = 0x20a8, \textcolor{comment}{// Dispatch/CLB Hold: Scoreboard}}
\DoxyCodeLine{00195         PM\_DISP\_CLB\_HELD\_SYNC = 0x2098, \textcolor{comment}{// Dispatch/CLB Hold: Sync type instruction}}
\DoxyCodeLine{00196         PM\_DISP\_CLB\_HELD\_TLBIE = 0x2096, \textcolor{comment}{// Dispatch Hold: Due to TLBIE}}
\DoxyCodeLine{00197         PM\_DISP\_HELD = 0x10006, \textcolor{comment}{// Dispatch Held}}
\DoxyCodeLine{00198         PM\_DISP\_HELD\_IQ\_FULL = 0x20006, \textcolor{comment}{// Dispatch held due to Issue q full}}
\DoxyCodeLine{00199         PM\_DISP\_HELD\_MAP\_FULL = 0x1002a, \textcolor{comment}{// Dispatch for this thread was held because the Mappers were full}}
\DoxyCodeLine{00200         PM\_DISP\_HELD\_SRQ\_FULL = 0x30018, \textcolor{comment}{// Dispatch held due SRQ no room}}
\DoxyCodeLine{00201         PM\_DISP\_HELD\_SYNC\_HOLD = 0x4003c, \textcolor{comment}{// Dispatch held due to SYNC hold}}
\DoxyCodeLine{00202         PM\_DISP\_HOLD\_GCT\_FULL = 0x30a6, \textcolor{comment}{// Dispatch Hold Due to no space in the GCT}}
\DoxyCodeLine{00203         PM\_DISP\_WT = 0x30008, \textcolor{comment}{// Dispatched Starved}}
\DoxyCodeLine{00204         PM\_DPTEG\_FROM\_DL2L3\_MOD = 0x4e048, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00205         PM\_DPTEG\_FROM\_DL2L3\_SHR = 0x3e048, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00206         PM\_DPTEG\_FROM\_DL4 = 0x3e04c, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's L4 on a different Node or Group (Distant) due to a data side request}}
\DoxyCodeLine{00207         PM\_DPTEG\_FROM\_DMEM = 0x4e04c, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group (Distant) due to a data side request}}
\DoxyCodeLine{00208         PM\_DPTEG\_FROM\_L2 = 0x1e042, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 due to a data side request}}
\DoxyCodeLine{00209         PM\_DPTEG\_FROM\_L21\_MOD = 0x4e046, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L2 on the same chip due to a data side request}}
\DoxyCodeLine{00210         PM\_DPTEG\_FROM\_L21\_SHR = 0x3e046, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L2 on the same chip due to a data side request}}
\DoxyCodeLine{00211         PM\_DPTEG\_FROM\_L2MISS = 0x1e04e, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from a localtion other than the local core's L2 due to a data side request}}
\DoxyCodeLine{00212         PM\_DPTEG\_FROM\_L2\_DISP\_CONFLICT\_LDHITST = 0x3e040, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 with load hit store conflict due to a data side request}}
\DoxyCodeLine{00213         PM\_DPTEG\_FROM\_L2\_DISP\_CONFLICT\_OTHER = 0x4e040, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 with dispatch conflict due to a data side request}}
\DoxyCodeLine{00214         PM\_DPTEG\_FROM\_L2\_MEPF = 0x2e040, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 hit without dispatch conflicts on Mepf state. due to a data side request}}
\DoxyCodeLine{00215         PM\_DPTEG\_FROM\_L2\_NO\_CONFLICT = 0x1e040, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 without conflict due to a data side request}}
\DoxyCodeLine{00216         PM\_DPTEG\_FROM\_L3 = 0x4e042, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 due to a data side request}}
\DoxyCodeLine{00217         PM\_DPTEG\_FROM\_L31\_ECO\_MOD = 0x4e044, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another core's ECO L3 on the same chip due to a data side request}}
\DoxyCodeLine{00218         PM\_DPTEG\_FROM\_L31\_ECO\_SHR = 0x3e044, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another core's ECO L3 on the same chip due to a data side request}}
\DoxyCodeLine{00219         PM\_DPTEG\_FROM\_L31\_MOD = 0x2e044, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L3 on the same chip due to a data side request}}
\DoxyCodeLine{00220         PM\_DPTEG\_FROM\_L31\_SHR = 0x1e046, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L3 on the same chip due to a data side request}}
\DoxyCodeLine{00221         PM\_DPTEG\_FROM\_L3MISS = 0x4e04e, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from a localtion other than the local core's L3 due to a data side request}}
\DoxyCodeLine{00222         PM\_DPTEG\_FROM\_L3\_DISP\_CONFLICT = 0x3e042, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 with dispatch conflict due to a data side request}}
\DoxyCodeLine{00223         PM\_DPTEG\_FROM\_L3\_MEPF = 0x2e042, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 without dispatch conflicts hit on Mepf state. due to a data side request}}
\DoxyCodeLine{00224         PM\_DPTEG\_FROM\_L3\_NO\_CONFLICT = 0x1e044, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 without conflict due to a data side request}}
\DoxyCodeLine{00225         PM\_DPTEG\_FROM\_LL4 = 0x1e04c, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from the local chip's L4 cache due to a data side request}}
\DoxyCodeLine{00226         PM\_DPTEG\_FROM\_LMEM = 0x2e048, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from the local chip's Memory due to a data side request}}
\DoxyCodeLine{00227         PM\_DPTEG\_FROM\_MEMORY = 0x2e04c, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a data side request}}
\DoxyCodeLine{00228         PM\_DPTEG\_FROM\_OFF\_CHIP\_CACHE = 0x4e04a, \textcolor{comment}{// A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a data side request}}
\DoxyCodeLine{00229         PM\_DPTEG\_FROM\_ON\_CHIP\_CACHE = 0x1e048, \textcolor{comment}{// A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on the same chip due to a data side request}}
\DoxyCodeLine{00230         PM\_DPTEG\_FROM\_RL2L3\_MOD = 0x2e046, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00231         PM\_DPTEG\_FROM\_RL2L3\_SHR = 0x1e04a, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00232         PM\_DPTEG\_FROM\_RL4 = 0x2e04a, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's L4 on the same Node or Group (Remote) due to a data side request}}
\DoxyCodeLine{00233         PM\_DPTEG\_FROM\_RMEM = 0x3e04a, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group (Remote) due to a data side request}}
\DoxyCodeLine{00234         PM\_DSLB\_MISS = 0xd094, \textcolor{comment}{// Data SLB Miss -\/ Total of all segment sizes}}
\DoxyCodeLine{00235         PM\_DTLB\_MISS = 0x300fc, \textcolor{comment}{// Data PTEG reload}}
\DoxyCodeLine{00236         PM\_DTLB\_MISS\_16G = 0x1c058, \textcolor{comment}{// Data TLB Miss page size 16G}}
\DoxyCodeLine{00237         PM\_DTLB\_MISS\_16M = 0x4c056, \textcolor{comment}{// Data TLB Miss page size 16M}}
\DoxyCodeLine{00238         PM\_DTLB\_MISS\_4K = 0x2c056, \textcolor{comment}{// Data TLB Miss page size 4k}}
\DoxyCodeLine{00239         PM\_DTLB\_MISS\_64K = 0x3c056, \textcolor{comment}{// Data TLB Miss page size 64K}}
\DoxyCodeLine{00240         PM\_EAT\_FORCE\_MISPRED = 0x50a8, \textcolor{comment}{// XL-\/form branch was mispredicted due to the predicted target address missing from EAT. The EAT forces a mispredict in this case since there is no predicated target to validate. This is a rare case that may occur when the EAT is full and a branch is issue}}
\DoxyCodeLine{00241         PM\_EAT\_FULL\_CYC = 0x4084, \textcolor{comment}{// Cycles No room in EAT}}
\DoxyCodeLine{00242         PM\_EE\_OFF\_EXT\_INT = 0x2080, \textcolor{comment}{// Ee off and external interrupt}}
\DoxyCodeLine{00243         PM\_EXT\_INT = 0x200f8, \textcolor{comment}{// external interrupt}}
\DoxyCodeLine{00244         PM\_FAV\_TBEGIN = 0x20b4, \textcolor{comment}{// Dispatch time Favored tbegin}}
\DoxyCodeLine{00245         PM\_FLOP = 0x100f4, \textcolor{comment}{// Floating Point Operation Finished}}
\DoxyCodeLine{00246         PM\_FLOP\_SUM\_SCALAR = 0xa0ae, \textcolor{comment}{// flops summary scalar instructions}}
\DoxyCodeLine{00247         PM\_FLOP\_SUM\_VEC = 0xa0ac, \textcolor{comment}{// flops summary vector instructions}}
\DoxyCodeLine{00248         PM\_FLUSH = 0x400f8, \textcolor{comment}{// Flush (any type)}}
\DoxyCodeLine{00249         PM\_FLUSH\_BR\_MPRED = 0x2084, \textcolor{comment}{// Flush caused by branch mispredict}}
\DoxyCodeLine{00250         PM\_FLUSH\_COMPLETION = 0x30012, \textcolor{comment}{// Completion Flush}}
\DoxyCodeLine{00251         PM\_FLUSH\_DISP = 0x2082, \textcolor{comment}{// Dispatch flush}}
\DoxyCodeLine{00252         PM\_FLUSH\_DISP\_SB = 0x208c, \textcolor{comment}{// Dispatch Flush: Scoreboard}}
\DoxyCodeLine{00253         PM\_FLUSH\_DISP\_SYNC = 0x2088, \textcolor{comment}{// Dispatch Flush: Sync}}
\DoxyCodeLine{00254         PM\_FLUSH\_DISP\_TLBIE = 0x208a, \textcolor{comment}{// Dispatch Flush: TLBIE}}
\DoxyCodeLine{00255         PM\_FLUSH\_LSU = 0x208e, \textcolor{comment}{// Flush initiated by LSU}}
\DoxyCodeLine{00256         PM\_FLUSH\_PARTIAL = 0x2086, \textcolor{comment}{// Partial flush}}
\DoxyCodeLine{00257         PM\_FPU0\_FCONV = 0xa0b0, \textcolor{comment}{// Convert instruction executed}}
\DoxyCodeLine{00258         PM\_FPU0\_FEST = 0xa0b8, \textcolor{comment}{// Estimate instruction executed}}
\DoxyCodeLine{00259         PM\_FPU0\_FRSP = 0xa0b4, \textcolor{comment}{// Round to single precision instruction executed}}
\DoxyCodeLine{00260         PM\_FPU1\_FCONV = 0xa0b2, \textcolor{comment}{// Convert instruction executed}}
\DoxyCodeLine{00261         PM\_FPU1\_FEST = 0xa0ba, \textcolor{comment}{// Estimate instruction executed}}
\DoxyCodeLine{00262         PM\_FPU1\_FRSP = 0xa0b6, \textcolor{comment}{// Round to single precision instruction executed}}
\DoxyCodeLine{00263         PM\_FREQ\_DOWN = 0x3000c, \textcolor{comment}{// Power Management: Below Threshold B}}
\DoxyCodeLine{00264         PM\_FREQ\_UP = 0x4000c, \textcolor{comment}{// Power Management: Above Threshold A}}
\DoxyCodeLine{00265         PM\_FUSION\_TOC\_GRP0\_1 = 0x50b0, \textcolor{comment}{// One pair of instructions fused with TOC in Group0}}
\DoxyCodeLine{00266         PM\_FUSION\_TOC\_GRP0\_2 = 0x50ae, \textcolor{comment}{// Two pairs of instructions fused with TOCin Group0}}
\DoxyCodeLine{00267         PM\_FUSION\_TOC\_GRP0\_3 = 0x50ac, \textcolor{comment}{// Three pairs of instructions fused with TOC in Group0}}
\DoxyCodeLine{00268         PM\_FUSION\_TOC\_GRP1\_1 = 0x50b2, \textcolor{comment}{// One pair of instructions fused with TOX in Group1}}
\DoxyCodeLine{00269         PM\_FUSION\_VSX\_GRP0\_1 = 0x50b8, \textcolor{comment}{// One pair of instructions fused with VSX in Group0}}
\DoxyCodeLine{00270         PM\_FUSION\_VSX\_GRP0\_2 = 0x50b6, \textcolor{comment}{// Two pairs of instructions fused with VSX in Group0}}
\DoxyCodeLine{00271         PM\_FUSION\_VSX\_GRP0\_3 = 0x50b4, \textcolor{comment}{// Three pairs of instructions fused with VSX in Group0}}
\DoxyCodeLine{00272         PM\_FUSION\_VSX\_GRP1\_1 = 0x50ba, \textcolor{comment}{// One pair of instructions fused with VSX in Group1}}
\DoxyCodeLine{00273         PM\_FXU0\_BUSY\_FXU1\_IDLE = 0x3000e, \textcolor{comment}{// fxu0 busy and fxu1 idle}}
\DoxyCodeLine{00274         PM\_FXU0\_FIN = 0x10004, \textcolor{comment}{// The fixed point unit Unit 0 finished an instruction. Instructions that finish may not necessary complete.}}
\DoxyCodeLine{00275         PM\_FXU1\_BUSY\_FXU0\_IDLE = 0x4000e, \textcolor{comment}{// fxu0 idle and fxu1 busy.}}
\DoxyCodeLine{00276         PM\_FXU1\_FIN = 0x40004, \textcolor{comment}{// FXU1 Finished}}
\DoxyCodeLine{00277         PM\_FXU\_BUSY = 0x2000e, \textcolor{comment}{// fxu0 busy and fxu1 busy.}}
\DoxyCodeLine{00278         PM\_FXU\_IDLE = 0x1000e, \textcolor{comment}{// fxu0 idle and fxu1 idle}}
\DoxyCodeLine{00279         PM\_GCT\_EMPTY\_CYC = 0x20008, \textcolor{comment}{// No itags assigned either thread (GCT Empty)}}
\DoxyCodeLine{00280         PM\_GCT\_MERGE = 0x30a4, \textcolor{comment}{// Group dispatched on a merged GCT empty. GCT entries can be merged only within the same thread}}
\DoxyCodeLine{00281         PM\_GCT\_NOSLOT\_BR\_MPRED = 0x4d01e, \textcolor{comment}{// Gct empty for this thread due to branch mispred}}
\DoxyCodeLine{00282         PM\_GCT\_NOSLOT\_BR\_MPRED\_ICMISS = 0x4d01a, \textcolor{comment}{// Gct empty for this thread due to Icache Miss and branch mispred}}
\DoxyCodeLine{00283         PM\_GCT\_NOSLOT\_CYC = 0x100f8, \textcolor{comment}{// No itags assigned}}
\DoxyCodeLine{00284         PM\_GCT\_NOSLOT\_DISP\_HELD\_ISSQ = 0x2d01e, \textcolor{comment}{// Gct empty for this thread due to dispatch hold on this thread due to Issue q full}}
\DoxyCodeLine{00285         PM\_GCT\_NOSLOT\_DISP\_HELD\_MAP = 0x4d01c, \textcolor{comment}{// Gct empty for this thread due to dispatch hold on this thread due to Mapper full}}
\DoxyCodeLine{00286         PM\_GCT\_NOSLOT\_DISP\_HELD\_OTHER = 0x2e010, \textcolor{comment}{// Gct empty for this thread due to dispatch hold on this thread due to sync}}
\DoxyCodeLine{00287         PM\_GCT\_NOSLOT\_DISP\_HELD\_SRQ = 0x2d01c, \textcolor{comment}{// Gct empty for this thread due to dispatch hold on this thread due to SRQ full}}
\DoxyCodeLine{00288         PM\_GCT\_NOSLOT\_IC\_L3MISS = 0x4e010, \textcolor{comment}{// Gct empty for this thread due to icach l3 miss}}
\DoxyCodeLine{00289         PM\_GCT\_NOSLOT\_IC\_MISS = 0x2d01a, \textcolor{comment}{// Gct empty for this thread due to Icache Miss}}
\DoxyCodeLine{00290         PM\_GCT\_UTIL\_11\_14\_ENTRIES = 0x20a2, \textcolor{comment}{// GCT Utilization 11-\/14 entries}}
\DoxyCodeLine{00291         PM\_GCT\_UTIL\_15\_17\_ENTRIES = 0x20a4, \textcolor{comment}{// GCT Utilization 15-\/17 entries}}
\DoxyCodeLine{00292         PM\_GCT\_UTIL\_18\_ENTRIES = 0x20a6, \textcolor{comment}{// GCT Utilization 18+ entries}}
\DoxyCodeLine{00293         PM\_GCT\_UTIL\_1\_2\_ENTRIES = 0x209c, \textcolor{comment}{// GCT Utilization 1-\/2 entries}}
\DoxyCodeLine{00294         PM\_GCT\_UTIL\_3\_6\_ENTRIES = 0x209e, \textcolor{comment}{// GCT Utilization 3-\/6 entries}}
\DoxyCodeLine{00295         PM\_GCT\_UTIL\_7\_10\_ENTRIES = 0x20a0, \textcolor{comment}{// GCT Utilization 7-\/10 entries}}
\DoxyCodeLine{00296         PM\_GRP\_BR\_MPRED\_NONSPEC = 0x1000a, \textcolor{comment}{// Group experienced non-\/speculative branch redirect}}
\DoxyCodeLine{00297         PM\_GRP\_CMPL = 0x30004, \textcolor{comment}{// group completed}}
\DoxyCodeLine{00298         PM\_GRP\_DISP = 0x3000a, \textcolor{comment}{// group dispatch}}
\DoxyCodeLine{00299         PM\_GRP\_IC\_MISS\_NONSPEC = 0x1000c, \textcolor{comment}{// Group experienced non-\/speculative I cache miss}}
\DoxyCodeLine{00300         PM\_GRP\_MRK = 0x10130, \textcolor{comment}{// Instruction Marked}}
\DoxyCodeLine{00301         PM\_GRP\_NON\_FULL\_GROUP = 0x509c, \textcolor{comment}{// GROUPs where we did not have 6 non branch instructions in the group(ST mode)}}
\DoxyCodeLine{00302         PM\_GRP\_PUMP\_CPRED = 0x20050, \textcolor{comment}{// Initial and Final Pump Scope and data sourced across this scope was group pump for all data types excluding data prefetch (demand load}}
\DoxyCodeLine{00303         PM\_GRP\_PUMP\_MPRED = 0x20052, \textcolor{comment}{// Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for all data types excluding data prefetch (demand load}}
\DoxyCodeLine{00304         PM\_GRP\_PUMP\_MPRED\_RTY = 0x10052, \textcolor{comment}{// Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for all data types excluding data prefetch (demand load}}
\DoxyCodeLine{00305         PM\_GRP\_TERM\_2ND\_BRANCH = 0x50a4, \textcolor{comment}{// There were enough instructions in the Ibuffer}}
\DoxyCodeLine{00306         PM\_GRP\_TERM\_FPU\_AFTER\_BR = 0x50a6, \textcolor{comment}{// There were enough instructions in the Ibuffer}}
\DoxyCodeLine{00307         PM\_GRP\_TERM\_NOINST = 0x509e, \textcolor{comment}{// Do not fill every slot in the group}}
\DoxyCodeLine{00308         PM\_GRP\_TERM\_OTHER = 0x50a0, \textcolor{comment}{// There were enough instructions in the Ibuffer}}
\DoxyCodeLine{00309         PM\_GRP\_TERM\_SLOT\_LIMIT = 0x50a2, \textcolor{comment}{// There were enough instructions in the Ibuffer}}
\DoxyCodeLine{00310         PM\_HV\_CYC = 0x2000a, \textcolor{comment}{// Cycles in which msr\_hv is high. Note that this event does not take msr\_pr into consideration}}
\DoxyCodeLine{00311         PM\_IBUF\_FULL\_CYC = 0x4086, \textcolor{comment}{// Cycles No room in ibuff}}
\DoxyCodeLine{00312         PM\_IC\_DEMAND\_CYC = 0x10018, \textcolor{comment}{// Cycles when a demand ifetch was pending}}
\DoxyCodeLine{00313         PM\_IC\_DEMAND\_L2\_BHT\_REDIRECT = 0x4098, \textcolor{comment}{// L2 I cache demand request due to BHT redirect}}
\DoxyCodeLine{00314         PM\_IC\_DEMAND\_L2\_BR\_REDIRECT = 0x409a, \textcolor{comment}{// L2 I cache demand request due to branch Mispredict (15 cycle path)}}
\DoxyCodeLine{00315         PM\_IC\_DEMAND\_REQ = 0x4088, \textcolor{comment}{// Demand Instruction fetch request}}
\DoxyCodeLine{00316         PM\_IC\_INVALIDATE = 0x508a, \textcolor{comment}{// Ic line invalidated}}
\DoxyCodeLine{00317         PM\_IC\_PREF\_CANCEL\_HIT = 0x4092, \textcolor{comment}{// Prefetch Canceled due to icache hit}}
\DoxyCodeLine{00318         PM\_IC\_PREF\_CANCEL\_L2 = 0x4094, \textcolor{comment}{// L2 Squashed request}}
\DoxyCodeLine{00319         PM\_IC\_PREF\_CANCEL\_PAGE = 0x4090, \textcolor{comment}{// Prefetch Canceled due to page boundary}}
\DoxyCodeLine{00320         PM\_IC\_PREF\_REQ = 0x408a, \textcolor{comment}{// Instruction prefetch requests}}
\DoxyCodeLine{00321         PM\_IC\_PREF\_WRITE = 0x408e, \textcolor{comment}{// Instruction prefetch written into IL1}}
\DoxyCodeLine{00322         PM\_IC\_RELOAD\_PRIVATE = 0x4096, \textcolor{comment}{// Reloading line was brought in private for a specific thread. Most lines are brought in shared for all eight thrreads. If RA does not match then invalidates and then brings it shared to other thread. In P7 line brought in private}}
\DoxyCodeLine{00323         PM\_IERAT\_RELOAD = 0x100f6, \textcolor{comment}{// Number of I-\/ERAT reloads}}
\DoxyCodeLine{00324         PM\_IERAT\_RELOAD\_16M = 0x4006a, \textcolor{comment}{// IERAT Reloaded (Miss) for a 16M page}}
\DoxyCodeLine{00325         PM\_IERAT\_RELOAD\_4K = 0x20064, \textcolor{comment}{// IERAT Miss (Not implemented as DI on POWER6)}}
\DoxyCodeLine{00326         PM\_IERAT\_RELOAD\_64K = 0x3006a, \textcolor{comment}{// IERAT Reloaded (Miss) for a 64k page}}
\DoxyCodeLine{00327         PM\_IFETCH\_THROTTLE = 0x3405e, \textcolor{comment}{// Cycles in which Instruction fetch throttle was active}}
\DoxyCodeLine{00328         PM\_IFU\_L2\_TOUCH = 0x5088, \textcolor{comment}{// L2 touch to update MRU on a line}}
\DoxyCodeLine{00329         PM\_INST\_ALL\_CHIP\_PUMP\_CPRED = 0x514050, \textcolor{comment}{// correct) for instruction fetches and prefetches}}
\DoxyCodeLine{00330         PM\_INST\_ALL\_FROM\_DL2L3\_MOD = 0x544048, \textcolor{comment}{// The processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00331         PM\_INST\_ALL\_FROM\_DL2L3\_SHR = 0x534048, \textcolor{comment}{// The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00332         PM\_INST\_ALL\_FROM\_DL4 = 0x53404c, \textcolor{comment}{// The processor's Instruction cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to instruction fetches and prefetches}}
\DoxyCodeLine{00333         PM\_INST\_ALL\_FROM\_DMEM = 0x54404c, \textcolor{comment}{// The processor's Instruction cache was reloaded from another chip's memory on the same Node or Group (Distant) due to instruction fetches and prefetches}}
\DoxyCodeLine{00334         PM\_INST\_ALL\_FROM\_L2 = 0x514042, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L2 due to instruction fetches and prefetches}}
\DoxyCodeLine{00335         PM\_INST\_ALL\_FROM\_L21\_MOD = 0x544046, \textcolor{comment}{// The processor's Instruction cache was reloaded with Modified (M) data from another core's L2 on the same chip due to instruction fetches and prefetches}}
\DoxyCodeLine{00336         PM\_INST\_ALL\_FROM\_L21\_SHR = 0x534046, \textcolor{comment}{// The processor's Instruction cache was reloaded with Shared (S) data from another core's L2 on the same chip due to instruction fetches and prefetches}}
\DoxyCodeLine{00337         PM\_INST\_ALL\_FROM\_L2MISS = 0x51404e, \textcolor{comment}{// The processor's Instruction cache was reloaded from a localtion other than the local core's L2 due to instruction fetches and prefetches}}
\DoxyCodeLine{00338         PM\_INST\_ALL\_FROM\_L2\_DISP\_CONFLICT\_LDHITST = 0x534040, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L2 with load hit store conflict due to instruction fetches and prefetches}}
\DoxyCodeLine{00339         PM\_INST\_ALL\_FROM\_L2\_DISP\_CONFLICT\_OTHER = 0x544040, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L2 with dispatch conflict due to instruction fetches and prefetches}}
\DoxyCodeLine{00340         PM\_INST\_ALL\_FROM\_L2\_MEPF = 0x524040, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state. due to instruction fetches and prefetches}}
\DoxyCodeLine{00341         PM\_INST\_ALL\_FROM\_L2\_NO\_CONFLICT = 0x514040, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L2 without conflict due to instruction fetches and prefetches}}
\DoxyCodeLine{00342         PM\_INST\_ALL\_FROM\_L3 = 0x544042, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L3 due to instruction fetches and prefetches}}
\DoxyCodeLine{00343         PM\_INST\_ALL\_FROM\_L31\_ECO\_MOD = 0x544044, \textcolor{comment}{// The processor's Instruction cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to instruction fetches and prefetches}}
\DoxyCodeLine{00344         PM\_INST\_ALL\_FROM\_L31\_ECO\_SHR = 0x534044, \textcolor{comment}{// The processor's Instruction cache was reloaded with Shared (S) data from another core's ECO L3 on the same chip due to instruction fetches and prefetches}}
\DoxyCodeLine{00345         PM\_INST\_ALL\_FROM\_L31\_MOD = 0x524044, \textcolor{comment}{// The processor's Instruction cache was reloaded with Modified (M) data from another core's L3 on the same chip due to instruction fetches and prefetches}}
\DoxyCodeLine{00346         PM\_INST\_ALL\_FROM\_L31\_SHR = 0x514046, \textcolor{comment}{// The processor's Instruction cache was reloaded with Shared (S) data from another core's L3 on the same chip due to instruction fetches and prefetches}}
\DoxyCodeLine{00347         PM\_INST\_ALL\_FROM\_L3MISS\_MOD = 0x54404e, \textcolor{comment}{// The processor's Instruction cache was reloaded from a localtion other than the local core's L3 due to a instruction fetch}}
\DoxyCodeLine{00348         PM\_INST\_ALL\_FROM\_L3\_DISP\_CONFLICT = 0x534042, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L3 with dispatch conflict due to instruction fetches and prefetches}}
\DoxyCodeLine{00349         PM\_INST\_ALL\_FROM\_L3\_MEPF = 0x524042, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state. due to instruction fetches and prefetches}}
\DoxyCodeLine{00350         PM\_INST\_ALL\_FROM\_L3\_NO\_CONFLICT = 0x514044, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L3 without conflict due to instruction fetches and prefetches}}
\DoxyCodeLine{00351         PM\_INST\_ALL\_FROM\_LL4 = 0x51404c, \textcolor{comment}{// The processor's Instruction cache was reloaded from the local chip's L4 cache due to instruction fetches and prefetches}}
\DoxyCodeLine{00352         PM\_INST\_ALL\_FROM\_LMEM = 0x524048, \textcolor{comment}{// The processor's Instruction cache was reloaded from the local chip's Memory due to instruction fetches and prefetches}}
\DoxyCodeLine{00353         PM\_INST\_ALL\_FROM\_MEMORY = 0x52404c, \textcolor{comment}{// The processor's Instruction cache was reloaded from a memory location including L4 from local remote or distant due to instruction fetches and prefetches}}
\DoxyCodeLine{00354         PM\_INST\_ALL\_FROM\_OFF\_CHIP\_CACHE = 0x54404a, \textcolor{comment}{// The processor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to instruction fetches and prefetches}}
\DoxyCodeLine{00355         PM\_INST\_ALL\_FROM\_ON\_CHIP\_CACHE = 0x514048, \textcolor{comment}{// The processor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to instruction fetches and prefetches}}
\DoxyCodeLine{00356         PM\_INST\_ALL\_FROM\_RL2L3\_MOD = 0x524046, \textcolor{comment}{// The processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00357         PM\_INST\_ALL\_FROM\_RL2L3\_SHR = 0x51404a, \textcolor{comment}{// The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00358         PM\_INST\_ALL\_FROM\_RL4 = 0x52404a, \textcolor{comment}{// The processor's Instruction cache was reloaded from another chip's L4 on the same Node or Group (Remote) due to instruction fetches and prefetches}}
\DoxyCodeLine{00359         PM\_INST\_ALL\_FROM\_RMEM = 0x53404a, \textcolor{comment}{// The processor's Instruction cache was reloaded from another chip's memory on the same Node or Group (Remote) due to instruction fetches and prefetches}}
\DoxyCodeLine{00360         PM\_INST\_ALL\_GRP\_PUMP\_CPRED = 0x524050, \textcolor{comment}{// correct) for instruction fetches and prefetches}}
\DoxyCodeLine{00361         PM\_INST\_ALL\_GRP\_PUMP\_MPRED = 0x524052, \textcolor{comment}{// Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for instruction fetches and prefetches}}
\DoxyCodeLine{00362         PM\_INST\_ALL\_GRP\_PUMP\_MPRED\_RTY = 0x514052, \textcolor{comment}{// Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for instruction fetches and prefetches}}
\DoxyCodeLine{00363         PM\_INST\_ALL\_PUMP\_CPRED = 0x514054, \textcolor{comment}{// Pump prediction correct. Counts across all types of pumps for instruction fetches and prefetches}}
\DoxyCodeLine{00364         PM\_INST\_ALL\_PUMP\_MPRED = 0x544052, \textcolor{comment}{// Pump misprediction. Counts across all types of pumps for instruction fetches and prefetches}}
\DoxyCodeLine{00365         PM\_INST\_ALL\_SYS\_PUMP\_CPRED = 0x534050, \textcolor{comment}{// correct) for instruction fetches and prefetches}}
\DoxyCodeLine{00366         PM\_INST\_ALL\_SYS\_PUMP\_MPRED = 0x534052, \textcolor{comment}{// Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for instruction fetches and prefetches}}
\DoxyCodeLine{00367         PM\_INST\_ALL\_SYS\_PUMP\_MPRED\_RTY = 0x544050, \textcolor{comment}{// Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for instruction fetches and prefetches}}
\DoxyCodeLine{00368         PM\_INST\_CHIP\_PUMP\_CPRED = 0x14050, \textcolor{comment}{// correct) for an instruction fetch}}
\DoxyCodeLine{00369         PM\_INST\_CMPL = 0x2, \textcolor{comment}{// Number of PowerPC Instructions that completed.}}
\DoxyCodeLine{00370         PM\_INST\_DISP = 0x200f2, \textcolor{comment}{// PPC Dispatched}}
\DoxyCodeLine{00371         PM\_INST\_FROM\_DL2L3\_MOD = 0x44048, \textcolor{comment}{// The processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00372         PM\_INST\_FROM\_DL2L3\_SHR = 0x34048, \textcolor{comment}{// The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00373         PM\_INST\_FROM\_DL4 = 0x3404c, \textcolor{comment}{// The processor's Instruction cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00374         PM\_INST\_FROM\_DMEM = 0x4404c, \textcolor{comment}{// The processor's Instruction cache was reloaded from another chip's memory on the same Node or Group (Distant) due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00375         PM\_INST\_FROM\_L1 = 0x4080, \textcolor{comment}{// Instruction fetches from L1}}
\DoxyCodeLine{00376         PM\_INST\_FROM\_L2 = 0x14042, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L2 due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00377         PM\_INST\_FROM\_L21\_MOD = 0x44046, \textcolor{comment}{// The processor's Instruction cache was reloaded with Modified (M) data from another core's L2 on the same chip due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00378         PM\_INST\_FROM\_L21\_SHR = 0x34046, \textcolor{comment}{// The processor's Instruction cache was reloaded with Shared (S) data from another core's L2 on the same chip due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00379         PM\_INST\_FROM\_L2MISS = 0x1404e, \textcolor{comment}{// The processor's Instruction cache was reloaded from a localtion other than the local core's L2 due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00380         PM\_INST\_FROM\_L2\_DISP\_CONFLICT\_LDHITST = 0x34040, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L2 with load hit store conflict due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00381         PM\_INST\_FROM\_L2\_DISP\_CONFLICT\_OTHER = 0x44040, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L2 with dispatch conflict due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00382         PM\_INST\_FROM\_L2\_MEPF = 0x24040, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state. due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00383         PM\_INST\_FROM\_L2\_NO\_CONFLICT = 0x14040, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L2 without conflict due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00384         PM\_INST\_FROM\_L3 = 0x44042, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L3 due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00385         PM\_INST\_FROM\_L31\_ECO\_MOD = 0x44044, \textcolor{comment}{// The processor's Instruction cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00386         PM\_INST\_FROM\_L31\_ECO\_SHR = 0x34044, \textcolor{comment}{// The processor's Instruction cache was reloaded with Shared (S) data from another core's ECO L3 on the same chip due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00387         PM\_INST\_FROM\_L31\_MOD = 0x24044, \textcolor{comment}{// The processor's Instruction cache was reloaded with Modified (M) data from another core's L3 on the same chip due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00388         PM\_INST\_FROM\_L31\_SHR = 0x14046, \textcolor{comment}{// The processor's Instruction cache was reloaded with Shared (S) data from another core's L3 on the same chip due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00389         PM\_INST\_FROM\_L3MISS = 0x300fa, \textcolor{comment}{// Marked instruction was reloaded from a location beyond the local chiplet}}
\DoxyCodeLine{00390         PM\_INST\_FROM\_L3MISS\_MOD = 0x4404e, \textcolor{comment}{// The processor's Instruction cache was reloaded from a localtion other than the local core's L3 due to a instruction fetch}}
\DoxyCodeLine{00391         PM\_INST\_FROM\_L3\_DISP\_CONFLICT = 0x34042, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L3 with dispatch conflict due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00392         PM\_INST\_FROM\_L3\_MEPF = 0x24042, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state. due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00393         PM\_INST\_FROM\_L3\_NO\_CONFLICT = 0x14044, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L3 without conflict due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00394         PM\_INST\_FROM\_LL4 = 0x1404c, \textcolor{comment}{// The processor's Instruction cache was reloaded from the local chip's L4 cache due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00395         PM\_INST\_FROM\_LMEM = 0x24048, \textcolor{comment}{// The processor's Instruction cache was reloaded from the local chip's Memory due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00396         PM\_INST\_FROM\_MEMORY = 0x2404c, \textcolor{comment}{// The processor's Instruction cache was reloaded from a memory location including L4 from local remote or distant due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00397         PM\_INST\_FROM\_OFF\_CHIP\_CACHE = 0x4404a, \textcolor{comment}{// The processor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00398         PM\_INST\_FROM\_ON\_CHIP\_CACHE = 0x14048, \textcolor{comment}{// The processor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00399         PM\_INST\_FROM\_RL2L3\_MOD = 0x24046, \textcolor{comment}{// The processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00400         PM\_INST\_FROM\_RL2L3\_SHR = 0x1404a, \textcolor{comment}{// The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00401         PM\_INST\_FROM\_RL4 = 0x2404a, \textcolor{comment}{// The processor's Instruction cache was reloaded from another chip's L4 on the same Node or Group (Remote) due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00402         PM\_INST\_FROM\_RMEM = 0x3404a, \textcolor{comment}{// The processor's Instruction cache was reloaded from another chip's memory on the same Node or Group (Remote) due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00403         PM\_INST\_GRP\_PUMP\_CPRED = 0x24050, \textcolor{comment}{// correct) for an instruction fetch}}
\DoxyCodeLine{00404         PM\_INST\_GRP\_PUMP\_MPRED = 0x24052, \textcolor{comment}{// Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for an instruction fetch}}
\DoxyCodeLine{00405         PM\_INST\_GRP\_PUMP\_MPRED\_RTY = 0x14052, \textcolor{comment}{// Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for an instruction fetch}}
\DoxyCodeLine{00406         PM\_INST\_IMC\_MATCH\_CMPL = 0x1003a, \textcolor{comment}{// IMC Match Count (Not architected in P8)}}
\DoxyCodeLine{00407         PM\_INST\_IMC\_MATCH\_DISP = 0x30016, \textcolor{comment}{// Matched Instructions Dispatched}}
\DoxyCodeLine{00408         PM\_INST\_PUMP\_CPRED = 0x14054, \textcolor{comment}{// Pump prediction correct. Counts across all types of pumps for an instruction fetch}}
\DoxyCodeLine{00409         PM\_INST\_PUMP\_MPRED = 0x44052, \textcolor{comment}{// Pump misprediction. Counts across all types of pumps for an instruction fetch}}
\DoxyCodeLine{00410         PM\_INST\_SYS\_PUMP\_CPRED = 0x34050, \textcolor{comment}{// correct) for an instruction fetch}}
\DoxyCodeLine{00411         PM\_INST\_SYS\_PUMP\_MPRED = 0x34052, \textcolor{comment}{// Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for an instruction fetch}}
\DoxyCodeLine{00412         PM\_INST\_SYS\_PUMP\_MPRED\_RTY = 0x44050, \textcolor{comment}{// Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for an instruction fetch}}
\DoxyCodeLine{00413         PM\_IOPS\_CMPL = 0x10014, \textcolor{comment}{// Internal Operations completed}}
\DoxyCodeLine{00414         PM\_IOPS\_DISP = 0x30014, \textcolor{comment}{// Internal Operations dispatched}}
\DoxyCodeLine{00415         PM\_IPTEG\_FROM\_DL2L3\_MOD = 0x45048, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00416         PM\_IPTEG\_FROM\_DL2L3\_SHR = 0x35048, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00417         PM\_IPTEG\_FROM\_DL4 = 0x3504c, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's L4 on a different Node or Group (Distant) due to a instruction side request}}
\DoxyCodeLine{00418         PM\_IPTEG\_FROM\_DMEM = 0x4504c, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group (Distant) due to a instruction side request}}
\DoxyCodeLine{00419         PM\_IPTEG\_FROM\_L2 = 0x15042, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 due to a instruction side request}}
\DoxyCodeLine{00420         PM\_IPTEG\_FROM\_L21\_MOD = 0x45046, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L2 on the same chip due to a instruction side request}}
\DoxyCodeLine{00421         PM\_IPTEG\_FROM\_L21\_SHR = 0x35046, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L2 on the same chip due to a instruction side request}}
\DoxyCodeLine{00422         PM\_IPTEG\_FROM\_L2MISS = 0x1504e, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from a localtion other than the local core's L2 due to a instruction side request}}
\DoxyCodeLine{00423         PM\_IPTEG\_FROM\_L2\_DISP\_CONFLICT\_LDHITST = 0x35040, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 with load hit store conflict due to a instruction side request}}
\DoxyCodeLine{00424         PM\_IPTEG\_FROM\_L2\_DISP\_CONFLICT\_OTHER = 0x45040, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 with dispatch conflict due to a instruction side request}}
\DoxyCodeLine{00425         PM\_IPTEG\_FROM\_L2\_MEPF = 0x25040, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 hit without dispatch conflicts on Mepf state. due to a instruction side request}}
\DoxyCodeLine{00426         PM\_IPTEG\_FROM\_L2\_NO\_CONFLICT = 0x15040, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 without conflict due to a instruction side request}}
\DoxyCodeLine{00427         PM\_IPTEG\_FROM\_L3 = 0x45042, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 due to a instruction side request}}
\DoxyCodeLine{00428         PM\_IPTEG\_FROM\_L31\_ECO\_MOD = 0x45044, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another core's ECO L3 on the same chip due to a instruction side request}}
\DoxyCodeLine{00429         PM\_IPTEG\_FROM\_L31\_ECO\_SHR = 0x35044, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another core's ECO L3 on the same chip due to a instruction side request}}
\DoxyCodeLine{00430         PM\_IPTEG\_FROM\_L31\_MOD = 0x25044, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L3 on the same chip due to a instruction side request}}
\DoxyCodeLine{00431         PM\_IPTEG\_FROM\_L31\_SHR = 0x15046, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L3 on the same chip due to a instruction side request}}
\DoxyCodeLine{00432         PM\_IPTEG\_FROM\_L3MISS = 0x4504e, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from a localtion other than the local core's L3 due to a instruction side request}}
\DoxyCodeLine{00433         PM\_IPTEG\_FROM\_L3\_DISP\_CONFLICT = 0x35042, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 with dispatch conflict due to a instruction side request}}
\DoxyCodeLine{00434         PM\_IPTEG\_FROM\_L3\_MEPF = 0x25042, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 without dispatch conflicts hit on Mepf state. due to a instruction side request}}
\DoxyCodeLine{00435         PM\_IPTEG\_FROM\_L3\_NO\_CONFLICT = 0x15044, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 without conflict due to a instruction side request}}
\DoxyCodeLine{00436         PM\_IPTEG\_FROM\_LL4 = 0x1504c, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from the local chip's L4 cache due to a instruction side request}}
\DoxyCodeLine{00437         PM\_IPTEG\_FROM\_LMEM = 0x25048, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from the local chip's Memory due to a instruction side request}}
\DoxyCodeLine{00438         PM\_IPTEG\_FROM\_MEMORY = 0x2504c, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a instruction side request}}
\DoxyCodeLine{00439         PM\_IPTEG\_FROM\_OFF\_CHIP\_CACHE = 0x4504a, \textcolor{comment}{// A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a instruction side request}}
\DoxyCodeLine{00440         PM\_IPTEG\_FROM\_ON\_CHIP\_CACHE = 0x15048, \textcolor{comment}{// A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on the same chip due to a instruction side request}}
\DoxyCodeLine{00441         PM\_IPTEG\_FROM\_RL2L3\_MOD = 0x25046, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00442         PM\_IPTEG\_FROM\_RL2L3\_SHR = 0x1504a, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00443         PM\_IPTEG\_FROM\_RL4 = 0x2504a, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's L4 on the same Node or Group (Remote) due to a instruction side request}}
\DoxyCodeLine{00444         PM\_IPTEG\_FROM\_RMEM = 0x3504a, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group (Remote) due to a instruction side request}}
\DoxyCodeLine{00445         PM\_ISIDE\_DISP = 0x617082, \textcolor{comment}{// All i-\/side dispatch attempts}}
\DoxyCodeLine{00446         PM\_ISIDE\_DISP\_FAIL = 0x627084, \textcolor{comment}{// All i-\/side dispatch attempts that failed due to a addr collision with another machine}}
\DoxyCodeLine{00447         PM\_ISIDE\_DISP\_FAIL\_OTHER = 0x627086, \textcolor{comment}{// All i-\/side dispatch attempts that failed due to a reason other than addrs collision}}
\DoxyCodeLine{00448         PM\_ISIDE\_L2MEMACC = 0x4608e, \textcolor{comment}{// valid when first beat of data comes in for an i-\/side fetch where data came from mem(or L4)}}
\DoxyCodeLine{00449         PM\_ISIDE\_MRU\_TOUCH = 0x44608e, \textcolor{comment}{// Iside L2 MRU touch}}
\DoxyCodeLine{00450         PM\_ISLB\_MISS = 0xd096, \textcolor{comment}{// I SLB Miss.}}
\DoxyCodeLine{00451         PM\_ISU\_REF\_FX0 = 0x30ac, \textcolor{comment}{// FX0 ISU reject}}
\DoxyCodeLine{00452         PM\_ISU\_REF\_FX1 = 0x30ae, \textcolor{comment}{// FX1 ISU reject}}
\DoxyCodeLine{00453         PM\_ISU\_REF\_FXU = 0x38ac, \textcolor{comment}{// FXU ISU reject from either pipe}}
\DoxyCodeLine{00454         PM\_ISU\_REF\_LS0 = 0x30b0, \textcolor{comment}{// LS0 ISU reject}}
\DoxyCodeLine{00455         PM\_ISU\_REF\_LS1 = 0x30b2, \textcolor{comment}{// LS1 ISU reject}}
\DoxyCodeLine{00456         PM\_ISU\_REF\_LS2 = 0x30b4, \textcolor{comment}{// LS2 ISU reject}}
\DoxyCodeLine{00457         PM\_ISU\_REF\_LS3 = 0x30b6, \textcolor{comment}{// LS3 ISU reject}}
\DoxyCodeLine{00458         PM\_ISU\_REJECTS\_ALL = 0x309c, \textcolor{comment}{// All isu rejects could be more than 1 per cycle}}
\DoxyCodeLine{00459         PM\_ISU\_REJECT\_RES\_NA = 0x30a2, \textcolor{comment}{// ISU reject due to resource not available}}
\DoxyCodeLine{00460         PM\_ISU\_REJECT\_SAR\_BYPASS = 0x309e, \textcolor{comment}{// Reject because of SAR bypass}}
\DoxyCodeLine{00461         PM\_ISU\_REJECT\_SRC\_NA = 0x30a0, \textcolor{comment}{// ISU reject due to source not available}}
\DoxyCodeLine{00462         PM\_ISU\_REJ\_VS0 = 0x30a8, \textcolor{comment}{// VS0 ISU reject}}
\DoxyCodeLine{00463         PM\_ISU\_REJ\_VS1 = 0x30aa, \textcolor{comment}{// VS1 ISU reject}}
\DoxyCodeLine{00464         PM\_ISU\_REJ\_VSU = 0x38a8, \textcolor{comment}{// VSU ISU reject from either pipe}}
\DoxyCodeLine{00465         PM\_ISYNC = 0x30b8, \textcolor{comment}{// Isync count per thread}}
\DoxyCodeLine{00466         PM\_ITLB\_MISS = 0x400fc, \textcolor{comment}{// ITLB Reloaded (always zero on POWER6)}}
\DoxyCodeLine{00467         PM\_L1MISS\_LAT\_EXC\_1024 = 0x67200301eaull, \textcolor{comment}{// L1 misses that took longer than 1024 cyles to resolve (miss to reload)}}
\DoxyCodeLine{00468         PM\_L1MISS\_LAT\_EXC\_2048 = 0x67200401ecull, \textcolor{comment}{// L1 misses that took longer than 2048 cyles to resolve (miss to reload)}}
\DoxyCodeLine{00469         PM\_L1MISS\_LAT\_EXC\_256 = 0x67200101e8ull, \textcolor{comment}{// L1 misses that took longer than 256 cyles to resolve (miss to reload)}}
\DoxyCodeLine{00470         PM\_L1MISS\_LAT\_EXC\_32 = 0x67200201e6ull, \textcolor{comment}{// L1 misses that took longer than 32 cyles to resolve (miss to reload)}}
\DoxyCodeLine{00471         PM\_L1PF\_L2MEMACC = 0x26086, \textcolor{comment}{// valid when first beat of data comes in for an L1pref where data came from mem(or L4)}}
\DoxyCodeLine{00472         PM\_L1\_DCACHE\_RELOADED\_ALL = 0x1002c, \textcolor{comment}{// L1 data cache reloaded for demand or prefetch}}
\DoxyCodeLine{00473         PM\_L1\_DCACHE\_RELOAD\_VALID = 0x300f6, \textcolor{comment}{// DL1 reloaded due to Demand Load}}
\DoxyCodeLine{00474         PM\_L1\_DEMAND\_WRITE = 0x408c, \textcolor{comment}{// Instruction Demand sectors wriittent into IL1}}
\DoxyCodeLine{00475         PM\_L1\_ICACHE\_MISS = 0x200fd, \textcolor{comment}{// Demand iCache Miss}}
\DoxyCodeLine{00476         PM\_L1\_ICACHE\_RELOADED\_ALL = 0x40012, \textcolor{comment}{// Counts all Icache reloads includes demand}}
\DoxyCodeLine{00477         PM\_L1\_ICACHE\_RELOADED\_PREF = 0x30068, \textcolor{comment}{// Counts all Icache prefetch reloads (includes demand turned into prefetch)}}
\DoxyCodeLine{00478         PM\_L2\_CASTOUT\_MOD = 0x417080, \textcolor{comment}{// L2 Castouts -\/ Modified (M}}
\DoxyCodeLine{00479         PM\_L2\_CASTOUT\_SHR = 0x417082, \textcolor{comment}{// L2 Castouts -\/ Shared (T}}
\DoxyCodeLine{00480         PM\_L2\_CHIP\_PUMP = 0x27084, \textcolor{comment}{// RC requests that were local on chip pump attempts}}
\DoxyCodeLine{00481         PM\_L2\_DC\_INV = 0x427086, \textcolor{comment}{// Dcache invalidates from L2}}
\DoxyCodeLine{00482         PM\_L2\_DISP\_ALL\_L2MISS = 0x44608c, \textcolor{comment}{// All successful Ld/St dispatches for this thread that were an L2miss.}}
\DoxyCodeLine{00483         PM\_L2\_GROUP\_PUMP = 0x27086, \textcolor{comment}{// RC requests that were on Node Pump attempts}}
\DoxyCodeLine{00484         PM\_L2\_GRP\_GUESS\_CORRECT = 0x626084, \textcolor{comment}{// L2 guess grp and guess was correct (data intra-\/6chip AND \string^on-\/chip)}}
\DoxyCodeLine{00485         PM\_L2\_GRP\_GUESS\_WRONG = 0x626086, \textcolor{comment}{// L2 guess grp and guess was not correct (ie data on-\/chip OR beyond-\/6chip)}}
\DoxyCodeLine{00486         PM\_L2\_IC\_INV = 0x427084, \textcolor{comment}{// Icache Invalidates from L2}}
\DoxyCodeLine{00487         PM\_L2\_INST = 0x436088, \textcolor{comment}{// All successful I-\/side dispatches for this thread (excludes i\_l2mru\_tch reqs)}}
\DoxyCodeLine{00488         PM\_L2\_INST\_MISS = 0x43608a, \textcolor{comment}{// All successful i-\/side dispatches that were an L2miss for this thread (excludes i\_l2mru\_tch reqs)}}
\DoxyCodeLine{00489         PM\_L2\_LD = 0x416080, \textcolor{comment}{// All successful D-\/side Load dispatches for this thread}}
\DoxyCodeLine{00490         PM\_L2\_LD\_DISP = 0x437088, \textcolor{comment}{// All successful load dispatches}}
\DoxyCodeLine{00491         PM\_L2\_LD\_HIT = 0x43708a, \textcolor{comment}{// All successful load dispatches that were L2 hits}}
\DoxyCodeLine{00492         PM\_L2\_LD\_MISS = 0x426084, \textcolor{comment}{// All successful D-\/Side Load dispatches that were an L2miss for this thread}}
\DoxyCodeLine{00493         PM\_L2\_LOC\_GUESS\_CORRECT = 0x616080, \textcolor{comment}{// L2 guess loc and guess was correct (ie data local)}}
\DoxyCodeLine{00494         PM\_L2\_LOC\_GUESS\_WRONG = 0x616082, \textcolor{comment}{// L2 guess loc and guess was not correct (ie data not on chip)}}
\DoxyCodeLine{00495         PM\_L2\_RCLD\_DISP = 0x516080, \textcolor{comment}{// L2 RC load dispatch attempt}}
\DoxyCodeLine{00496         PM\_L2\_RCLD\_DISP\_FAIL\_ADDR = 0x516082, \textcolor{comment}{// L2 RC load dispatch attempt failed due to address collision with RC/CO/SN/SQ}}
\DoxyCodeLine{00497         PM\_L2\_RCLD\_DISP\_FAIL\_OTHER = 0x526084, \textcolor{comment}{// L2 RC load dispatch attempt failed due to other reasons}}
\DoxyCodeLine{00498         PM\_L2\_RCST\_DISP = 0x536088, \textcolor{comment}{// L2 RC store dispatch attempt}}
\DoxyCodeLine{00499         PM\_L2\_RCST\_DISP\_FAIL\_ADDR = 0x53608a, \textcolor{comment}{// L2 RC store dispatch attempt failed due to address collision with RC/CO/SN/SQ}}
\DoxyCodeLine{00500         PM\_L2\_RCST\_DISP\_FAIL\_OTHER = 0x54608c, \textcolor{comment}{// L2 RC store dispatch attempt failed due to other reasons}}
\DoxyCodeLine{00501         PM\_L2\_RC\_ST\_DONE = 0x537088, \textcolor{comment}{// RC did st to line that was Tx or Sx}}
\DoxyCodeLine{00502         PM\_L2\_RTY\_LD = 0x63708a, \textcolor{comment}{// RC retries on PB for any load from core}}
\DoxyCodeLine{00503         PM\_L2\_RTY\_ST = 0x3708a, \textcolor{comment}{// RC retries on PB for any store from core}}
\DoxyCodeLine{00504         PM\_L2\_SN\_M\_RD\_DONE = 0x54708c, \textcolor{comment}{// SNP dispatched for a read and was M}}
\DoxyCodeLine{00505         PM\_L2\_SN\_M\_WR\_DONE = 0x54708e, \textcolor{comment}{// SNP dispatched for a write and was M}}
\DoxyCodeLine{00506         PM\_L2\_SN\_SX\_I\_DONE = 0x53708a, \textcolor{comment}{// SNP dispatched and went from Sx or Tx to Ix}}
\DoxyCodeLine{00507         PM\_L2\_ST = 0x17080, \textcolor{comment}{// All successful D-\/side store dispatches for this thread}}
\DoxyCodeLine{00508         PM\_L2\_ST\_DISP = 0x44708c, \textcolor{comment}{// All successful store dispatches}}
\DoxyCodeLine{00509         PM\_L2\_ST\_HIT = 0x44708e, \textcolor{comment}{// All successful store dispatches that were L2Hits}}
\DoxyCodeLine{00510         PM\_L2\_ST\_MISS = 0x17082, \textcolor{comment}{// All successful D-\/side store dispatches for this thread that were L2 Miss}}
\DoxyCodeLine{00511         PM\_L2\_SYS\_GUESS\_CORRECT = 0x636088, \textcolor{comment}{// L2 guess sys and guess was correct (ie data beyond-\/6chip)}}
\DoxyCodeLine{00512         PM\_L2\_SYS\_GUESS\_WRONG = 0x63608a, \textcolor{comment}{// L2 guess sys and guess was not correct (ie data \string^beyond-\/6chip)}}
\DoxyCodeLine{00513         PM\_L2\_SYS\_PUMP = 0x617080, \textcolor{comment}{// RC requests that were system pump attempts}}
\DoxyCodeLine{00514         PM\_L2\_TM\_REQ\_ABORT = 0x1e05e, \textcolor{comment}{// TM abort}}
\DoxyCodeLine{00515         PM\_L2\_TM\_ST\_ABORT\_SISTER = 0x3e05c, \textcolor{comment}{// TM marked store abort}}
\DoxyCodeLine{00516         PM\_L3\_CINJ = 0x23808a, \textcolor{comment}{// l3 ci of cache inject}}
\DoxyCodeLine{00517         PM\_L3\_CI\_HIT = 0x128084, \textcolor{comment}{// L3 Castins Hit (total count}}
\DoxyCodeLine{00518         PM\_L3\_CI\_MISS = 0x128086, \textcolor{comment}{// L3 castins miss (total count}}
\DoxyCodeLine{00519         PM\_L3\_CI\_USAGE = 0x819082, \textcolor{comment}{// rotating sample of 16 CI or CO actives}}
\DoxyCodeLine{00520         PM\_L3\_CO = 0x438088, \textcolor{comment}{// l3 castout occurring (does not include casthrough or log writes (cinj/dmaw)}}
\DoxyCodeLine{00521         PM\_L3\_CO0\_ALLOC = 0x83908b, \textcolor{comment}{// lifetime}}
\DoxyCodeLine{00522         PM\_L3\_CO0\_BUSY = 0x83908a, \textcolor{comment}{// lifetime}}
\DoxyCodeLine{00523         PM\_L3\_CO\_L31 = 0x28086, \textcolor{comment}{// L3 CO to L3.1 OR of port 0 and 1 (lossy)}}
\DoxyCodeLine{00524         PM\_L3\_CO\_LCO = 0x238088, \textcolor{comment}{// Total L3 castouts occurred on LCO}}
\DoxyCodeLine{00525         PM\_L3\_CO\_MEM = 0x28084, \textcolor{comment}{// L3 CO to memory OR of port 0 and 1 (lossy)}}
\DoxyCodeLine{00526         PM\_L3\_CO\_MEPF = 0x18082, \textcolor{comment}{// L3 CO of line in Mep state (includes casthrough)}}
\DoxyCodeLine{00527         PM\_L3\_GRP\_GUESS\_CORRECT = 0xb19082, \textcolor{comment}{// group and data from same group (near) (pred successful)}}
\DoxyCodeLine{00528         PM\_L3\_GRP\_GUESS\_WRONG\_HIGH = 0xb3908a, \textcolor{comment}{// group but data from local node. Predition too high}}
\DoxyCodeLine{00529         PM\_L3\_GRP\_GUESS\_WRONG\_LOW = 0xb39088, \textcolor{comment}{// group but data from outside group (far or rem). Prediction too Low}}
\DoxyCodeLine{00530         PM\_L3\_HIT = 0x218080, \textcolor{comment}{// L3 Hits}}
\DoxyCodeLine{00531         PM\_L3\_L2\_CO\_HIT = 0x138088, \textcolor{comment}{// L2 castout hits}}
\DoxyCodeLine{00532         PM\_L3\_L2\_CO\_MISS = 0x13808a, \textcolor{comment}{// L2 castout miss}}
\DoxyCodeLine{00533         PM\_L3\_LAT\_CI\_HIT = 0x14808c, \textcolor{comment}{// L3 Lateral Castins Hit}}
\DoxyCodeLine{00534         PM\_L3\_LAT\_CI\_MISS = 0x14808e, \textcolor{comment}{// L3 Lateral Castins Miss}}
\DoxyCodeLine{00535         PM\_L3\_LD\_HIT = 0x228084, \textcolor{comment}{// L3 demand LD Hits}}
\DoxyCodeLine{00536         PM\_L3\_LD\_MISS = 0x228086, \textcolor{comment}{// L3 demand LD Miss}}
\DoxyCodeLine{00537         PM\_L3\_LD\_PREF = 0x1e052, \textcolor{comment}{// L3 Load Prefetches}}
\DoxyCodeLine{00538         PM\_L3\_LOC\_GUESS\_CORRECT = 0xb19080, \textcolor{comment}{// node/chip and data from local node (local) (pred successful)}}
\DoxyCodeLine{00539         PM\_L3\_LOC\_GUESS\_WRONG = 0xb29086, \textcolor{comment}{// node but data from out side local node (near or far or rem). Prediction too Low}}
\DoxyCodeLine{00540         PM\_L3\_MISS = 0x218082, \textcolor{comment}{// L3 Misses}}
\DoxyCodeLine{00541         PM\_L3\_P0\_CO\_L31 = 0x54808c, \textcolor{comment}{// l3 CO to L3.1 (lco) port 0}}
\DoxyCodeLine{00542         PM\_L3\_P0\_CO\_MEM = 0x538088, \textcolor{comment}{// l3 CO to memory port 0}}
\DoxyCodeLine{00543         PM\_L3\_P0\_CO\_RTY = 0x929084, \textcolor{comment}{// L3 CO received retry port 0}}
\DoxyCodeLine{00544         PM\_L3\_P0\_GRP\_PUMP = 0xa29084, \textcolor{comment}{// L3 pf sent with grp scope port 0}}
\DoxyCodeLine{00545         PM\_L3\_P0\_LCO\_DATA = 0x528084, \textcolor{comment}{// lco sent with data port 0}}
\DoxyCodeLine{00546         PM\_L3\_P0\_LCO\_NO\_DATA = 0x518080, \textcolor{comment}{// dataless l3 lco sent port 0}}
\DoxyCodeLine{00547         PM\_L3\_P0\_LCO\_RTY = 0xa4908c, \textcolor{comment}{// L3 LCO received retry port 0}}
\DoxyCodeLine{00548         PM\_L3\_P0\_NODE\_PUMP = 0xa19080, \textcolor{comment}{// L3 pf sent with nodal scope port 0}}
\DoxyCodeLine{00549         PM\_L3\_P0\_PF\_RTY = 0x919080, \textcolor{comment}{// L3 PF received retry port 0}}
\DoxyCodeLine{00550         PM\_L3\_P0\_SN\_HIT = 0x939088, \textcolor{comment}{// L3 snoop hit port 0}}
\DoxyCodeLine{00551         PM\_L3\_P0\_SN\_INV = 0x118080, \textcolor{comment}{// Port0 snooper detects someone doing a store to a line that is Sx}}
\DoxyCodeLine{00552         PM\_L3\_P0\_SN\_MISS = 0x94908c, \textcolor{comment}{// L3 snoop miss port 0}}
\DoxyCodeLine{00553         PM\_L3\_P0\_SYS\_PUMP = 0xa39088, \textcolor{comment}{// L3 pf sent with sys scope port 0}}
\DoxyCodeLine{00554         PM\_L3\_P1\_CO\_L31 = 0x54808e, \textcolor{comment}{// l3 CO to L3.1 (lco) port 1}}
\DoxyCodeLine{00555         PM\_L3\_P1\_CO\_MEM = 0x53808a, \textcolor{comment}{// l3 CO to memory port 1}}
\DoxyCodeLine{00556         PM\_L3\_P1\_CO\_RTY = 0x929086, \textcolor{comment}{// L3 CO received retry port 1}}
\DoxyCodeLine{00557         PM\_L3\_P1\_GRP\_PUMP = 0xa29086, \textcolor{comment}{// L3 pf sent with grp scope port 1}}
\DoxyCodeLine{00558         PM\_L3\_P1\_LCO\_DATA = 0x528086, \textcolor{comment}{// lco sent with data port 1}}
\DoxyCodeLine{00559         PM\_L3\_P1\_LCO\_NO\_DATA = 0x518082, \textcolor{comment}{// dataless l3 lco sent port 1}}
\DoxyCodeLine{00560         PM\_L3\_P1\_LCO\_RTY = 0xa4908e, \textcolor{comment}{// L3 LCO received retry port 1}}
\DoxyCodeLine{00561         PM\_L3\_P1\_NODE\_PUMP = 0xa19082, \textcolor{comment}{// L3 pf sent with nodal scope port 1}}
\DoxyCodeLine{00562         PM\_L3\_P1\_PF\_RTY = 0x919082, \textcolor{comment}{// L3 PF received retry port 1}}
\DoxyCodeLine{00563         PM\_L3\_P1\_SN\_HIT = 0x93908a, \textcolor{comment}{// L3 snoop hit port 1}}
\DoxyCodeLine{00564         PM\_L3\_P1\_SN\_INV = 0x118082, \textcolor{comment}{// Port1 snooper detects someone doing a store to a line that is Sx}}
\DoxyCodeLine{00565         PM\_L3\_P1\_SN\_MISS = 0x94908e, \textcolor{comment}{// L3 snoop miss port 1}}
\DoxyCodeLine{00566         PM\_L3\_P1\_SYS\_PUMP = 0xa3908a, \textcolor{comment}{// L3 pf sent with sys scope port 1}}
\DoxyCodeLine{00567         PM\_L3\_PF0\_ALLOC = 0x84908d, \textcolor{comment}{// lifetime}}
\DoxyCodeLine{00568         PM\_L3\_PF0\_BUSY = 0x84908c, \textcolor{comment}{// lifetime}}
\DoxyCodeLine{00569         PM\_L3\_PF\_HIT\_L3 = 0x428084, \textcolor{comment}{// l3 pf hit in l3}}
\DoxyCodeLine{00570         PM\_L3\_PF\_MISS\_L3 = 0x18080, \textcolor{comment}{// L3 Prefetch missed in L3}}
\DoxyCodeLine{00571         PM\_L3\_PF\_OFF\_CHIP\_CACHE = 0x3808a, \textcolor{comment}{// L3 Prefetch from Off chip cache}}
\DoxyCodeLine{00572         PM\_L3\_PF\_OFF\_CHIP\_MEM = 0x4808e, \textcolor{comment}{// L3 Prefetch from Off chip memory}}
\DoxyCodeLine{00573         PM\_L3\_PF\_ON\_CHIP\_CACHE = 0x38088, \textcolor{comment}{// L3 Prefetch from On chip cache}}
\DoxyCodeLine{00574         PM\_L3\_PF\_ON\_CHIP\_MEM = 0x4808c, \textcolor{comment}{// L3 Prefetch from On chip memory}}
\DoxyCodeLine{00575         PM\_L3\_PF\_USAGE = 0x829084, \textcolor{comment}{// rotating sample of 32 PF actives}}
\DoxyCodeLine{00576         PM\_L3\_PREF\_ALL = 0x4e052, \textcolor{comment}{// Total HW L3 prefetches(Load+store)}}
\DoxyCodeLine{00577         PM\_L3\_RD0\_ALLOC = 0x84908f, \textcolor{comment}{// lifetime}}
\DoxyCodeLine{00578         PM\_L3\_RD0\_BUSY = 0x84908e, \textcolor{comment}{// lifetime}}
\DoxyCodeLine{00579         PM\_L3\_RD\_USAGE = 0x829086, \textcolor{comment}{// rotating sample of 16 RD actives}}
\DoxyCodeLine{00580         PM\_L3\_SN0\_ALLOC = 0x839089, \textcolor{comment}{// lifetime}}
\DoxyCodeLine{00581         PM\_L3\_SN0\_BUSY = 0x839088, \textcolor{comment}{// lifetime}}
\DoxyCodeLine{00582         PM\_L3\_SN\_USAGE = 0x819080, \textcolor{comment}{// rotating sample of 8 snoop valids}}
\DoxyCodeLine{00583         PM\_L3\_ST\_PREF = 0x2e052, \textcolor{comment}{// L3 store Prefetches}}
\DoxyCodeLine{00584         PM\_L3\_SW\_PREF = 0x3e052, \textcolor{comment}{// Data stream touchto L3}}
\DoxyCodeLine{00585         PM\_L3\_SYS\_GUESS\_CORRECT = 0xb29084, \textcolor{comment}{// system and data from outside group (far or rem)(pred successful)}}
\DoxyCodeLine{00586         PM\_L3\_SYS\_GUESS\_WRONG = 0xb4908c, \textcolor{comment}{// system but data from local or near. Predction too high}}
\DoxyCodeLine{00587         PM\_L3\_TRANS\_PF = 0x24808e, \textcolor{comment}{// L3 Transient prefetch}}
\DoxyCodeLine{00588         PM\_L3\_WI0\_ALLOC = 0x18081, \textcolor{comment}{// lifetime}}
\DoxyCodeLine{00589         PM\_L3\_WI0\_BUSY = 0x418080, \textcolor{comment}{// lifetime}}
\DoxyCodeLine{00590         PM\_L3\_WI\_USAGE = 0x418082, \textcolor{comment}{// rotating sample of 8 WI actives}}
\DoxyCodeLine{00591         PM\_LARX\_FIN = 0x3c058, \textcolor{comment}{// Larx finished}}
\DoxyCodeLine{00592         PM\_LD\_CMPL = 0x1002e, \textcolor{comment}{// count of Loads completed}}
\DoxyCodeLine{00593         PM\_LD\_L3MISS\_PEND\_CYC = 0x10062, \textcolor{comment}{// Cycles L3 miss was pending for this thread}}
\DoxyCodeLine{00594         PM\_LD\_MISS\_L1 = 0x3e054, \textcolor{comment}{// Load Missed L1}}
\DoxyCodeLine{00595         PM\_LD\_REF\_L1 = 0x100ee, \textcolor{comment}{// All L1 D cache load references counted at finish}}
\DoxyCodeLine{00596         PM\_LD\_REF\_L1\_LSU0 = 0xc080, \textcolor{comment}{// LS0 L1 D cache load references counted at finish}}
\DoxyCodeLine{00597         PM\_LD\_REF\_L1\_LSU1 = 0xc082, \textcolor{comment}{// LS1 L1 D cache load references counted at finish}}
\DoxyCodeLine{00598         PM\_LD\_REF\_L1\_LSU2 = 0xc094, \textcolor{comment}{// LS2 L1 D cache load references counted at finish}}
\DoxyCodeLine{00599         PM\_LD\_REF\_L1\_LSU3 = 0xc096, \textcolor{comment}{// LS3 L1 D cache load references counted at finish}}
\DoxyCodeLine{00600         PM\_LINK\_STACK\_INVALID\_PTR = 0x509a, \textcolor{comment}{// A flush were LS ptr is invalid}}
\DoxyCodeLine{00601         PM\_LINK\_STACK\_WRONG\_ADD\_PRED = 0x5098, \textcolor{comment}{// Link stack predicts wrong address}}
\DoxyCodeLine{00602         PM\_LS0\_ERAT\_MISS\_PREF = 0xe080, \textcolor{comment}{// LS0 Erat miss due to prefetch}}
\DoxyCodeLine{00603         PM\_LS0\_L1\_PREF = 0xd0b8, \textcolor{comment}{// LS0 L1 cache data prefetches}}
\DoxyCodeLine{00604         PM\_LS0\_L1\_SW\_PREF = 0xc098, \textcolor{comment}{// Software L1 Prefetches}}
\DoxyCodeLine{00605         PM\_LS1\_ERAT\_MISS\_PREF = 0xe082, \textcolor{comment}{// LS1 Erat miss due to prefetch}}
\DoxyCodeLine{00606         PM\_LS1\_L1\_PREF = 0xd0ba, \textcolor{comment}{// LS1 L1 cache data prefetches}}
\DoxyCodeLine{00607         PM\_LS1\_L1\_SW\_PREF = 0xc09a, \textcolor{comment}{// Software L1 Prefetches}}
\DoxyCodeLine{00608         PM\_LSU0\_FLUSH\_LRQ = 0xc0b0, \textcolor{comment}{// LS0 Flush: LRQ}}
\DoxyCodeLine{00609         PM\_LSU0\_FLUSH\_SRQ = 0xc0b8, \textcolor{comment}{// LS0 Flush: SRQ}}
\DoxyCodeLine{00610         PM\_LSU0\_FLUSH\_ULD = 0xc0a4, \textcolor{comment}{// LS0 Flush: Unaligned Load}}
\DoxyCodeLine{00611         PM\_LSU0\_FLUSH\_UST = 0xc0ac, \textcolor{comment}{// LS0 Flush: Unaligned Store}}
\DoxyCodeLine{00612         PM\_LSU0\_L1\_CAM\_CANCEL = 0xf088, \textcolor{comment}{// ls0 l1 tm cam cancel}}
\DoxyCodeLine{00613         PM\_LSU0\_LARX\_FIN = 0x1e056, \textcolor{comment}{// Larx finished in LSU pipe0}}
\DoxyCodeLine{00614         PM\_LSU0\_LMQ\_LHR\_MERGE = 0xd08c, \textcolor{comment}{// LS0 Load Merged with another cacheline request}}
\DoxyCodeLine{00615         PM\_LSU0\_NCLD = 0xc08c, \textcolor{comment}{// LS0 Non-\/cachable Loads counted at finish}}
\DoxyCodeLine{00616         PM\_LSU0\_PRIMARY\_ERAT\_HIT = 0xe090, \textcolor{comment}{// Primary ERAT hit}}
\DoxyCodeLine{00617         PM\_LSU0\_REJECT = 0x1e05a, \textcolor{comment}{// LSU0 reject}}
\DoxyCodeLine{00618         PM\_LSU0\_SRQ\_STFWD = 0xc09c, \textcolor{comment}{// LS0 SRQ forwarded data to a load}}
\DoxyCodeLine{00619         PM\_LSU0\_STORE\_REJECT = 0xf084, \textcolor{comment}{// ls0 store reject}}
\DoxyCodeLine{00620         PM\_LSU0\_TMA\_REQ\_L2 = 0xe0a8, \textcolor{comment}{// addrs only req to L2 only on the first one}}
\DoxyCodeLine{00621         PM\_LSU0\_TM\_L1\_HIT = 0xe098, \textcolor{comment}{// Load tm hit in L1}}
\DoxyCodeLine{00622         PM\_LSU0\_TM\_L1\_MISS = 0xe0a0, \textcolor{comment}{// Load tm L1 miss}}
\DoxyCodeLine{00623         PM\_LSU1\_FLUSH\_LRQ = 0xc0b2, \textcolor{comment}{// LS1 Flush: LRQ}}
\DoxyCodeLine{00624         PM\_LSU1\_FLUSH\_SRQ = 0xc0ba, \textcolor{comment}{// LS1 Flush: SRQ}}
\DoxyCodeLine{00625         PM\_LSU1\_FLUSH\_ULD = 0xc0a6, \textcolor{comment}{// LS 1 Flush: Unaligned Load}}
\DoxyCodeLine{00626         PM\_LSU1\_FLUSH\_UST = 0xc0ae, \textcolor{comment}{// LS1 Flush: Unaligned Store}}
\DoxyCodeLine{00627         PM\_LSU1\_L1\_CAM\_CANCEL = 0xf08a, \textcolor{comment}{// ls1 l1 tm cam cancel}}
\DoxyCodeLine{00628         PM\_LSU1\_LARX\_FIN = 0x2e056, \textcolor{comment}{// Larx finished in LSU pipe1}}
\DoxyCodeLine{00629         PM\_LSU1\_LMQ\_LHR\_MERGE = 0xd08e, \textcolor{comment}{// LS1 Load Merge with another cacheline request}}
\DoxyCodeLine{00630         PM\_LSU1\_NCLD = 0xc08e, \textcolor{comment}{// LS1 Non-\/cachable Loads counted at finish}}
\DoxyCodeLine{00631         PM\_LSU1\_PRIMARY\_ERAT\_HIT = 0xe092, \textcolor{comment}{// Primary ERAT hit}}
\DoxyCodeLine{00632         PM\_LSU1\_REJECT = 0x2e05a, \textcolor{comment}{// LSU1 reject}}
\DoxyCodeLine{00633         PM\_LSU1\_SRQ\_STFWD = 0xc09e, \textcolor{comment}{// LS1 SRQ forwarded data to a load}}
\DoxyCodeLine{00634         PM\_LSU1\_STORE\_REJECT = 0xf086, \textcolor{comment}{// ls1 store reject}}
\DoxyCodeLine{00635         PM\_LSU1\_TMA\_REQ\_L2 = 0xe0aa, \textcolor{comment}{// addrs only req to L2 only on the first one}}
\DoxyCodeLine{00636         PM\_LSU1\_TM\_L1\_HIT = 0xe09a, \textcolor{comment}{// Load tm hit in L1}}
\DoxyCodeLine{00637         PM\_LSU1\_TM\_L1\_MISS = 0xe0a2, \textcolor{comment}{// Load tm L1 miss}}
\DoxyCodeLine{00638         PM\_LSU2\_FLUSH\_LRQ = 0xc0b4, \textcolor{comment}{// LS02Flush: LRQ}}
\DoxyCodeLine{00639         PM\_LSU2\_FLUSH\_SRQ = 0xc0bc, \textcolor{comment}{// LS2 Flush: SRQ}}
\DoxyCodeLine{00640         PM\_LSU2\_FLUSH\_ULD = 0xc0a8, \textcolor{comment}{// LS3 Flush: Unaligned Load}}
\DoxyCodeLine{00641         PM\_LSU2\_L1\_CAM\_CANCEL = 0xf08c, \textcolor{comment}{// ls2 l1 tm cam cancel}}
\DoxyCodeLine{00642         PM\_LSU2\_LARX\_FIN = 0x3e056, \textcolor{comment}{// Larx finished in LSU pipe2}}
\DoxyCodeLine{00643         PM\_LSU2\_LDF = 0xc084, \textcolor{comment}{// LS2 Scalar Loads}}
\DoxyCodeLine{00644         PM\_LSU2\_LDX = 0xc088, \textcolor{comment}{// LS0 Vector Loads}}
\DoxyCodeLine{00645         PM\_LSU2\_LMQ\_LHR\_MERGE = 0xd090, \textcolor{comment}{// LS0 Load Merged with another cacheline request}}
\DoxyCodeLine{00646         PM\_LSU2\_PRIMARY\_ERAT\_HIT = 0xe094, \textcolor{comment}{// Primary ERAT hit}}
\DoxyCodeLine{00647         PM\_LSU2\_REJECT = 0x3e05a, \textcolor{comment}{// LSU2 reject}}
\DoxyCodeLine{00648         PM\_LSU2\_SRQ\_STFWD = 0xc0a0, \textcolor{comment}{// LS2 SRQ forwarded data to a load}}
\DoxyCodeLine{00649         PM\_LSU2\_TMA\_REQ\_L2 = 0xe0ac, \textcolor{comment}{// addrs only req to L2 only on the first one}}
\DoxyCodeLine{00650         PM\_LSU2\_TM\_L1\_HIT = 0xe09c, \textcolor{comment}{// Load tm hit in L1}}
\DoxyCodeLine{00651         PM\_LSU2\_TM\_L1\_MISS = 0xe0a4, \textcolor{comment}{// Load tm L1 miss}}
\DoxyCodeLine{00652         PM\_LSU3\_FLUSH\_LRQ = 0xc0b6, \textcolor{comment}{// LS3 Flush: LRQ}}
\DoxyCodeLine{00653         PM\_LSU3\_FLUSH\_SRQ = 0xc0be, \textcolor{comment}{// LS13 Flush: SRQ}}
\DoxyCodeLine{00654         PM\_LSU3\_FLUSH\_ULD = 0xc0aa, \textcolor{comment}{// LS 14Flush: Unaligned Load}}
\DoxyCodeLine{00655         PM\_LSU3\_L1\_CAM\_CANCEL = 0xf08e, \textcolor{comment}{// ls3 l1 tm cam cancel}}
\DoxyCodeLine{00656         PM\_LSU3\_LARX\_FIN = 0x4e056, \textcolor{comment}{// Larx finished in LSU pipe3}}
\DoxyCodeLine{00657         PM\_LSU3\_LDF = 0xc086, \textcolor{comment}{// LS3 Scalar Loads}}
\DoxyCodeLine{00658         PM\_LSU3\_LDX = 0xc08a, \textcolor{comment}{// LS1 Vector Loads}}
\DoxyCodeLine{00659         PM\_LSU3\_LMQ\_LHR\_MERGE = 0xd092, \textcolor{comment}{// LS1 Load Merge with another cacheline request}}
\DoxyCodeLine{00660         PM\_LSU3\_PRIMARY\_ERAT\_HIT = 0xe096, \textcolor{comment}{// Primary ERAT hit}}
\DoxyCodeLine{00661         PM\_LSU3\_REJECT = 0x4e05a, \textcolor{comment}{// LSU3 reject}}
\DoxyCodeLine{00662         PM\_LSU3\_SRQ\_STFWD = 0xc0a2, \textcolor{comment}{// LS3 SRQ forwarded data to a load}}
\DoxyCodeLine{00663         PM\_LSU3\_TMA\_REQ\_L2 = 0xe0ae, \textcolor{comment}{// addrs only req to L2 only on the first one}}
\DoxyCodeLine{00664         PM\_LSU3\_TM\_L1\_HIT = 0xe09e, \textcolor{comment}{// Load tm hit in L1}}
\DoxyCodeLine{00665         PM\_LSU3\_TM\_L1\_MISS = 0xe0a6, \textcolor{comment}{// Load tm L1 miss}}
\DoxyCodeLine{00666         PM\_LSU\_DERAT\_MISS = 0x200f6, \textcolor{comment}{// DERAT Reloaded due to a DERAT miss}}
\DoxyCodeLine{00667         PM\_LSU\_ERAT\_MISS\_PREF = 0xe880, \textcolor{comment}{// Erat miss due to prefetch}}
\DoxyCodeLine{00668         PM\_LSU\_FIN = 0x30066, \textcolor{comment}{// LSU Finished an instruction (up to 2 per cycle)}}
\DoxyCodeLine{00669         PM\_LSU\_FLUSH\_UST = 0xc8ac, \textcolor{comment}{// Unaligned Store Flush on either pipe}}
\DoxyCodeLine{00670         PM\_LSU\_FOUR\_TABLEWALK\_CYC = 0xd0a4, \textcolor{comment}{// Cycles when four tablewalks pending on this thread}}
\DoxyCodeLine{00671         PM\_LSU\_FX\_FIN = 0x10066, \textcolor{comment}{// LSU Finished a FX operation (up to 2 per cycle}}
\DoxyCodeLine{00672         PM\_LSU\_L1\_PREF = 0xd8b8, \textcolor{comment}{// hw initiated}}
\DoxyCodeLine{00673         PM\_LSU\_L1\_SW\_PREF = 0xc898, \textcolor{comment}{// Software L1 Prefetches}}
\DoxyCodeLine{00674         PM\_LSU\_LDF = 0xc884, \textcolor{comment}{// FPU loads only on LS2/LS3 ie LU0/LU1}}
\DoxyCodeLine{00675         PM\_LSU\_LDX = 0xc888, \textcolor{comment}{// Vector loads can issue only on LS2/LS3}}
\DoxyCodeLine{00676         PM\_LSU\_LMQ\_FULL\_CYC = 0xd0a2, \textcolor{comment}{// LMQ full}}
\DoxyCodeLine{00677         PM\_LSU\_LMQ\_S0\_ALLOC = 0xd0a1, \textcolor{comment}{// Per thread -\/ use edge detect to count allocates On a per thread basis}}
\DoxyCodeLine{00678         PM\_LSU\_LMQ\_S0\_VALID = 0xd0a0, \textcolor{comment}{// Slot 0 of LMQ valid}}
\DoxyCodeLine{00679         PM\_LSU\_LMQ\_SRQ\_EMPTY\_ALL\_CYC = 0x3001c, \textcolor{comment}{// ALL threads lsu empty (lmq and srq empty)}}
\DoxyCodeLine{00680         PM\_LSU\_LMQ\_SRQ\_EMPTY\_CYC = 0x2003e, \textcolor{comment}{// LSU empty (lmq and srq empty)}}
\DoxyCodeLine{00681         PM\_LSU\_LRQ\_S0\_ALLOC = 0xd09f, \textcolor{comment}{// Per thread -\/ use edge detect to count allocates On a per thread basis}}
\DoxyCodeLine{00682         PM\_LSU\_LRQ\_S0\_VALID = 0xd09e, \textcolor{comment}{// Slot 0 of LRQ valid}}
\DoxyCodeLine{00683         PM\_LSU\_LRQ\_S43\_ALLOC = 0xf091, \textcolor{comment}{// LRQ slot 43 was released}}
\DoxyCodeLine{00684         PM\_LSU\_LRQ\_S43\_VALID = 0xf090, \textcolor{comment}{// LRQ slot 43 was busy}}
\DoxyCodeLine{00685         PM\_LSU\_MRK\_DERAT\_MISS = 0x30162, \textcolor{comment}{// DERAT Reloaded (Miss)}}
\DoxyCodeLine{00686         PM\_LSU\_NCLD = 0xc88c, \textcolor{comment}{// count at finish so can return only on ls0 or ls1}}
\DoxyCodeLine{00687         PM\_LSU\_NCST = 0xc092, \textcolor{comment}{// Non-\/cachable Stores sent to nest}}
\DoxyCodeLine{00688         PM\_LSU\_REJECT = 0x10064, \textcolor{comment}{// LSU Reject (up to 4 per cycle)}}
\DoxyCodeLine{00689         PM\_LSU\_REJECT\_ERAT\_MISS = 0x2e05c, \textcolor{comment}{// LSU Reject due to ERAT (up to 4 per cycles)}}
\DoxyCodeLine{00690         PM\_LSU\_REJECT\_LHS = 0x4e05c, \textcolor{comment}{// LSU Reject due to LHS (up to 4 per cycle)}}
\DoxyCodeLine{00691         PM\_LSU\_REJECT\_LMQ\_FULL = 0x1e05c, \textcolor{comment}{// LSU reject due to LMQ full (4 per cycle)}}
\DoxyCodeLine{00692         PM\_LSU\_SET\_MPRED = 0xd082, \textcolor{comment}{// Line already in cache at reload time}}
\DoxyCodeLine{00693         PM\_LSU\_SRQ\_EMPTY\_CYC = 0x40008, \textcolor{comment}{// ALL threads srq empty}}
\DoxyCodeLine{00694         PM\_LSU\_SRQ\_FULL\_CYC = 0x1001a, \textcolor{comment}{// Storage Queue is full and is blocking dispatch}}
\DoxyCodeLine{00695         PM\_LSU\_SRQ\_S0\_ALLOC = 0xd09d, \textcolor{comment}{// Per thread -\/ use edge detect to count allocates On a per thread basis}}
\DoxyCodeLine{00696         PM\_LSU\_SRQ\_S0\_VALID = 0xd09c, \textcolor{comment}{// Slot 0 of SRQ valid}}
\DoxyCodeLine{00697         PM\_LSU\_SRQ\_S39\_ALLOC = 0xf093, \textcolor{comment}{// SRQ slot 39 was released}}
\DoxyCodeLine{00698         PM\_LSU\_SRQ\_S39\_VALID = 0xf092, \textcolor{comment}{// SRQ slot 39 was busy}}
\DoxyCodeLine{00699         PM\_LSU\_SRQ\_SYNC = 0xd09b, \textcolor{comment}{// A sync in the SRQ ended}}
\DoxyCodeLine{00700         PM\_LSU\_SRQ\_SYNC\_CYC = 0xd09a, \textcolor{comment}{// A sync is in the SRQ (edge detect to count)}}
\DoxyCodeLine{00701         PM\_LSU\_STORE\_REJECT = 0xf084, \textcolor{comment}{// Store reject on either pipe}}
\DoxyCodeLine{00702         PM\_LSU\_TWO\_TABLEWALK\_CYC = 0xd0a6, \textcolor{comment}{// Cycles when two tablewalks pending on this thread}}
\DoxyCodeLine{00703         PM\_LWSYNC = 0x5094, \textcolor{comment}{// threaded version}}
\DoxyCodeLine{00704         PM\_LWSYNC\_HELD = 0x209a, \textcolor{comment}{// LWSYNC held at dispatch}}
\DoxyCodeLine{00705         PM\_MEM\_CO = 0x4c058, \textcolor{comment}{// Memory castouts from this lpar}}
\DoxyCodeLine{00706         PM\_MEM\_LOC\_THRESH\_IFU = 0x10058, \textcolor{comment}{// Local Memory above threshold for IFU speculation control}}
\DoxyCodeLine{00707         PM\_MEM\_LOC\_THRESH\_LSU\_HIGH = 0x40056, \textcolor{comment}{// Local memory above threshold for LSU medium}}
\DoxyCodeLine{00708         PM\_MEM\_LOC\_THRESH\_LSU\_MED = 0x1c05e, \textcolor{comment}{// Local memory above theshold for data prefetch}}
\DoxyCodeLine{00709         PM\_MEM\_PREF = 0x2c058, \textcolor{comment}{// Memory prefetch for this lpar. Includes L4}}
\DoxyCodeLine{00710         PM\_MEM\_READ = 0x10056, \textcolor{comment}{// Reads from Memory from this lpar (includes data/inst/xlate/l1prefetch/inst prefetch). Includes L4}}
\DoxyCodeLine{00711         PM\_MEM\_RWITM = 0x3c05e, \textcolor{comment}{// Memory rwitm for this lpar}}
\DoxyCodeLine{00712         PM\_MRK\_BACK\_BR\_CMPL = 0x3515e, \textcolor{comment}{// Marked branch instruction completed with a target address less than current instruction address}}
\DoxyCodeLine{00713         PM\_MRK\_BRU\_FIN = 0x2013a, \textcolor{comment}{// bru marked instr finish}}
\DoxyCodeLine{00714         PM\_MRK\_BR\_CMPL = 0x1016e, \textcolor{comment}{// Branch Instruction completed}}
\DoxyCodeLine{00715         PM\_MRK\_BR\_MPRED\_CMPL = 0x301e4, \textcolor{comment}{// Marked Branch Mispredicted}}
\DoxyCodeLine{00716         PM\_MRK\_BR\_TAKEN\_CMPL = 0x101e2, \textcolor{comment}{// Marked Branch Taken completed}}
\DoxyCodeLine{00717         PM\_MRK\_CRU\_FIN = 0x3013a, \textcolor{comment}{// IFU non-\/branch finished}}
\DoxyCodeLine{00718         PM\_MRK\_DATA\_FROM\_DL2L3\_MOD = 0x4d148, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00719         PM\_MRK\_DATA\_FROM\_DL2L3\_MOD\_CYC = 0x2d128, \textcolor{comment}{// Duration in cycles to reload with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00720         PM\_MRK\_DATA\_FROM\_DL2L3\_SHR = 0x3d148, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00721         PM\_MRK\_DATA\_FROM\_DL2L3\_SHR\_CYC = 0x2c128, \textcolor{comment}{// Duration in cycles to reload with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00722         PM\_MRK\_DATA\_FROM\_DL4 = 0x3d14c, \textcolor{comment}{// The processor's data cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to a marked load}}
\DoxyCodeLine{00723         PM\_MRK\_DATA\_FROM\_DL4\_CYC = 0x2c12c, \textcolor{comment}{// Duration in cycles to reload from another chip's L4 on a different Node or Group (Distant) due to a marked load}}
\DoxyCodeLine{00724         PM\_MRK\_DATA\_FROM\_DMEM = 0x4d14c, \textcolor{comment}{// The processor's data cache was reloaded from another chip's memory on the same Node or Group (Distant) due to a marked load}}
\DoxyCodeLine{00725         PM\_MRK\_DATA\_FROM\_DMEM\_CYC = 0x2d12c, \textcolor{comment}{// Duration in cycles to reload from another chip's memory on the same Node or Group (Distant) due to a marked load}}
\DoxyCodeLine{00726         PM\_MRK\_DATA\_FROM\_L2 = 0x1d142, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 due to a marked load}}
\DoxyCodeLine{00727         PM\_MRK\_DATA\_FROM\_L21\_MOD = 0x4d146, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another core's L2 on the same chip due to a marked load}}
\DoxyCodeLine{00728         PM\_MRK\_DATA\_FROM\_L21\_MOD\_CYC = 0x2d126, \textcolor{comment}{// Duration in cycles to reload with Modified (M) data from another core's L2 on the same chip due to a marked load}}
\DoxyCodeLine{00729         PM\_MRK\_DATA\_FROM\_L21\_SHR = 0x3d146, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another core's L2 on the same chip due to a marked load}}
\DoxyCodeLine{00730         PM\_MRK\_DATA\_FROM\_L21\_SHR\_CYC = 0x2c126, \textcolor{comment}{// Duration in cycles to reload with Shared (S) data from another core's L2 on the same chip due to a marked load}}
\DoxyCodeLine{00731         PM\_MRK\_DATA\_FROM\_L2MISS = 0x1d14e, \textcolor{comment}{// Data cache reload L2 miss}}
\DoxyCodeLine{00732         PM\_MRK\_DATA\_FROM\_L2MISS\_CYC = 0x4c12e, \textcolor{comment}{// Duration in cycles to reload from a localtion other than the local core's L2 due to a marked load}}
\DoxyCodeLine{00733         PM\_MRK\_DATA\_FROM\_L2\_CYC = 0x4c122, \textcolor{comment}{// Duration in cycles to reload from local core's L2 due to a marked load}}
\DoxyCodeLine{00734         PM\_MRK\_DATA\_FROM\_L2\_DISP\_CONFLICT\_LDHITST = 0x3d140, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 with load hit store conflict due to a marked load}}
\DoxyCodeLine{00735         PM\_MRK\_DATA\_FROM\_L2\_DISP\_CONFLICT\_LDHITST\_CYC = 0x2c120, \textcolor{comment}{// Duration in cycles to reload from local core's L2 with load hit store conflict due to a marked load}}
\DoxyCodeLine{00736         PM\_MRK\_DATA\_FROM\_L2\_DISP\_CONFLICT\_OTHER = 0x4d140, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 with dispatch conflict due to a marked load}}
\DoxyCodeLine{00737         PM\_MRK\_DATA\_FROM\_L2\_DISP\_CONFLICT\_OTHER\_CYC = 0x2d120, \textcolor{comment}{// Duration in cycles to reload from local core's L2 with dispatch conflict due to a marked load}}
\DoxyCodeLine{00738         PM\_MRK\_DATA\_FROM\_L2\_MEPF = 0x2d140, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state. due to a marked load}}
\DoxyCodeLine{00739         PM\_MRK\_DATA\_FROM\_L2\_MEPF\_CYC = 0x4d120, \textcolor{comment}{// Duration in cycles to reload from local core's L2 hit without dispatch conflicts on Mepf state. due to a marked load}}
\DoxyCodeLine{00740         PM\_MRK\_DATA\_FROM\_L2\_NO\_CONFLICT = 0x1d140, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 without conflict due to a marked load}}
\DoxyCodeLine{00741         PM\_MRK\_DATA\_FROM\_L2\_NO\_CONFLICT\_CYC = 0x4c120, \textcolor{comment}{// Duration in cycles to reload from local core's L2 without conflict due to a marked load}}
\DoxyCodeLine{00742         PM\_MRK\_DATA\_FROM\_L3 = 0x4d142, \textcolor{comment}{// The processor's data cache was reloaded from local core's L3 due to a marked load}}
\DoxyCodeLine{00743         PM\_MRK\_DATA\_FROM\_L31\_ECO\_MOD = 0x4d144, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to a marked load}}
\DoxyCodeLine{00744         PM\_MRK\_DATA\_FROM\_L31\_ECO\_MOD\_CYC = 0x2d124, \textcolor{comment}{// Duration in cycles to reload with Modified (M) data from another core's ECO L3 on the same chip due to a marked load}}
\DoxyCodeLine{00745         PM\_MRK\_DATA\_FROM\_L31\_ECO\_SHR = 0x3d144, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another core's ECO L3 on the same chip due to a marked load}}
\DoxyCodeLine{00746         PM\_MRK\_DATA\_FROM\_L31\_ECO\_SHR\_CYC = 0x2c124, \textcolor{comment}{// Duration in cycles to reload with Shared (S) data from another core's ECO L3 on the same chip due to a marked load}}
\DoxyCodeLine{00747         PM\_MRK\_DATA\_FROM\_L31\_MOD = 0x2d144, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another core's L3 on the same chip due to a marked load}}
\DoxyCodeLine{00748         PM\_MRK\_DATA\_FROM\_L31\_MOD\_CYC = 0x4d124, \textcolor{comment}{// Duration in cycles to reload with Modified (M) data from another core's L3 on the same chip due to a marked load}}
\DoxyCodeLine{00749         PM\_MRK\_DATA\_FROM\_L31\_SHR = 0x1d146, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another core's L3 on the same chip due to a marked load}}
\DoxyCodeLine{00750         PM\_MRK\_DATA\_FROM\_L31\_SHR\_CYC = 0x4c126, \textcolor{comment}{// Duration in cycles to reload with Shared (S) data from another core's L3 on the same chip due to a marked load}}
\DoxyCodeLine{00751         PM\_MRK\_DATA\_FROM\_L3MISS = 0x201e4, \textcolor{comment}{// The processor's data cache was reloaded from a localtion other than the local core's L3 due to a marked load}}
\DoxyCodeLine{00752         PM\_MRK\_DATA\_FROM\_L3MISS\_CYC = 0x2d12e, \textcolor{comment}{// Duration in cycles to reload from a localtion other than the local core's L3 due to a marked load}}
\DoxyCodeLine{00753         PM\_MRK\_DATA\_FROM\_L3\_CYC = 0x2d122, \textcolor{comment}{// Duration in cycles to reload from local core's L3 due to a marked load}}
\DoxyCodeLine{00754         PM\_MRK\_DATA\_FROM\_L3\_DISP\_CONFLICT = 0x3d142, \textcolor{comment}{// The processor's data cache was reloaded from local core's L3 with dispatch conflict due to a marked load}}
\DoxyCodeLine{00755         PM\_MRK\_DATA\_FROM\_L3\_DISP\_CONFLICT\_CYC = 0x2c122, \textcolor{comment}{// Duration in cycles to reload from local core's L3 with dispatch conflict due to a marked load}}
\DoxyCodeLine{00756         PM\_MRK\_DATA\_FROM\_L3\_MEPF = 0x2d142, \textcolor{comment}{// The processor's data cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state. due to a marked load}}
\DoxyCodeLine{00757         PM\_MRK\_DATA\_FROM\_L3\_MEPF\_CYC = 0x4d122, \textcolor{comment}{// Duration in cycles to reload from local core's L3 without dispatch conflicts hit on Mepf state. due to a marked load}}
\DoxyCodeLine{00758         PM\_MRK\_DATA\_FROM\_L3\_NO\_CONFLICT = 0x1d144, \textcolor{comment}{// The processor's data cache was reloaded from local core's L3 without conflict due to a marked load}}
\DoxyCodeLine{00759         PM\_MRK\_DATA\_FROM\_L3\_NO\_CONFLICT\_CYC = 0x4c124, \textcolor{comment}{// Duration in cycles to reload from local core's L3 without conflict due to a marked load}}
\DoxyCodeLine{00760         PM\_MRK\_DATA\_FROM\_LL4 = 0x1d14c, \textcolor{comment}{// The processor's data cache was reloaded from the local chip's L4 cache due to a marked load}}
\DoxyCodeLine{00761         PM\_MRK\_DATA\_FROM\_LL4\_CYC = 0x4c12c, \textcolor{comment}{// Duration in cycles to reload from the local chip's L4 cache due to a marked load}}
\DoxyCodeLine{00762         PM\_MRK\_DATA\_FROM\_LMEM = 0x2d148, \textcolor{comment}{// The processor's data cache was reloaded from the local chip's Memory due to a marked load}}
\DoxyCodeLine{00763         PM\_MRK\_DATA\_FROM\_LMEM\_CYC = 0x4d128, \textcolor{comment}{// Duration in cycles to reload from the local chip's Memory due to a marked load}}
\DoxyCodeLine{00764         PM\_MRK\_DATA\_FROM\_MEM = 0x201e0, \textcolor{comment}{// The processor's data cache was reloaded from a memory location including L4 from local remote or distant due to a marked load}}
\DoxyCodeLine{00765         PM\_MRK\_DATA\_FROM\_MEMORY = 0x2d14c, \textcolor{comment}{// The processor's data cache was reloaded from a memory location including L4 from local remote or distant due to a marked load}}
\DoxyCodeLine{00766         PM\_MRK\_DATA\_FROM\_MEMORY\_CYC = 0x4d12c, \textcolor{comment}{// Duration in cycles to reload from a memory location including L4 from local remote or distant due to a marked load}}
\DoxyCodeLine{00767         PM\_MRK\_DATA\_FROM\_OFF\_CHIP\_CACHE = 0x4d14a, \textcolor{comment}{// The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a marked load}}
\DoxyCodeLine{00768         PM\_MRK\_DATA\_FROM\_OFF\_CHIP\_CACHE\_CYC = 0x2d12a, \textcolor{comment}{// Duration in cycles to reload either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a marked load}}
\DoxyCodeLine{00769         PM\_MRK\_DATA\_FROM\_ON\_CHIP\_CACHE = 0x1d148, \textcolor{comment}{// The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to a marked load}}
\DoxyCodeLine{00770         PM\_MRK\_DATA\_FROM\_ON\_CHIP\_CACHE\_CYC = 0x4c128, \textcolor{comment}{// Duration in cycles to reload either shared or modified data from another core's L2/L3 on the same chip due to a marked load}}
\DoxyCodeLine{00771         PM\_MRK\_DATA\_FROM\_RL2L3\_MOD = 0x2d146, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00772         PM\_MRK\_DATA\_FROM\_RL2L3\_MOD\_CYC = 0x4d126, \textcolor{comment}{// Duration in cycles to reload with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00773         PM\_MRK\_DATA\_FROM\_RL2L3\_SHR = 0x1d14a, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00774         PM\_MRK\_DATA\_FROM\_RL2L3\_SHR\_CYC = 0x4c12a, \textcolor{comment}{// Duration in cycles to reload with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00775         PM\_MRK\_DATA\_FROM\_RL4 = 0x2d14a, \textcolor{comment}{// The processor's data cache was reloaded from another chip's L4 on the same Node or Group (Remote) due to a marked load}}
\DoxyCodeLine{00776         PM\_MRK\_DATA\_FROM\_RL4\_CYC = 0x4d12a, \textcolor{comment}{// Duration in cycles to reload from another chip's L4 on the same Node or Group (Remote) due to a marked load}}
\DoxyCodeLine{00777         PM\_MRK\_DATA\_FROM\_RMEM = 0x3d14a, \textcolor{comment}{// The processor's data cache was reloaded from another chip's memory on the same Node or Group (Remote) due to a marked load}}
\DoxyCodeLine{00778         PM\_MRK\_DATA\_FROM\_RMEM\_CYC = 0x2c12a, \textcolor{comment}{// Duration in cycles to reload from another chip's memory on the same Node or Group (Remote) due to a marked load}}
\DoxyCodeLine{00779         PM\_MRK\_DCACHE\_RELOAD\_INTV = 0x40118, \textcolor{comment}{// Combined Intervention event}}
\DoxyCodeLine{00780         PM\_MRK\_DERAT\_MISS = 0x301e6, \textcolor{comment}{// Erat Miss (TLB Access) All page sizes}}
\DoxyCodeLine{00781         PM\_MRK\_DERAT\_MISS\_16G = 0x4d154, \textcolor{comment}{// Marked Data ERAT Miss (Data TLB Access) page size 16G}}
\DoxyCodeLine{00782         PM\_MRK\_DERAT\_MISS\_16M = 0x3d154, \textcolor{comment}{// Marked Data ERAT Miss (Data TLB Access) page size 16M}}
\DoxyCodeLine{00783         PM\_MRK\_DERAT\_MISS\_4K = 0x1d156, \textcolor{comment}{// Marked Data ERAT Miss (Data TLB Access) page size 4K}}
\DoxyCodeLine{00784         PM\_MRK\_DERAT\_MISS\_64K = 0x2d154, \textcolor{comment}{// Marked Data ERAT Miss (Data TLB Access) page size 64K}}
\DoxyCodeLine{00785         PM\_MRK\_DFU\_FIN = 0x20132, \textcolor{comment}{// Decimal Unit marked Instruction Finish}}
\DoxyCodeLine{00786         PM\_MRK\_DPTEG\_FROM\_DL2L3\_MOD = 0x4f148, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00787         PM\_MRK\_DPTEG\_FROM\_DL2L3\_SHR = 0x3f148, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00788         PM\_MRK\_DPTEG\_FROM\_DL4 = 0x3f14c, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's L4 on a different Node or Group (Distant) due to a marked data side request}}
\DoxyCodeLine{00789         PM\_MRK\_DPTEG\_FROM\_DMEM = 0x4f14c, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group (Distant) due to a marked data side request}}
\DoxyCodeLine{00790         PM\_MRK\_DPTEG\_FROM\_L2 = 0x1f142, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 due to a marked data side request}}
\DoxyCodeLine{00791         PM\_MRK\_DPTEG\_FROM\_L21\_MOD = 0x4f146, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L2 on the same chip due to a marked data side request}}
\DoxyCodeLine{00792         PM\_MRK\_DPTEG\_FROM\_L21\_SHR = 0x3f146, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L2 on the same chip due to a marked data side request}}
\DoxyCodeLine{00793         PM\_MRK\_DPTEG\_FROM\_L2MISS = 0x1f14e, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from a localtion other than the local core's L2 due to a marked data side request}}
\DoxyCodeLine{00794         PM\_MRK\_DPTEG\_FROM\_L2\_DISP\_CONFLICT\_LDHITST = 0x3f140, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 with load hit store conflict due to a marked data side request}}
\DoxyCodeLine{00795         PM\_MRK\_DPTEG\_FROM\_L2\_DISP\_CONFLICT\_OTHER = 0x4f140, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 with dispatch conflict due to a marked data side request}}
\DoxyCodeLine{00796         PM\_MRK\_DPTEG\_FROM\_L2\_MEPF = 0x2f140, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 hit without dispatch conflicts on Mepf state. due to a marked data side request}}
\DoxyCodeLine{00797         PM\_MRK\_DPTEG\_FROM\_L2\_NO\_CONFLICT = 0x1f140, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 without conflict due to a marked data side request}}
\DoxyCodeLine{00798         PM\_MRK\_DPTEG\_FROM\_L3 = 0x4f142, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 due to a marked data side request}}
\DoxyCodeLine{00799         PM\_MRK\_DPTEG\_FROM\_L31\_ECO\_MOD = 0x4f144, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another core's ECO L3 on the same chip due to a marked data side request}}
\DoxyCodeLine{00800         PM\_MRK\_DPTEG\_FROM\_L31\_ECO\_SHR = 0x3f144, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another core's ECO L3 on the same chip due to a marked data side request}}
\DoxyCodeLine{00801         PM\_MRK\_DPTEG\_FROM\_L31\_MOD = 0x2f144, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L3 on the same chip due to a marked data side request}}
\DoxyCodeLine{00802         PM\_MRK\_DPTEG\_FROM\_L31\_SHR = 0x1f146, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L3 on the same chip due to a marked data side request}}
\DoxyCodeLine{00803         PM\_MRK\_DPTEG\_FROM\_L3MISS = 0x4f14e, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from a localtion other than the local core's L3 due to a marked data side request}}
\DoxyCodeLine{00804         PM\_MRK\_DPTEG\_FROM\_L3\_DISP\_CONFLICT = 0x3f142, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 with dispatch conflict due to a marked data side request}}
\DoxyCodeLine{00805         PM\_MRK\_DPTEG\_FROM\_L3\_MEPF = 0x2f142, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 without dispatch conflicts hit on Mepf state. due to a marked data side request}}
\DoxyCodeLine{00806         PM\_MRK\_DPTEG\_FROM\_L3\_NO\_CONFLICT = 0x1f144, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 without conflict due to a marked data side request}}
\DoxyCodeLine{00807         PM\_MRK\_DPTEG\_FROM\_LL4 = 0x1f14c, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from the local chip's L4 cache due to a marked data side request}}
\DoxyCodeLine{00808         PM\_MRK\_DPTEG\_FROM\_LMEM = 0x2f148, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from the local chip's Memory due to a marked data side request}}
\DoxyCodeLine{00809         PM\_MRK\_DPTEG\_FROM\_MEMORY = 0x2f14c, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a marked data side request}}
\DoxyCodeLine{00810         PM\_MRK\_DPTEG\_FROM\_OFF\_CHIP\_CACHE = 0x4f14a, \textcolor{comment}{// A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a marked data side request}}
\DoxyCodeLine{00811         PM\_MRK\_DPTEG\_FROM\_ON\_CHIP\_CACHE = 0x1f148, \textcolor{comment}{// A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on the same chip due to a marked data side request}}
\DoxyCodeLine{00812         PM\_MRK\_DPTEG\_FROM\_RL2L3\_MOD = 0x2f146, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00813         PM\_MRK\_DPTEG\_FROM\_RL2L3\_SHR = 0x1f14a, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00814         PM\_MRK\_DPTEG\_FROM\_RL4 = 0x2f14a, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's L4 on the same Node or Group (Remote) due to a marked data side request}}
\DoxyCodeLine{00815         PM\_MRK\_DPTEG\_FROM\_RMEM = 0x3f14a, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group (Remote) due to a marked data side request}}
\DoxyCodeLine{00816         PM\_MRK\_DTLB\_MISS = 0x401e4, \textcolor{comment}{// Marked dtlb miss}}
\DoxyCodeLine{00817         PM\_MRK\_DTLB\_MISS\_16G = 0x1d158, \textcolor{comment}{// Marked Data TLB Miss page size 16G}}
\DoxyCodeLine{00818         PM\_MRK\_DTLB\_MISS\_16M = 0x4d156, \textcolor{comment}{// Marked Data TLB Miss page size 16M}}
\DoxyCodeLine{00819         PM\_MRK\_DTLB\_MISS\_4K = 0x2d156, \textcolor{comment}{// Marked Data TLB Miss page size 4k}}
\DoxyCodeLine{00820         PM\_MRK\_DTLB\_MISS\_64K = 0x3d156, \textcolor{comment}{// Marked Data TLB Miss page size 64K}}
\DoxyCodeLine{00821         PM\_MRK\_FAB\_RSP\_BKILL = 0x40154, \textcolor{comment}{// Marked store had to do a bkill}}
\DoxyCodeLine{00822         PM\_MRK\_FAB\_RSP\_BKILL\_CYC = 0x2f150, \textcolor{comment}{// cycles L2 RC took for a bkill}}
\DoxyCodeLine{00823         PM\_MRK\_FAB\_RSP\_CLAIM\_RTY = 0x3015e, \textcolor{comment}{// Sampled store did a rwitm and got a rty}}
\DoxyCodeLine{00824         PM\_MRK\_FAB\_RSP\_DCLAIM = 0x30154, \textcolor{comment}{// Marked store had to do a dclaim}}
\DoxyCodeLine{00825         PM\_MRK\_FAB\_RSP\_DCLAIM\_CYC = 0x2f152, \textcolor{comment}{// cycles L2 RC took for a dclaim}}
\DoxyCodeLine{00826         PM\_MRK\_FAB\_RSP\_MATCH = 0x30156, \textcolor{comment}{// ttype and cresp matched as specified in MMCR1}}
\DoxyCodeLine{00827         PM\_MRK\_FAB\_RSP\_MATCH\_CYC = 0x4f152, \textcolor{comment}{// cresp/ttype match cycles}}
\DoxyCodeLine{00828         PM\_MRK\_FAB\_RSP\_RD\_RTY = 0x4015e, \textcolor{comment}{// Sampled L2 reads retry count}}
\DoxyCodeLine{00829         PM\_MRK\_FAB\_RSP\_RD\_T\_INTV = 0x1015e, \textcolor{comment}{// Sampled Read got a T intervention}}
\DoxyCodeLine{00830         PM\_MRK\_FAB\_RSP\_RWITM\_CYC = 0x4f150, \textcolor{comment}{// cycles L2 RC took for a rwitm}}
\DoxyCodeLine{00831         PM\_MRK\_FAB\_RSP\_RWITM\_RTY = 0x2015e, \textcolor{comment}{// Sampled store did a rwitm and got a rty}}
\DoxyCodeLine{00832         PM\_MRK\_FILT\_MATCH = 0x2013c, \textcolor{comment}{// Marked filter Match}}
\DoxyCodeLine{00833         PM\_MRK\_FIN\_STALL\_CYC = 0x1013c, \textcolor{comment}{// Marked instruction Finish Stall cycles (marked finish after NTC) (use edge detect to count )}}
\DoxyCodeLine{00834         PM\_MRK\_FXU\_FIN = 0x20134, \textcolor{comment}{// fxu marked instr finish}}
\DoxyCodeLine{00835         PM\_MRK\_GRP\_CMPL = 0x40130, \textcolor{comment}{// marked instruction finished (completed)}}
\DoxyCodeLine{00836         PM\_MRK\_GRP\_IC\_MISS = 0x4013a, \textcolor{comment}{// Marked Group experienced I cache miss}}
\DoxyCodeLine{00837         PM\_MRK\_GRP\_NTC = 0x3013c, \textcolor{comment}{// Marked group ntc cycles.}}
\DoxyCodeLine{00838         PM\_MRK\_INST\_CMPL = 0x401e0, \textcolor{comment}{// marked instruction completed}}
\DoxyCodeLine{00839         PM\_MRK\_INST\_DECODED = 0x20130, \textcolor{comment}{// marked instruction decoded}}
\DoxyCodeLine{00840         PM\_MRK\_INST\_DISP = 0x101e0, \textcolor{comment}{// The thread has dispatched a randomly sampled marked instruction}}
\DoxyCodeLine{00841         PM\_MRK\_INST\_FIN = 0x30130, \textcolor{comment}{// marked instruction finished}}
\DoxyCodeLine{00842         PM\_MRK\_INST\_FROM\_L3MISS = 0x401e6, \textcolor{comment}{// Marked instruction was reloaded from a location beyond the local chiplet}}
\DoxyCodeLine{00843         PM\_MRK\_INST\_ISSUED = 0x10132, \textcolor{comment}{// Marked instruction issued}}
\DoxyCodeLine{00844         PM\_MRK\_INST\_TIMEO = 0x40134, \textcolor{comment}{// marked Instruction finish timeout (instruction lost)}}
\DoxyCodeLine{00845         PM\_MRK\_L1\_ICACHE\_MISS = 0x101e4, \textcolor{comment}{// sampled Instruction suffered an icache Miss}}
\DoxyCodeLine{00846         PM\_MRK\_L1\_RELOAD\_VALID = 0x101ea, \textcolor{comment}{// Marked demand reload}}
\DoxyCodeLine{00847         PM\_MRK\_L2\_RC\_DISP = 0x20114, \textcolor{comment}{// Marked Instruction RC dispatched in L2}}
\DoxyCodeLine{00848         PM\_MRK\_L2\_RC\_DONE = 0x3012a, \textcolor{comment}{// Marked RC done}}
\DoxyCodeLine{00849         PM\_MRK\_LARX\_FIN = 0x40116, \textcolor{comment}{// Larx finished}}
\DoxyCodeLine{00850         PM\_MRK\_LD\_MISS\_EXPOSED = 0x1013f, \textcolor{comment}{// Marked Load exposed Miss (exposed period ended)}}
\DoxyCodeLine{00851         PM\_MRK\_LD\_MISS\_EXPOSED\_CYC = 0x1013e, \textcolor{comment}{// Marked Load exposed Miss cycles}}
\DoxyCodeLine{00852         PM\_MRK\_LD\_MISS\_L1 = 0x201e2, \textcolor{comment}{// Marked DL1 Demand Miss counted at exec time}}
\DoxyCodeLine{00853         PM\_MRK\_LD\_MISS\_L1\_CYC = 0x4013e, \textcolor{comment}{// Marked ld latency}}
\DoxyCodeLine{00854         PM\_MRK\_LSU\_FIN = 0x40132, \textcolor{comment}{// lsu marked instr finish}}
\DoxyCodeLine{00855         PM\_MRK\_LSU\_FLUSH = 0xd180, \textcolor{comment}{// Flush: (marked) : All Cases}}
\DoxyCodeLine{00856         PM\_MRK\_LSU\_FLUSH\_LRQ = 0xd188, \textcolor{comment}{// Flush: (marked) LRQ}}
\DoxyCodeLine{00857         PM\_MRK\_LSU\_FLUSH\_SRQ = 0xd18a, \textcolor{comment}{// Flush: (marked) SRQ}}
\DoxyCodeLine{00858         PM\_MRK\_LSU\_FLUSH\_ULD = 0xd184, \textcolor{comment}{// Flush: (marked) Unaligned Load}}
\DoxyCodeLine{00859         PM\_MRK\_LSU\_FLUSH\_UST = 0xd186, \textcolor{comment}{// Flush: (marked) Unaligned Store}}
\DoxyCodeLine{00860         PM\_MRK\_LSU\_REJECT = 0x40164, \textcolor{comment}{// LSU marked reject (up to 2 per cycle)}}
\DoxyCodeLine{00861         PM\_MRK\_LSU\_REJECT\_ERAT\_MISS = 0x30164, \textcolor{comment}{// LSU marked reject due to ERAT (up to 2 per cycle)}}
\DoxyCodeLine{00862         PM\_MRK\_NTF\_FIN = 0x20112, \textcolor{comment}{// Marked next to finish instruction finished}}
\DoxyCodeLine{00863         PM\_MRK\_RUN\_CYC = 0x1d15e, \textcolor{comment}{// Marked run cycles}}
\DoxyCodeLine{00864         PM\_MRK\_SRC\_PREF\_TRACK\_EFF = 0x1d15a, \textcolor{comment}{// Marked src pref track was effective}}
\DoxyCodeLine{00865         PM\_MRK\_SRC\_PREF\_TRACK\_INEFF = 0x3d15a, \textcolor{comment}{// Prefetch tracked was ineffective for marked src}}
\DoxyCodeLine{00866         PM\_MRK\_SRC\_PREF\_TRACK\_MOD = 0x4d15c, \textcolor{comment}{// Prefetch tracked was moderate for marked src}}
\DoxyCodeLine{00867         PM\_MRK\_SRC\_PREF\_TRACK\_MOD\_L2 = 0x1d15c, \textcolor{comment}{// Marked src Prefetch Tracked was moderate (source L2)}}
\DoxyCodeLine{00868         PM\_MRK\_SRC\_PREF\_TRACK\_MOD\_L3 = 0x3d15c, \textcolor{comment}{// Prefetch tracked was moderate (L3 hit) for marked src}}
\DoxyCodeLine{00869         PM\_MRK\_STALL\_CMPLU\_CYC = 0x3013e, \textcolor{comment}{// Marked Group completion Stall}}
\DoxyCodeLine{00870         PM\_MRK\_STCX\_FAIL = 0x3e158, \textcolor{comment}{// marked stcx failed}}
\DoxyCodeLine{00871         PM\_MRK\_ST\_CMPL = 0x10134, \textcolor{comment}{// marked store completed and sent to nest}}
\DoxyCodeLine{00872         PM\_MRK\_ST\_CMPL\_INT = 0x30134, \textcolor{comment}{// marked store finished with intervention}}
\DoxyCodeLine{00873         PM\_MRK\_ST\_DRAIN\_TO\_L2DISP\_CYC = 0x3f150, \textcolor{comment}{// cycles to drain st from core to L2}}
\DoxyCodeLine{00874         PM\_MRK\_ST\_FWD = 0x3012c, \textcolor{comment}{// Marked st forwards}}
\DoxyCodeLine{00875         PM\_MRK\_ST\_L2DISP\_TO\_CMPL\_CYC = 0x1f150, \textcolor{comment}{// cycles from L2 rc disp to l2 rc completion}}
\DoxyCodeLine{00876         PM\_MRK\_ST\_NEST = 0x20138, \textcolor{comment}{// Marked store sent to nest}}
\DoxyCodeLine{00877         PM\_MRK\_TGT\_PREF\_TRACK\_EFF = 0x1c15a, \textcolor{comment}{// Marked target pref track was effective}}
\DoxyCodeLine{00878         PM\_MRK\_TGT\_PREF\_TRACK\_INEFF = 0x3c15a, \textcolor{comment}{// Prefetch tracked was ineffective for marked target}}
\DoxyCodeLine{00879         PM\_MRK\_TGT\_PREF\_TRACK\_MOD = 0x4c15c, \textcolor{comment}{// Prefetch tracked was moderate for marked target}}
\DoxyCodeLine{00880         PM\_MRK\_TGT\_PREF\_TRACK\_MOD\_L2 = 0x1c15c, \textcolor{comment}{// Marked target Prefetch Tracked was moderate (source L2)}}
\DoxyCodeLine{00881         PM\_MRK\_TGT\_PREF\_TRACK\_MOD\_L3 = 0x3c15c, \textcolor{comment}{// Prefetch tracked was moderate (L3 hit) for marked target}}
\DoxyCodeLine{00882         PM\_MRK\_VSU\_FIN = 0x30132, \textcolor{comment}{// VSU marked instr finish}}
\DoxyCodeLine{00883         PM\_MULT\_MRK = 0x3d15e, \textcolor{comment}{// mult marked instr}}
\DoxyCodeLine{00884         PM\_NESTED\_TEND = 0x20b0, \textcolor{comment}{// Completion time nested tend}}
\DoxyCodeLine{00885         PM\_NEST\_REF\_CLK = 0x3006e, \textcolor{comment}{// Multiply by 4 to obtain the number of PB cycles}}
\DoxyCodeLine{00886         PM\_NON\_FAV\_TBEGIN = 0x20b6, \textcolor{comment}{// Dispatch time non favored tbegin}}
\DoxyCodeLine{00887         PM\_NON\_TM\_RST\_SC = 0x328084, \textcolor{comment}{// non tm snp rst tm sc}}
\DoxyCodeLine{00888         PM\_NTCG\_ALL\_FIN = 0x2001a, \textcolor{comment}{// Cycles after all instructions have finished to group completed}}
\DoxyCodeLine{00889         PM\_OUTER\_TBEGIN = 0x20ac, \textcolor{comment}{// Completion time outer tbegin}}
\DoxyCodeLine{00890         PM\_OUTER\_TEND = 0x20ae, \textcolor{comment}{// Completion time outer tend}}
\DoxyCodeLine{00891         PM\_PMC1\_OVERFLOW = 0x20010, \textcolor{comment}{// Overflow from counter 1}}
\DoxyCodeLine{00892         PM\_PMC2\_OVERFLOW = 0x30010, \textcolor{comment}{// Overflow from counter 2}}
\DoxyCodeLine{00893         PM\_PMC2\_REWIND = 0x30020, \textcolor{comment}{// PMC2 Rewind Event (did not match condition)}}
\DoxyCodeLine{00894         PM\_PMC2\_SAVED = 0x10022, \textcolor{comment}{// PMC2 Rewind Value saved}}
\DoxyCodeLine{00895         PM\_PMC3\_OVERFLOW = 0x40010, \textcolor{comment}{// Overflow from counter 3}}
\DoxyCodeLine{00896         PM\_PMC4\_OVERFLOW = 0x10010, \textcolor{comment}{// Overflow from counter 4}}
\DoxyCodeLine{00897         PM\_PMC4\_REWIND = 0x10020, \textcolor{comment}{// PMC4 Rewind Event}}
\DoxyCodeLine{00898         PM\_PMC4\_SAVED = 0x30022, \textcolor{comment}{// PMC4 Rewind Value saved (matched condition)}}
\DoxyCodeLine{00899         PM\_PMC5\_OVERFLOW = 0x10024, \textcolor{comment}{// Overflow from counter 5}}
\DoxyCodeLine{00900         PM\_PMC6\_OVERFLOW = 0x30024, \textcolor{comment}{// Overflow from counter 6}}
\DoxyCodeLine{00901         PM\_PREF\_TRACKED = 0x2005a, \textcolor{comment}{// Total number of Prefetch Operations that were tracked}}
\DoxyCodeLine{00902         PM\_PREF\_TRACK\_EFF = 0x1005a, \textcolor{comment}{// Prefetch Tracked was effective}}
\DoxyCodeLine{00903         PM\_PREF\_TRACK\_INEFF = 0x3005a, \textcolor{comment}{// Prefetch tracked was ineffective}}
\DoxyCodeLine{00904         PM\_PREF\_TRACK\_MOD = 0x4005a, \textcolor{comment}{// Prefetch tracked was moderate}}
\DoxyCodeLine{00905         PM\_PREF\_TRACK\_MOD\_L2 = 0x1005c, \textcolor{comment}{// Prefetch Tracked was moderate (source L2)}}
\DoxyCodeLine{00906         PM\_PREF\_TRACK\_MOD\_L3 = 0x3005c, \textcolor{comment}{// Prefetch tracked was moderate (L3)}}
\DoxyCodeLine{00907         PM\_PROBE\_NOP\_DISP = 0x40014, \textcolor{comment}{// ProbeNops dispatched}}
\DoxyCodeLine{00908         PM\_PTE\_PREFETCH = 0xe084, \textcolor{comment}{// PTE prefetches}}
\DoxyCodeLine{00909         PM\_PUMP\_CPRED = 0x10054, \textcolor{comment}{// Pump prediction correct. Counts across all types of pumps for all data types excluding data prefetch (demand load}}
\DoxyCodeLine{00910         PM\_PUMP\_MPRED = 0x40052, \textcolor{comment}{// Pump misprediction. Counts across all types of pumps for all data types excluding data prefetch (demand load}}
\DoxyCodeLine{00911         PM\_RC0\_ALLOC = 0x16081, \textcolor{comment}{// RC mach 0 Busy. Used by PMU to sample ave RC livetime(mach0 used as sample point)}}
\DoxyCodeLine{00912         PM\_RC0\_BUSY = 0x16080, \textcolor{comment}{// RC mach 0 Busy. Used by PMU to sample ave RC livetime(mach0 used as sample point)}}
\DoxyCodeLine{00913         PM\_RC\_LIFETIME\_EXC\_1024 = 0xde200301eaull, \textcolor{comment}{// Number of times the RC machine for a sampled instruction was active for more than 1024 cycles}}
\DoxyCodeLine{00914         PM\_RC\_LIFETIME\_EXC\_2048 = 0xde200401ecull, \textcolor{comment}{// Number of times the RC machine for a sampled instruction was active for more than 2048 cycles}}
\DoxyCodeLine{00915         PM\_RC\_LIFETIME\_EXC\_256 = 0xde200101e8ull, \textcolor{comment}{// Number of times the RC machine for a sampled instruction was active for more than 256 cycles}}
\DoxyCodeLine{00916         PM\_RC\_LIFETIME\_EXC\_32 = 0xde200201e6ull, \textcolor{comment}{// Number of times the RC machine for a sampled instruction was active for more than 32 cycles}}
\DoxyCodeLine{00917         PM\_RC\_USAGE = 0x36088, \textcolor{comment}{// Continuous 16 cycle(2to1) window where this signals rotates thru sampling each L2 RC machine busy. PMU uses this wave to then do 16 cyc count to sample total number of machs running}}
\DoxyCodeLine{00918         PM\_RD\_CLEARING\_SC = 0x34808e, \textcolor{comment}{// rd clearing sc}}
\DoxyCodeLine{00919         PM\_RD\_FORMING\_SC = 0x34808c, \textcolor{comment}{// rd forming sc}}
\DoxyCodeLine{00920         PM\_RD\_HIT\_PF = 0x428086, \textcolor{comment}{// rd machine hit l3 pf machine}}
\DoxyCodeLine{00921         PM\_REAL\_SRQ\_FULL = 0x20004, \textcolor{comment}{// Out of real srq entries}}
\DoxyCodeLine{00922         PM\_RUN\_CYC = 0x600f4, \textcolor{comment}{// Run\_cycles}}
\DoxyCodeLine{00923         PM\_RUN\_CYC\_SMT2\_MODE = 0x3006c, \textcolor{comment}{// Cycles run latch is set and core is in SMT2 mode}}
\DoxyCodeLine{00924         PM\_RUN\_CYC\_SMT2\_SHRD\_MODE = 0x2006a, \textcolor{comment}{// cycles this threads run latch is set and the core is in SMT2 shared mode}}
\DoxyCodeLine{00925         PM\_RUN\_CYC\_SMT2\_SPLIT\_MODE = 0x1006a, \textcolor{comment}{// Cycles run latch is set and core is in SMT2-\/split mode}}
\DoxyCodeLine{00926         PM\_RUN\_CYC\_SMT4\_MODE = 0x2006c, \textcolor{comment}{// cycles this threads run latch is set and the core is in SMT4 mode}}
\DoxyCodeLine{00927         PM\_RUN\_CYC\_SMT8\_MODE = 0x4006c, \textcolor{comment}{// Cycles run latch is set and core is in SMT8 mode}}
\DoxyCodeLine{00928         PM\_RUN\_CYC\_ST\_MODE = 0x1006c, \textcolor{comment}{// Cycles run latch is set and core is in ST mode}}
\DoxyCodeLine{00929         PM\_RUN\_INST\_CMPL = 0x500fa, \textcolor{comment}{// Run\_Instructions}}
\DoxyCodeLine{00930         PM\_RUN\_PURR = 0x400f4, \textcolor{comment}{// Run\_PURR}}
\DoxyCodeLine{00931         PM\_RUN\_SPURR = 0x10008, \textcolor{comment}{// Run SPURR}}
\DoxyCodeLine{00932         PM\_SEC\_ERAT\_HIT = 0xf082, \textcolor{comment}{// secondary ERAT Hit}}
\DoxyCodeLine{00933         PM\_SHL\_CREATED = 0x508c, \textcolor{comment}{// Store-\/Hit-\/Load Table Entry Created}}
\DoxyCodeLine{00934         PM\_SHL\_ST\_CONVERT = 0x508e, \textcolor{comment}{// Store-\/Hit-\/Load Table Read Hit with entry Enabled}}
\DoxyCodeLine{00935         PM\_SHL\_ST\_DISABLE = 0x5090, \textcolor{comment}{// Store-\/Hit-\/Load Table Read Hit with entry Disabled (entry was disabled due to the entry shown to not prevent the flush)}}
\DoxyCodeLine{00936         PM\_SN0\_ALLOC = 0x26085, \textcolor{comment}{// SN mach 0 Busy. Used by PMU to sample ave RC livetime(mach0 used as sample point)}}
\DoxyCodeLine{00937         PM\_SN0\_BUSY = 0x26084, \textcolor{comment}{// SN mach 0 Busy. Used by PMU to sample ave RC livetime(mach0 used as sample point)}}
\DoxyCodeLine{00938         PM\_SNOOP\_TLBIE = 0xd0b2, \textcolor{comment}{// TLBIE snoop}}
\DoxyCodeLine{00939         PM\_SNP\_TM\_HIT\_M = 0x338088, \textcolor{comment}{// snp tm st hit m mu}}
\DoxyCodeLine{00940         PM\_SNP\_TM\_HIT\_T = 0x33808a, \textcolor{comment}{// snp tm\_st\_hit t tn te}}
\DoxyCodeLine{00941         PM\_SN\_USAGE = 0x4608c, \textcolor{comment}{// Continuous 16 cycle(2to1) window where this signals rotates thru sampling each L2 SN machine busy. PMU uses this wave to then do 16 cyc count to sample total number of machs running}}
\DoxyCodeLine{00942         PM\_STALL\_END\_GCT\_EMPTY = 0x10028, \textcolor{comment}{// Count ended because GCT went empty}}
\DoxyCodeLine{00943         PM\_STCX\_FAIL = 0x1e058, \textcolor{comment}{// stcx failed}}
\DoxyCodeLine{00944         PM\_STCX\_LSU = 0xc090, \textcolor{comment}{// STCX executed reported at sent to nest}}
\DoxyCodeLine{00945         PM\_ST\_CAUSED\_FAIL = 0x717080, \textcolor{comment}{// Non TM St caused any thread to fail}}
\DoxyCodeLine{00946         PM\_ST\_CMPL = 0x20016, \textcolor{comment}{// Store completion count}}
\DoxyCodeLine{00947         PM\_ST\_FIN = 0x200f0, \textcolor{comment}{// Store Instructions Finished}}
\DoxyCodeLine{00948         PM\_ST\_FWD = 0x20018, \textcolor{comment}{// Store forwards that finished}}
\DoxyCodeLine{00949         PM\_ST\_MISS\_L1 = 0x300f0, \textcolor{comment}{// Store Missed L1}}
\DoxyCodeLine{00950         PM\_SUSPENDED = 0x0, \textcolor{comment}{// Counter OFF}}
\DoxyCodeLine{00951         PM\_SWAP\_CANCEL = 0x3090, \textcolor{comment}{// SWAP cancel}}
\DoxyCodeLine{00952         PM\_SWAP\_CANCEL\_GPR = 0x3092, \textcolor{comment}{// SWAP cancel}}
\DoxyCodeLine{00953         PM\_SWAP\_COMPLETE = 0x308c, \textcolor{comment}{// swap cast in completed}}
\DoxyCodeLine{00954         PM\_SWAP\_COMPLETE\_GPR = 0x308e, \textcolor{comment}{// swap cast in completed fpr gpr}}
\DoxyCodeLine{00955         PM\_SYNC\_MRK\_BR\_LINK = 0x15152, \textcolor{comment}{// Marked Branch and link branch that can cause a synchronous interrupt}}
\DoxyCodeLine{00956         PM\_SYNC\_MRK\_BR\_MPRED = 0x1515c, \textcolor{comment}{// Marked Branch mispredict that can cause a synchronous interrupt}}
\DoxyCodeLine{00957         PM\_SYNC\_MRK\_FX\_DIVIDE = 0x15156, \textcolor{comment}{// Marked fixed point divide that can cause a synchronous interrupt}}
\DoxyCodeLine{00958         PM\_SYNC\_MRK\_L2HIT = 0x15158, \textcolor{comment}{// Marked L2 Hits that can throw a synchronous interrupt}}
\DoxyCodeLine{00959         PM\_SYNC\_MRK\_L2MISS = 0x1515a, \textcolor{comment}{// Marked L2 Miss that can throw a synchronous interrupt}}
\DoxyCodeLine{00960         PM\_SYNC\_MRK\_L3MISS = 0x15154, \textcolor{comment}{// Marked L3 misses that can throw a synchronous interrupt}}
\DoxyCodeLine{00961         PM\_SYNC\_MRK\_PROBE\_NOP = 0x15150, \textcolor{comment}{// Marked probeNops which can cause synchronous interrupts}}
\DoxyCodeLine{00962         PM\_SYS\_PUMP\_CPRED = 0x30050, \textcolor{comment}{// Initial and Final Pump Scope was system pump for all data types excluding data prefetch (demand load}}
\DoxyCodeLine{00963         PM\_SYS\_PUMP\_MPRED = 0x30052, \textcolor{comment}{// Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for all data types excluding data prefetch (demand load}}
\DoxyCodeLine{00964         PM\_SYS\_PUMP\_MPRED\_RTY = 0x40050, \textcolor{comment}{// Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for all data types excluding data prefetch (demand load}}
\DoxyCodeLine{00965         PM\_TABLEWALK\_CYC = 0x10026, \textcolor{comment}{// Cycles when a tablewalk (I or D) is active}}
\DoxyCodeLine{00966         PM\_TABLEWALK\_CYC\_PREF = 0xe086, \textcolor{comment}{// tablewalk qualified for pte prefetches}}
\DoxyCodeLine{00967         PM\_TABORT\_TRECLAIM = 0x20b2, \textcolor{comment}{// Completion time tabortnoncd}}
\DoxyCodeLine{00968         PM\_TB\_BIT\_TRANS = 0x300f8, \textcolor{comment}{// timebase event}}
\DoxyCodeLine{00969         PM\_TEND\_PEND\_CYC = 0xe0ba, \textcolor{comment}{// TEND latency per thread}}
\DoxyCodeLine{00970         PM\_THRD\_ALL\_RUN\_CYC = 0x2000c, \textcolor{comment}{// All Threads in Run\_cycles (was both threads in run\_cycles)}}
\DoxyCodeLine{00971         PM\_THRD\_CONC\_RUN\_INST = 0x300f4, \textcolor{comment}{// PPC Instructions Finished when both threads in run\_cycles}}
\DoxyCodeLine{00972         PM\_THRD\_GRP\_CMPL\_BOTH\_CYC = 0x10012, \textcolor{comment}{// Cycles group completed on both completion slots by any thread}}
\DoxyCodeLine{00973         PM\_THRD\_PRIO\_0\_1\_CYC = 0x40bc, \textcolor{comment}{// Cycles thread running at priority level 0 or 1}}
\DoxyCodeLine{00974         PM\_THRD\_PRIO\_2\_3\_CYC = 0x40be, \textcolor{comment}{// Cycles thread running at priority level 2 or 3}}
\DoxyCodeLine{00975         PM\_THRD\_PRIO\_4\_5\_CYC = 0x5080, \textcolor{comment}{// Cycles thread running at priority level 4 or 5}}
\DoxyCodeLine{00976         PM\_THRD\_PRIO\_6\_7\_CYC = 0x5082, \textcolor{comment}{// Cycles thread running at priority level 6 or 7}}
\DoxyCodeLine{00977         PM\_THRD\_REBAL\_CYC = 0x3098, \textcolor{comment}{// cycles rebalance was active}}
\DoxyCodeLine{00978         PM\_THRESH\_EXC\_1024 = 0x301ea, \textcolor{comment}{// Threshold counter exceeded a value of 1024}}
\DoxyCodeLine{00979         PM\_THRESH\_EXC\_128 = 0x401ea, \textcolor{comment}{// Threshold counter exceeded a value of 128}}
\DoxyCodeLine{00980         PM\_THRESH\_EXC\_2048 = 0x401ec, \textcolor{comment}{// Threshold counter exceeded a value of 2048}}
\DoxyCodeLine{00981         PM\_THRESH\_EXC\_256 = 0x101e8, \textcolor{comment}{// Threshold counter exceed a count of 256}}
\DoxyCodeLine{00982         PM\_THRESH\_EXC\_32 = 0x201e6, \textcolor{comment}{// Threshold counter exceeded a value of 32}}
\DoxyCodeLine{00983         PM\_THRESH\_EXC\_4096 = 0x101e6, \textcolor{comment}{// Threshold counter exceed a count of 4096}}
\DoxyCodeLine{00984         PM\_THRESH\_EXC\_512 = 0x201e8, \textcolor{comment}{// Threshold counter exceeded a value of 512}}
\DoxyCodeLine{00985         PM\_THRESH\_EXC\_64 = 0x301e8, \textcolor{comment}{// IFU non-\/branch finished}}
\DoxyCodeLine{00986         PM\_THRESH\_MET = 0x101ec, \textcolor{comment}{// threshold exceeded}}
\DoxyCodeLine{00987         PM\_THRESH\_NOT\_MET = 0x4016e, \textcolor{comment}{// Threshold counter did not meet threshold}}
\DoxyCodeLine{00988         PM\_TLBIE\_FIN = 0x30058, \textcolor{comment}{// tlbie finished}}
\DoxyCodeLine{00989         PM\_TLB\_MISS = 0x20066, \textcolor{comment}{// TLB Miss (I + D)}}
\DoxyCodeLine{00990         PM\_TM\_BEGIN\_ALL = 0x20b8, \textcolor{comment}{// Tm any tbegin}}
\DoxyCodeLine{00991         PM\_TM\_CAM\_OVERFLOW = 0x318082, \textcolor{comment}{// l3 tm cam overflow during L2 co of SC}}
\DoxyCodeLine{00992         PM\_TM\_CAP\_OVERFLOW = 0x74708c, \textcolor{comment}{// TM Footprint Capactiy Overflow}}
\DoxyCodeLine{00993         PM\_TM\_END\_ALL = 0x20ba, \textcolor{comment}{// Tm any tend}}
\DoxyCodeLine{00994         PM\_TM\_FAIL\_CONF\_NON\_TM = 0x3086, \textcolor{comment}{// TEXAS fail reason @ completion}}
\DoxyCodeLine{00995         PM\_TM\_FAIL\_CON\_TM = 0x3088, \textcolor{comment}{// TEXAS fail reason @ completion}}
\DoxyCodeLine{00996         PM\_TM\_FAIL\_DISALLOW = 0xe0b2, \textcolor{comment}{// TM fail disallow}}
\DoxyCodeLine{00997         PM\_TM\_FAIL\_FOOTPRINT\_OVERFLOW = 0x3084, \textcolor{comment}{// TEXAS fail reason @ completion}}
\DoxyCodeLine{00998         PM\_TM\_FAIL\_NON\_TX\_CONFLICT = 0xe0b8, \textcolor{comment}{// Non transactional conflict from LSU whtver gets repoted to texas}}
\DoxyCodeLine{00999         PM\_TM\_FAIL\_SELF = 0x308a, \textcolor{comment}{// TEXAS fail reason @ completion}}
\DoxyCodeLine{01000         PM\_TM\_FAIL\_TLBIE = 0xe0b4, \textcolor{comment}{// TLBIE hit bloom filter}}
\DoxyCodeLine{01001         PM\_TM\_FAIL\_TX\_CONFLICT = 0xe0b6, \textcolor{comment}{// Transactional conflict from LSU}}
\DoxyCodeLine{01002         PM\_TM\_FAV\_CAUSED\_FAIL = 0x727086, \textcolor{comment}{// TM Load (fav) caused another thread to fail}}
\DoxyCodeLine{01003         PM\_TM\_LD\_CAUSED\_FAIL = 0x717082, \textcolor{comment}{// Non TM Ld caused any thread to fail}}
\DoxyCodeLine{01004         PM\_TM\_LD\_CONF = 0x727084, \textcolor{comment}{// TM Load (fav or non-\/fav) ran into conflict (failed)}}
\DoxyCodeLine{01005         PM\_TM\_RST\_SC = 0x328086, \textcolor{comment}{// tm snp rst tm sc}}
\DoxyCodeLine{01006         PM\_TM\_SC\_CO = 0x318080, \textcolor{comment}{// l3 castout tm Sc line}}
\DoxyCodeLine{01007         PM\_TM\_ST\_CAUSED\_FAIL = 0x73708a, \textcolor{comment}{// TM Store (fav or non-\/fav) caused another thread to fail}}
\DoxyCodeLine{01008         PM\_TM\_ST\_CONF = 0x737088, \textcolor{comment}{// TM Store (fav or non-\/fav) ran into conflict (failed)}}
\DoxyCodeLine{01009         PM\_TM\_TBEGIN = 0x20bc, \textcolor{comment}{// Tm nested tbegin}}
\DoxyCodeLine{01010         PM\_TM\_TRANS\_RUN\_CYC = 0x10060, \textcolor{comment}{// run cycles in transactional state}}
\DoxyCodeLine{01011         PM\_TM\_TRANS\_RUN\_INST = 0x30060, \textcolor{comment}{// Instructions completed in transactional state}}
\DoxyCodeLine{01012         PM\_TM\_TRESUME = 0x3080, \textcolor{comment}{// Tm resume}}
\DoxyCodeLine{01013         PM\_TM\_TSUSPEND = 0x20be, \textcolor{comment}{// Tm suspend}}
\DoxyCodeLine{01014         PM\_TM\_TX\_PASS\_RUN\_CYC = 0x2e012, \textcolor{comment}{// cycles spent in successful transactions}}
\DoxyCodeLine{01015         PM\_TM\_TX\_PASS\_RUN\_INST = 0x4e014, \textcolor{comment}{// run instructions spent in successful transactions.}}
\DoxyCodeLine{01016         PM\_UP\_PREF\_L3 = 0xe08c, \textcolor{comment}{// Micropartition prefetch}}
\DoxyCodeLine{01017         PM\_UP\_PREF\_POINTER = 0xe08e, \textcolor{comment}{// Micrpartition pointer prefetches}}
\DoxyCodeLine{01018         PM\_VSU0\_16FLOP = 0xa0a4, \textcolor{comment}{// Sixteen flops operation (SP vector versions of fdiv}}
\DoxyCodeLine{01019         PM\_VSU0\_1FLOP = 0xa080, \textcolor{comment}{// one flop (fadd}}
\DoxyCodeLine{01020         PM\_VSU0\_2FLOP = 0xa098, \textcolor{comment}{// two flops operation (scalar fmadd}}
\DoxyCodeLine{01021         PM\_VSU0\_4FLOP = 0xa09c, \textcolor{comment}{// four flops operation (scalar fdiv}}
\DoxyCodeLine{01022         PM\_VSU0\_8FLOP = 0xa0a0, \textcolor{comment}{// eight flops operation (DP vector versions of fdiv}}
\DoxyCodeLine{01023         PM\_VSU0\_COMPLEX\_ISSUED = 0xb0a4, \textcolor{comment}{// Complex VMX instruction issued}}
\DoxyCodeLine{01024         PM\_VSU0\_CY\_ISSUED = 0xb0b4, \textcolor{comment}{// Cryptographic instruction RFC02196 Issued}}
\DoxyCodeLine{01025         PM\_VSU0\_DD\_ISSUED = 0xb0a8, \textcolor{comment}{// 64BIT Decimal Issued}}
\DoxyCodeLine{01026         PM\_VSU0\_DP\_2FLOP = 0xa08c, \textcolor{comment}{// DP vector version of fmul}}
\DoxyCodeLine{01027         PM\_VSU0\_DP\_FMA = 0xa090, \textcolor{comment}{// DP vector version of fmadd}}
\DoxyCodeLine{01028         PM\_VSU0\_DP\_FSQRT\_FDIV = 0xa094, \textcolor{comment}{// DP vector versions of fdiv}}
\DoxyCodeLine{01029         PM\_VSU0\_DQ\_ISSUED = 0xb0ac, \textcolor{comment}{// 128BIT Decimal Issued}}
\DoxyCodeLine{01030         PM\_VSU0\_EX\_ISSUED = 0xb0b0, \textcolor{comment}{// Direct move 32/64b VRFtoGPR RFC02206 Issued}}
\DoxyCodeLine{01031         PM\_VSU0\_FIN = 0xa0bc, \textcolor{comment}{// VSU0 Finished an instruction}}
\DoxyCodeLine{01032         PM\_VSU0\_FMA = 0xa084, \textcolor{comment}{// two flops operation (fmadd}}
\DoxyCodeLine{01033         PM\_VSU0\_FPSCR = 0xb098, \textcolor{comment}{// Move to/from FPSCR type instruction issued on Pipe 0}}
\DoxyCodeLine{01034         PM\_VSU0\_FSQRT\_FDIV = 0xa088, \textcolor{comment}{// four flops operation (fdiv}}
\DoxyCodeLine{01035         PM\_VSU0\_PERMUTE\_ISSUED = 0xb090, \textcolor{comment}{// Permute VMX Instruction Issued}}
\DoxyCodeLine{01036         PM\_VSU0\_SCALAR\_DP\_ISSUED = 0xb088, \textcolor{comment}{// Double Precision scalar instruction issued on Pipe0}}
\DoxyCodeLine{01037         PM\_VSU0\_SIMPLE\_ISSUED = 0xb094, \textcolor{comment}{// Simple VMX instruction issued}}
\DoxyCodeLine{01038         PM\_VSU0\_SINGLE = 0xa0a8, \textcolor{comment}{// FPU single precision}}
\DoxyCodeLine{01039         PM\_VSU0\_SQ = 0xb09c, \textcolor{comment}{// Store Vector Issued}}
\DoxyCodeLine{01040         PM\_VSU0\_STF = 0xb08c, \textcolor{comment}{// FPU store (SP or DP) issued on Pipe0}}
\DoxyCodeLine{01041         PM\_VSU0\_VECTOR\_DP\_ISSUED = 0xb080, \textcolor{comment}{// Double Precision vector instruction issued on Pipe0}}
\DoxyCodeLine{01042         PM\_VSU0\_VECTOR\_SP\_ISSUED = 0xb084, \textcolor{comment}{// Single Precision vector instruction issued (executed)}}
\DoxyCodeLine{01043         PM\_VSU1\_16FLOP = 0xa0a6, \textcolor{comment}{// Sixteen flops operation (SP vector versions of fdiv}}
\DoxyCodeLine{01044         PM\_VSU1\_1FLOP = 0xa082, \textcolor{comment}{// one flop (fadd}}
\DoxyCodeLine{01045         PM\_VSU1\_2FLOP = 0xa09a, \textcolor{comment}{// two flops operation (scalar fmadd}}
\DoxyCodeLine{01046         PM\_VSU1\_4FLOP = 0xa09e, \textcolor{comment}{// four flops operation (scalar fdiv}}
\DoxyCodeLine{01047         PM\_VSU1\_8FLOP = 0xa0a2, \textcolor{comment}{// eight flops operation (DP vector versions of fdiv}}
\DoxyCodeLine{01048         PM\_VSU1\_COMPLEX\_ISSUED = 0xb0a6, \textcolor{comment}{// Complex VMX instruction issued}}
\DoxyCodeLine{01049         PM\_VSU1\_CY\_ISSUED = 0xb0b6, \textcolor{comment}{// Cryptographic instruction RFC02196 Issued}}
\DoxyCodeLine{01050         PM\_VSU1\_DD\_ISSUED = 0xb0aa, \textcolor{comment}{// 64BIT Decimal Issued}}
\DoxyCodeLine{01051         PM\_VSU1\_DP\_2FLOP = 0xa08e, \textcolor{comment}{// DP vector version of fmul}}
\DoxyCodeLine{01052         PM\_VSU1\_DP\_FMA = 0xa092, \textcolor{comment}{// DP vector version of fmadd}}
\DoxyCodeLine{01053         PM\_VSU1\_DP\_FSQRT\_FDIV = 0xa096, \textcolor{comment}{// DP vector versions of fdiv}}
\DoxyCodeLine{01054         PM\_VSU1\_DQ\_ISSUED = 0xb0ae, \textcolor{comment}{// 128BIT Decimal Issued}}
\DoxyCodeLine{01055         PM\_VSU1\_EX\_ISSUED = 0xb0b2, \textcolor{comment}{// Direct move 32/64b VRFtoGPR RFC02206 Issued}}
\DoxyCodeLine{01056         PM\_VSU1\_FIN = 0xa0be, \textcolor{comment}{// VSU1 Finished an instruction}}
\DoxyCodeLine{01057         PM\_VSU1\_FMA = 0xa086, \textcolor{comment}{// two flops operation (fmadd}}
\DoxyCodeLine{01058         PM\_VSU1\_FPSCR = 0xb09a, \textcolor{comment}{// Move to/from FPSCR type instruction issued on Pipe 0}}
\DoxyCodeLine{01059         PM\_VSU1\_FSQRT\_FDIV = 0xa08a, \textcolor{comment}{// four flops operation (fdiv}}
\DoxyCodeLine{01060         PM\_VSU1\_PERMUTE\_ISSUED = 0xb092, \textcolor{comment}{// Permute VMX Instruction Issued}}
\DoxyCodeLine{01061         PM\_VSU1\_SCALAR\_DP\_ISSUED = 0xb08a, \textcolor{comment}{// Double Precision scalar instruction issued on Pipe1}}
\DoxyCodeLine{01062         PM\_VSU1\_SIMPLE\_ISSUED = 0xb096, \textcolor{comment}{// Simple VMX instruction issued}}
\DoxyCodeLine{01063         PM\_VSU1\_SINGLE = 0xa0aa, \textcolor{comment}{// FPU single precision}}
\DoxyCodeLine{01064         PM\_VSU1\_SQ = 0xb09e, \textcolor{comment}{// Store Vector Issued}}
\DoxyCodeLine{01065         PM\_VSU1\_STF = 0xb08e, \textcolor{comment}{// FPU store (SP or DP) issued on Pipe1}}
\DoxyCodeLine{01066         PM\_VSU1\_VECTOR\_DP\_ISSUED = 0xb082, \textcolor{comment}{// Double Precision vector instruction issued on Pipe1}}
\DoxyCodeLine{01067         PM\_VSU1\_VECTOR\_SP\_ISSUED = 0xb086, \textcolor{comment}{// Single Precision vector instruction issued (executed)}}
\DoxyCodeLine{01068         }
\DoxyCodeLine{01069     \};}
\DoxyCodeLine{01070 \};}
\DoxyCodeLine{01071 }
\DoxyCodeLine{01072 \textcolor{keyword}{namespace }power8 = optkit::ibm::power8;}

\end{DoxyCode}
