#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x175e490 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x173a160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1784a40 .functor NOT 1, L_0x1787730, C4<0>, C4<0>, C4<0>;
L_0x17874c0 .functor XOR 5, L_0x1787380, L_0x1787420, C4<00000>, C4<00000>;
L_0x1787620 .functor XOR 5, L_0x17874c0, L_0x1787580, C4<00000>, C4<00000>;
v0x1783dc0_0 .net *"_ivl_10", 4 0, L_0x1787580;  1 drivers
v0x1783ec0_0 .net *"_ivl_12", 4 0, L_0x1787620;  1 drivers
v0x1783fa0_0 .net *"_ivl_2", 4 0, L_0x17872e0;  1 drivers
v0x1784060_0 .net *"_ivl_4", 4 0, L_0x1787380;  1 drivers
v0x1784140_0 .net *"_ivl_6", 4 0, L_0x1787420;  1 drivers
v0x1784270_0 .net *"_ivl_8", 4 0, L_0x17874c0;  1 drivers
v0x1784350_0 .var "clk", 0 0;
v0x17843f0_0 .var/2u "stats1", 159 0;
v0x17844b0_0 .var/2u "strobe", 0 0;
v0x1784600_0 .net "sum_dut", 4 0, L_0x1787090;  1 drivers
v0x17846c0_0 .net "sum_ref", 4 0, L_0x1784de0;  1 drivers
v0x1784760_0 .net "tb_match", 0 0, L_0x1787730;  1 drivers
v0x1784800_0 .net "tb_mismatch", 0 0, L_0x1784a40;  1 drivers
v0x17848c0_0 .net "x", 3 0, v0x17800b0_0;  1 drivers
v0x1784980_0 .net "y", 3 0, v0x1780170_0;  1 drivers
L_0x17872e0 .concat [ 5 0 0 0], L_0x1784de0;
L_0x1787380 .concat [ 5 0 0 0], L_0x1784de0;
L_0x1787420 .concat [ 5 0 0 0], L_0x1787090;
L_0x1787580 .concat [ 5 0 0 0], L_0x1784de0;
L_0x1787730 .cmp/eeq 5, L_0x17872e0, L_0x1787620;
S_0x1743f00 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x173a160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x17472d0_0 .net *"_ivl_0", 4 0, L_0x1784ad0;  1 drivers
L_0x7f6e85983018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1744a30_0 .net *"_ivl_3", 0 0, L_0x7f6e85983018;  1 drivers
v0x177f8a0_0 .net *"_ivl_4", 4 0, L_0x1784c60;  1 drivers
L_0x7f6e85983060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x177f960_0 .net *"_ivl_7", 0 0, L_0x7f6e85983060;  1 drivers
v0x177fa40_0 .net "sum", 4 0, L_0x1784de0;  alias, 1 drivers
v0x177fb70_0 .net "x", 3 0, v0x17800b0_0;  alias, 1 drivers
v0x177fc50_0 .net "y", 3 0, v0x1780170_0;  alias, 1 drivers
L_0x1784ad0 .concat [ 4 1 0 0], v0x17800b0_0, L_0x7f6e85983018;
L_0x1784c60 .concat [ 4 1 0 0], v0x1780170_0, L_0x7f6e85983060;
L_0x1784de0 .arith/sum 5, L_0x1784ad0, L_0x1784c60;
S_0x177fdb0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x173a160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x177ffd0_0 .net "clk", 0 0, v0x1784350_0;  1 drivers
v0x17800b0_0 .var "x", 3 0;
v0x1780170_0 .var "y", 3 0;
E_0x174d950/0 .event negedge, v0x177ffd0_0;
E_0x174d950/1 .event posedge, v0x177ffd0_0;
E_0x174d950 .event/or E_0x174d950/0, E_0x174d950/1;
S_0x1780250 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x173a160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x1787220 .functor BUFZ 1, L_0x1786c00, C4<0>, C4<0>, C4<0>;
v0x1783410_0 .net *"_ivl_30", 0 0, L_0x1787220;  1 drivers
v0x1783510_0 .net "c1", 0 0, L_0x1785440;  1 drivers
v0x17835d0_0 .net "c2", 0 0, L_0x1785c30;  1 drivers
v0x17836c0_0 .net "c3", 0 0, L_0x1786410;  1 drivers
v0x17837b0_0 .net "c4", 0 0, L_0x1786c00;  1 drivers
v0x17838a0_0 .net "sum", 4 0, L_0x1787090;  alias, 1 drivers
v0x1783940_0 .net "x", 3 0, v0x17800b0_0;  alias, 1 drivers
v0x1783a30_0 .net "y", 3 0, v0x1780170_0;  alias, 1 drivers
L_0x1785550 .part v0x17800b0_0, 0, 1;
L_0x1785680 .part v0x1780170_0, 0, 1;
L_0x1785d40 .part v0x17800b0_0, 1, 1;
L_0x1785e70 .part v0x1780170_0, 1, 1;
L_0x1786520 .part v0x17800b0_0, 2, 1;
L_0x1786650 .part v0x1780170_0, 2, 1;
L_0x1786d60 .part v0x17800b0_0, 3, 1;
L_0x1786e90 .part v0x1780170_0, 3, 1;
LS_0x1787090_0_0 .concat8 [ 1 1 1 1], L_0x1784f90, L_0x17858b0, L_0x1786040, L_0x1786830;
LS_0x1787090_0_4 .concat8 [ 1 0 0 0], L_0x1787220;
L_0x1787090 .concat8 [ 4 1 0 0], LS_0x1787090_0_0, LS_0x1787090_0_4;
S_0x1780430 .scope module, "fa0" "full_adder" 4 9, 4 45 0, S_0x1780250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1784e80 .functor XOR 1, L_0x1785550, L_0x1785680, C4<0>, C4<0>;
L_0x7f6e859830a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1784f90 .functor XOR 1, L_0x1784e80, L_0x7f6e859830a8, C4<0>, C4<0>;
L_0x1785050 .functor AND 1, L_0x1785550, L_0x1785680, C4<1>, C4<1>;
L_0x1785190 .functor AND 1, L_0x1785680, L_0x7f6e859830a8, C4<1>, C4<1>;
L_0x1785280 .functor OR 1, L_0x1785050, L_0x1785190, C4<0>, C4<0>;
L_0x1785390 .functor AND 1, L_0x1785550, L_0x7f6e859830a8, C4<1>, C4<1>;
L_0x1785440 .functor OR 1, L_0x1785280, L_0x1785390, C4<0>, C4<0>;
v0x17806c0_0 .net *"_ivl_0", 0 0, L_0x1784e80;  1 drivers
v0x17807c0_0 .net *"_ivl_10", 0 0, L_0x1785390;  1 drivers
v0x17808a0_0 .net *"_ivl_4", 0 0, L_0x1785050;  1 drivers
v0x1780990_0 .net *"_ivl_6", 0 0, L_0x1785190;  1 drivers
v0x1780a70_0 .net *"_ivl_8", 0 0, L_0x1785280;  1 drivers
v0x1780ba0_0 .net "a", 0 0, L_0x1785550;  1 drivers
v0x1780c60_0 .net "b", 0 0, L_0x1785680;  1 drivers
v0x1780d20_0 .net "cin", 0 0, L_0x7f6e859830a8;  1 drivers
v0x1780de0_0 .net "cout", 0 0, L_0x1785440;  alias, 1 drivers
v0x1780ea0_0 .net "sum", 0 0, L_0x1784f90;  1 drivers
S_0x1781000 .scope module, "fa1" "full_adder" 4 17, 4 45 0, S_0x1780250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1785840 .functor XOR 1, L_0x1785d40, L_0x1785e70, C4<0>, C4<0>;
L_0x17858b0 .functor XOR 1, L_0x1785840, L_0x1785440, C4<0>, C4<0>;
L_0x17859b0 .functor AND 1, L_0x1785d40, L_0x1785e70, C4<1>, C4<1>;
L_0x1785a20 .functor AND 1, L_0x1785e70, L_0x1785440, C4<1>, C4<1>;
L_0x1785ac0 .functor OR 1, L_0x17859b0, L_0x1785a20, C4<0>, C4<0>;
L_0x1785b80 .functor AND 1, L_0x1785d40, L_0x1785440, C4<1>, C4<1>;
L_0x1785c30 .functor OR 1, L_0x1785ac0, L_0x1785b80, C4<0>, C4<0>;
v0x1781260_0 .net *"_ivl_0", 0 0, L_0x1785840;  1 drivers
v0x1781340_0 .net *"_ivl_10", 0 0, L_0x1785b80;  1 drivers
v0x1781420_0 .net *"_ivl_4", 0 0, L_0x17859b0;  1 drivers
v0x1781510_0 .net *"_ivl_6", 0 0, L_0x1785a20;  1 drivers
v0x17815f0_0 .net *"_ivl_8", 0 0, L_0x1785ac0;  1 drivers
v0x1781720_0 .net "a", 0 0, L_0x1785d40;  1 drivers
v0x17817e0_0 .net "b", 0 0, L_0x1785e70;  1 drivers
v0x17818a0_0 .net "cin", 0 0, L_0x1785440;  alias, 1 drivers
v0x1781940_0 .net "cout", 0 0, L_0x1785c30;  alias, 1 drivers
v0x1781a70_0 .net "sum", 0 0, L_0x17858b0;  1 drivers
S_0x1781c00 .scope module, "fa2" "full_adder" 4 25, 4 45 0, S_0x1780250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1785fd0 .functor XOR 1, L_0x1786520, L_0x1786650, C4<0>, C4<0>;
L_0x1786040 .functor XOR 1, L_0x1785fd0, L_0x1785c30, C4<0>, C4<0>;
L_0x1786140 .functor AND 1, L_0x1786520, L_0x1786650, C4<1>, C4<1>;
L_0x17861b0 .functor AND 1, L_0x1786650, L_0x1785c30, C4<1>, C4<1>;
L_0x1786250 .functor OR 1, L_0x1786140, L_0x17861b0, C4<0>, C4<0>;
L_0x1786360 .functor AND 1, L_0x1786520, L_0x1785c30, C4<1>, C4<1>;
L_0x1786410 .functor OR 1, L_0x1786250, L_0x1786360, C4<0>, C4<0>;
v0x1781e70_0 .net *"_ivl_0", 0 0, L_0x1785fd0;  1 drivers
v0x1781f50_0 .net *"_ivl_10", 0 0, L_0x1786360;  1 drivers
v0x1782030_0 .net *"_ivl_4", 0 0, L_0x1786140;  1 drivers
v0x1782120_0 .net *"_ivl_6", 0 0, L_0x17861b0;  1 drivers
v0x1782200_0 .net *"_ivl_8", 0 0, L_0x1786250;  1 drivers
v0x1782330_0 .net "a", 0 0, L_0x1786520;  1 drivers
v0x17823f0_0 .net "b", 0 0, L_0x1786650;  1 drivers
v0x17824b0_0 .net "cin", 0 0, L_0x1785c30;  alias, 1 drivers
v0x1782550_0 .net "cout", 0 0, L_0x1786410;  alias, 1 drivers
v0x1782680_0 .net "sum", 0 0, L_0x1786040;  1 drivers
S_0x1782810 .scope module, "fa3" "full_adder" 4 33, 4 45 0, S_0x1780250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x17867c0 .functor XOR 1, L_0x1786d60, L_0x1786e90, C4<0>, C4<0>;
L_0x1786830 .functor XOR 1, L_0x17867c0, L_0x1786410, C4<0>, C4<0>;
L_0x1786930 .functor AND 1, L_0x1786d60, L_0x1786e90, C4<1>, C4<1>;
L_0x17869a0 .functor AND 1, L_0x1786e90, L_0x1786410, C4<1>, C4<1>;
L_0x1786a40 .functor OR 1, L_0x1786930, L_0x17869a0, C4<0>, C4<0>;
L_0x1786b50 .functor AND 1, L_0x1786d60, L_0x1786410, C4<1>, C4<1>;
L_0x1786c00 .functor OR 1, L_0x1786a40, L_0x1786b50, C4<0>, C4<0>;
v0x1782a50_0 .net *"_ivl_0", 0 0, L_0x17867c0;  1 drivers
v0x1782b50_0 .net *"_ivl_10", 0 0, L_0x1786b50;  1 drivers
v0x1782c30_0 .net *"_ivl_4", 0 0, L_0x1786930;  1 drivers
v0x1782d20_0 .net *"_ivl_6", 0 0, L_0x17869a0;  1 drivers
v0x1782e00_0 .net *"_ivl_8", 0 0, L_0x1786a40;  1 drivers
v0x1782f30_0 .net "a", 0 0, L_0x1786d60;  1 drivers
v0x1782ff0_0 .net "b", 0 0, L_0x1786e90;  1 drivers
v0x17830b0_0 .net "cin", 0 0, L_0x1786410;  alias, 1 drivers
v0x1783150_0 .net "cout", 0 0, L_0x1786c00;  alias, 1 drivers
v0x1783280_0 .net "sum", 0 0, L_0x1786830;  1 drivers
S_0x1783bc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x173a160;
 .timescale -12 -12;
E_0x174de00 .event anyedge, v0x17844b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17844b0_0;
    %nor/r;
    %assign/vec4 v0x17844b0_0, 0;
    %wait E_0x174de00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x177fdb0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x174d950;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1780170_0, 0;
    %assign/vec4 v0x17800b0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x173a160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1784350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17844b0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x173a160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1784350_0;
    %inv;
    %store/vec4 v0x1784350_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x173a160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x177ffd0_0, v0x1784800_0, v0x17848c0_0, v0x1784980_0, v0x17846c0_0, v0x1784600_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x173a160;
T_5 ;
    %load/vec4 v0x17843f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x17843f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17843f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x17843f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17843f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17843f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17843f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x173a160;
T_6 ;
    %wait E_0x174d950;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17843f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17843f0_0, 4, 32;
    %load/vec4 v0x1784760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x17843f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17843f0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17843f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17843f0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x17846c0_0;
    %load/vec4 v0x17846c0_0;
    %load/vec4 v0x1784600_0;
    %xor;
    %load/vec4 v0x17846c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x17843f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17843f0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x17843f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17843f0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/m2014_q4j/iter0/response11/top_module.sv";
